
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000338c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800344c  0800344c  0000444c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003518  08003518  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003518  08003518  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003518  08003518  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003518  08003518  00004518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800351c  0800351c  0000451c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003520  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000068  08003588  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08003588  00005358  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2b4  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cff  00000000  00000000  00012344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00015048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f0  00000000  00000000  00015ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014a97  00000000  00000000  000162b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de16  00000000  00000000  0002ad47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007a147  00000000  00000000  00038b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2ca4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002878  00000000  00000000  000b2ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000b5560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003434 	.word	0x08003434

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003434 	.word	0x08003434

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b7f      	cmp	r3, #127	@ 0x7f
 8000232:	d809      	bhi.n	8000248 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000234:	1dfb      	adds	r3, r7, #7
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	001a      	movs	r2, r3
 800023a:	231f      	movs	r3, #31
 800023c:	401a      	ands	r2, r3
 800023e:	4b04      	ldr	r3, [pc, #16]	@ (8000250 <__NVIC_EnableIRQ+0x30>)
 8000240:	2101      	movs	r1, #1
 8000242:	4091      	lsls	r1, r2
 8000244:	000a      	movs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000248:	46c0      	nop			@ (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	b002      	add	sp, #8
 800024e:	bd80      	pop	{r7, pc}
 8000250:	e000e100 	.word	0xe000e100

08000254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000254:	b590      	push	{r4, r7, lr}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	0002      	movs	r2, r0
 800025c:	6039      	str	r1, [r7, #0]
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000262:	1dfb      	adds	r3, r7, #7
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b7f      	cmp	r3, #127	@ 0x7f
 8000268:	d828      	bhi.n	80002bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800026a:	4a2f      	ldr	r2, [pc, #188]	@ (8000328 <__NVIC_SetPriority+0xd4>)
 800026c:	1dfb      	adds	r3, r7, #7
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b25b      	sxtb	r3, r3
 8000272:	089b      	lsrs	r3, r3, #2
 8000274:	33c0      	adds	r3, #192	@ 0xc0
 8000276:	009b      	lsls	r3, r3, #2
 8000278:	589b      	ldr	r3, [r3, r2]
 800027a:	1dfa      	adds	r2, r7, #7
 800027c:	7812      	ldrb	r2, [r2, #0]
 800027e:	0011      	movs	r1, r2
 8000280:	2203      	movs	r2, #3
 8000282:	400a      	ands	r2, r1
 8000284:	00d2      	lsls	r2, r2, #3
 8000286:	21ff      	movs	r1, #255	@ 0xff
 8000288:	4091      	lsls	r1, r2
 800028a:	000a      	movs	r2, r1
 800028c:	43d2      	mvns	r2, r2
 800028e:	401a      	ands	r2, r3
 8000290:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	019b      	lsls	r3, r3, #6
 8000296:	22ff      	movs	r2, #255	@ 0xff
 8000298:	401a      	ands	r2, r3
 800029a:	1dfb      	adds	r3, r7, #7
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	0018      	movs	r0, r3
 80002a0:	2303      	movs	r3, #3
 80002a2:	4003      	ands	r3, r0
 80002a4:	00db      	lsls	r3, r3, #3
 80002a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a8:	481f      	ldr	r0, [pc, #124]	@ (8000328 <__NVIC_SetPriority+0xd4>)
 80002aa:	1dfb      	adds	r3, r7, #7
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	b25b      	sxtb	r3, r3
 80002b0:	089b      	lsrs	r3, r3, #2
 80002b2:	430a      	orrs	r2, r1
 80002b4:	33c0      	adds	r3, #192	@ 0xc0
 80002b6:	009b      	lsls	r3, r3, #2
 80002b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ba:	e031      	b.n	8000320 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	4a1b      	ldr	r2, [pc, #108]	@ (800032c <__NVIC_SetPriority+0xd8>)
 80002be:	1dfb      	adds	r3, r7, #7
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	0019      	movs	r1, r3
 80002c4:	230f      	movs	r3, #15
 80002c6:	400b      	ands	r3, r1
 80002c8:	3b08      	subs	r3, #8
 80002ca:	089b      	lsrs	r3, r3, #2
 80002cc:	3306      	adds	r3, #6
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	18d3      	adds	r3, r2, r3
 80002d2:	3304      	adds	r3, #4
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	1dfa      	adds	r2, r7, #7
 80002d8:	7812      	ldrb	r2, [r2, #0]
 80002da:	0011      	movs	r1, r2
 80002dc:	2203      	movs	r2, #3
 80002de:	400a      	ands	r2, r1
 80002e0:	00d2      	lsls	r2, r2, #3
 80002e2:	21ff      	movs	r1, #255	@ 0xff
 80002e4:	4091      	lsls	r1, r2
 80002e6:	000a      	movs	r2, r1
 80002e8:	43d2      	mvns	r2, r2
 80002ea:	401a      	ands	r2, r3
 80002ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	683b      	ldr	r3, [r7, #0]
 80002f0:	019b      	lsls	r3, r3, #6
 80002f2:	22ff      	movs	r2, #255	@ 0xff
 80002f4:	401a      	ands	r2, r3
 80002f6:	1dfb      	adds	r3, r7, #7
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	0018      	movs	r0, r3
 80002fc:	2303      	movs	r3, #3
 80002fe:	4003      	ands	r3, r0
 8000300:	00db      	lsls	r3, r3, #3
 8000302:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000304:	4809      	ldr	r0, [pc, #36]	@ (800032c <__NVIC_SetPriority+0xd8>)
 8000306:	1dfb      	adds	r3, r7, #7
 8000308:	781b      	ldrb	r3, [r3, #0]
 800030a:	001c      	movs	r4, r3
 800030c:	230f      	movs	r3, #15
 800030e:	4023      	ands	r3, r4
 8000310:	3b08      	subs	r3, #8
 8000312:	089b      	lsrs	r3, r3, #2
 8000314:	430a      	orrs	r2, r1
 8000316:	3306      	adds	r3, #6
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	18c3      	adds	r3, r0, r3
 800031c:	3304      	adds	r3, #4
 800031e:	601a      	str	r2, [r3, #0]
}
 8000320:	46c0      	nop			@ (mov r8, r8)
 8000322:	46bd      	mov	sp, r7
 8000324:	b003      	add	sp, #12
 8000326:	bd90      	pop	{r4, r7, pc}
 8000328:	e000e100 	.word	0xe000e100
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	1e5a      	subs	r2, r3, #1
 800033c:	2380      	movs	r3, #128	@ 0x80
 800033e:	045b      	lsls	r3, r3, #17
 8000340:	429a      	cmp	r2, r3
 8000342:	d301      	bcc.n	8000348 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000344:	2301      	movs	r3, #1
 8000346:	e010      	b.n	800036a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000348:	4b0a      	ldr	r3, [pc, #40]	@ (8000374 <SysTick_Config+0x44>)
 800034a:	687a      	ldr	r2, [r7, #4]
 800034c:	3a01      	subs	r2, #1
 800034e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000350:	2301      	movs	r3, #1
 8000352:	425b      	negs	r3, r3
 8000354:	2103      	movs	r1, #3
 8000356:	0018      	movs	r0, r3
 8000358:	f7ff ff7c 	bl	8000254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800035c:	4b05      	ldr	r3, [pc, #20]	@ (8000374 <SysTick_Config+0x44>)
 800035e:	2200      	movs	r2, #0
 8000360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000362:	4b04      	ldr	r3, [pc, #16]	@ (8000374 <SysTick_Config+0x44>)
 8000364:	2207      	movs	r2, #7
 8000366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000368:	2300      	movs	r3, #0
}
 800036a:	0018      	movs	r0, r3
 800036c:	46bd      	mov	sp, r7
 800036e:	b002      	add	sp, #8
 8000370:	bd80      	pop	{r7, pc}
 8000372:	46c0      	nop			@ (mov r8, r8)
 8000374:	e000e010 	.word	0xe000e010

08000378 <Q_onError>:
#endif

//============================================================================
// Error handler and ISRs...

Q_NORETURN Q_onError(char const * const module, int_t const id) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	6039      	str	r1, [r7, #0]
    Q_UNUSED_PAR(id);
    QS_ASSERTION(module, id, 10000U);

#ifndef NDEBUG
    // light up the user LED
    GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
 8000382:	23a0      	movs	r3, #160	@ 0xa0
 8000384:	05db      	lsls	r3, r3, #23
 8000386:	2220      	movs	r2, #32
 8000388:	619a      	str	r2, [r3, #24]
    // for debugging, hang on in an endless loop...
    for (;;) {
 800038a:	46c0      	nop			@ (mov r8, r8)
 800038c:	e7fd      	b.n	800038a <Q_onError+0x12>
	...

08000390 <SysTick_Handler>:
}

// ISRs used in the application ============================================

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
    QK_ISR_ENTRY();   // inform QK about entering an ISR

    QTIMEEVT_TICK_X(0U, &l_SysTick_Handler); // time events at rate 0
 8000394:	2100      	movs	r1, #0
 8000396:	2000      	movs	r0, #0
 8000398:	f002 f95a 	bl	8002650 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 800039c:	f001 fdf0 	bl	8001f80 <QF_int_disable_>
 80003a0:	f002 fa1c 	bl	80027dc <QK_sched_>
 80003a4:	1e03      	subs	r3, r0, #0
 80003a6:	d003      	beq.n	80003b0 <SysTick_Handler+0x20>
 80003a8:	4b04      	ldr	r3, [pc, #16]	@ (80003bc <SysTick_Handler+0x2c>)
 80003aa:	2280      	movs	r2, #128	@ 0x80
 80003ac:	0552      	lsls	r2, r2, #21
 80003ae:	601a      	str	r2, [r3, #0]
 80003b0:	f001 fdf6 	bl	8001fa0 <QF_int_enable_>
}
 80003b4:	46c0      	nop			@ (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	46c0      	nop			@ (mov r8, r8)
 80003bc:	e000ed04 	.word	0xe000ed04

080003c0 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 80003c4:	f000 fabf 	bl	8000946 <HAL_Init>
    SystemClock_Config();  // configure system clock
 80003c8:	f000 f852 	bl	8000470 <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U); // 1 ms tick
 80003cc:	f001 f8f6 	bl	80015bc <HAL_RCC_GetHCLKFreq>
 80003d0:	0002      	movs	r2, r0
 80003d2:	23fa      	movs	r3, #250	@ 0xfa
 80003d4:	0099      	lsls	r1, r3, #2
 80003d6:	0010      	movs	r0, r2
 80003d8:	f7ff fe96 	bl	8000108 <__udivsi3>
 80003dc:	0003      	movs	r3, r0
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 fbed 	bl	8000bbe <HAL_SYSTICK_Config>
}
 80003e4:	46c0      	nop			@ (mov r8, r8)
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <QF_onStartup>:
    Q_UNUSED_PAR(result);
}

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80003f0:	4b0e      	ldr	r3, [pc, #56]	@ (800042c <QF_onStartup+0x40>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	2164      	movs	r1, #100	@ 0x64
 80003f6:	0018      	movs	r0, r3
 80003f8:	f7ff fe86 	bl	8000108 <__udivsi3>
 80003fc:	0003      	movs	r3, r0
 80003fe:	0018      	movs	r0, r3
 8000400:	f7ff ff96 	bl	8000330 <SysTick_Config>
    // assign all priority bits for preemption-prio. and none to sub-prio.
    // NOTE: this might have been changed by STM32Cube.
    NVIC_SetPriorityGrouping(0U);

    // set priorities of ALL ISRs used in the system, see NOTE1
    NVIC_SetPriority(USART2_IRQn,    0U); // kernel UNAWARE interrupt
 8000404:	2100      	movs	r1, #0
 8000406:	201c      	movs	r0, #28
 8000408:	f7ff ff24 	bl	8000254 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI0_1_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 0U);
 800040c:	2100      	movs	r1, #0
 800040e:	2005      	movs	r0, #5
 8000410:	f7ff ff20 	bl	8000254 <__NVIC_SetPriority>
    NVIC_SetPriority(SysTick_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 1U);
 8000414:	2301      	movs	r3, #1
 8000416:	425b      	negs	r3, r3
 8000418:	2101      	movs	r1, #1
 800041a:	0018      	movs	r0, r3
 800041c:	f7ff ff1a 	bl	8000254 <__NVIC_SetPriority>
    // ...

    // enable IRQs...
    NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000420:	2005      	movs	r0, #5
 8000422:	f7ff fefd 	bl	8000220 <__NVIC_EnableIRQ>

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	20000000 	.word	0x20000000

08000430 <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000434:	46c0      	nop			@ (mov r8, r8)
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
	...

0800043c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000440:	f000 fa81 	bl	8000946 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000444:	f000 f814 	bl	8000470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000448:	f000 f88e 	bl	8000568 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800044c:	f000 f858 	bl	8000500 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("hello\n");
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <main+0x30>)
 8000452:	0018      	movs	r0, r3
 8000454:	f002 fc24 	bl	8002ca0 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  QF_init();       // initialize the framework and the underlying RT kernel
 8000458:	f002 fae4 	bl	8002a24 <QF_init>
  	  BSP_init();      // initialize the BSP
 800045c:	f7ff ffb0 	bl	80003c0 <BSP_init>
  	// start the active objects..



  	  //BSP_start();     // start the AOs/Threads
  	  return QF_run(); // run the QF application
 8000460:	f002 faee 	bl	8002a40 <QF_run>
 8000464:	0003      	movs	r3, r0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000466:	0018      	movs	r0, r3
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	0800344c 	.word	0x0800344c

08000470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b08d      	sub	sp, #52	@ 0x34
 8000474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000476:	2414      	movs	r4, #20
 8000478:	193b      	adds	r3, r7, r4
 800047a:	0018      	movs	r0, r3
 800047c:	231c      	movs	r3, #28
 800047e:	001a      	movs	r2, r3
 8000480:	2100      	movs	r1, #0
 8000482:	f002 fd03 	bl	8002e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000486:	003b      	movs	r3, r7
 8000488:	0018      	movs	r0, r3
 800048a:	2314      	movs	r3, #20
 800048c:	001a      	movs	r2, r3
 800048e:	2100      	movs	r1, #0
 8000490:	f002 fcfc 	bl	8002e8c <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000494:	4b19      	ldr	r3, [pc, #100]	@ (80004fc <SystemClock_Config+0x8c>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2207      	movs	r2, #7
 800049a:	4393      	bics	r3, r2
 800049c:	001a      	movs	r2, r3
 800049e:	4b17      	ldr	r3, [pc, #92]	@ (80004fc <SystemClock_Config+0x8c>)
 80004a0:	2101      	movs	r1, #1
 80004a2:	430a      	orrs	r2, r1
 80004a4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	2201      	movs	r2, #1
 80004aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2280      	movs	r2, #128	@ 0x80
 80004b0:	0252      	lsls	r2, r2, #9
 80004b2:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	0018      	movs	r0, r3
 80004b8:	f000 fd5c 	bl	8000f74 <HAL_RCC_OscConfig>
 80004bc:	1e03      	subs	r3, r0, #0
 80004be:	d001      	beq.n	80004c4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80004c0:	f000 f8d8 	bl	8000674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c4:	003b      	movs	r3, r7
 80004c6:	2207      	movs	r2, #7
 80004c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80004ca:	003b      	movs	r3, r7
 80004cc:	2201      	movs	r2, #1
 80004ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004d0:	003b      	movs	r3, r7
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80004d6:	003b      	movs	r3, r7
 80004d8:	2200      	movs	r2, #0
 80004da:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80004dc:	003b      	movs	r3, r7
 80004de:	2200      	movs	r2, #0
 80004e0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e2:	003b      	movs	r3, r7
 80004e4:	2101      	movs	r1, #1
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 ff28 	bl	800133c <HAL_RCC_ClockConfig>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80004f0:	f000 f8c0 	bl	8000674 <Error_Handler>
  }
}
 80004f4:	46c0      	nop			@ (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b00d      	add	sp, #52	@ 0x34
 80004fa:	bd90      	pop	{r4, r7, pc}
 80004fc:	40022000 	.word	0x40022000

08000500 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000504:	4b16      	ldr	r3, [pc, #88]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000506:	4a17      	ldr	r2, [pc, #92]	@ (8000564 <MX_USART2_UART_Init+0x64>)
 8000508:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800050a:	4b15      	ldr	r3, [pc, #84]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 800050c:	22e1      	movs	r2, #225	@ 0xe1
 800050e:	0252      	lsls	r2, r2, #9
 8000510:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000512:	4b13      	ldr	r3, [pc, #76]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000518:	4b11      	ldr	r3, [pc, #68]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 800051a:	2200      	movs	r2, #0
 800051c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800051e:	4b10      	ldr	r3, [pc, #64]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000520:	2200      	movs	r2, #0
 8000522:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000524:	4b0e      	ldr	r3, [pc, #56]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000526:	220c      	movs	r2, #12
 8000528:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800052a:	4b0d      	ldr	r3, [pc, #52]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 800052c:	2200      	movs	r2, #0
 800052e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000530:	4b0b      	ldr	r3, [pc, #44]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000532:	2200      	movs	r2, #0
 8000534:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000536:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000538:	2200      	movs	r2, #0
 800053a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800053c:	4b08      	ldr	r3, [pc, #32]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 800053e:	2200      	movs	r2, #0
 8000540:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000542:	4b07      	ldr	r3, [pc, #28]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 8000544:	2200      	movs	r2, #0
 8000546:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000548:	4b05      	ldr	r3, [pc, #20]	@ (8000560 <MX_USART2_UART_Init+0x60>)
 800054a:	0018      	movs	r0, r3
 800054c:	f001 f86c 	bl	8001628 <HAL_UART_Init>
 8000550:	1e03      	subs	r3, r0, #0
 8000552:	d001      	beq.n	8000558 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000554:	f000 f88e 	bl	8000674 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000558:	46c0      	nop			@ (mov r8, r8)
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	46c0      	nop			@ (mov r8, r8)
 8000560:	20000084 	.word	0x20000084
 8000564:	40004400 	.word	0x40004400

08000568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b089      	sub	sp, #36	@ 0x24
 800056c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	240c      	movs	r4, #12
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	2314      	movs	r3, #20
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f002 fc87 	bl	8002e8c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057e:	4b3a      	ldr	r3, [pc, #232]	@ (8000668 <MX_GPIO_Init+0x100>)
 8000580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000582:	4b39      	ldr	r3, [pc, #228]	@ (8000668 <MX_GPIO_Init+0x100>)
 8000584:	2104      	movs	r1, #4
 8000586:	430a      	orrs	r2, r1
 8000588:	635a      	str	r2, [r3, #52]	@ 0x34
 800058a:	4b37      	ldr	r3, [pc, #220]	@ (8000668 <MX_GPIO_Init+0x100>)
 800058c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800058e:	2204      	movs	r2, #4
 8000590:	4013      	ands	r3, r2
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000596:	4b34      	ldr	r3, [pc, #208]	@ (8000668 <MX_GPIO_Init+0x100>)
 8000598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800059a:	4b33      	ldr	r3, [pc, #204]	@ (8000668 <MX_GPIO_Init+0x100>)
 800059c:	2120      	movs	r1, #32
 800059e:	430a      	orrs	r2, r1
 80005a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005a2:	4b31      	ldr	r3, [pc, #196]	@ (8000668 <MX_GPIO_Init+0x100>)
 80005a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005a6:	2220      	movs	r2, #32
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ae:	4b2e      	ldr	r3, [pc, #184]	@ (8000668 <MX_GPIO_Init+0x100>)
 80005b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000668 <MX_GPIO_Init+0x100>)
 80005b4:	2101      	movs	r1, #1
 80005b6:	430a      	orrs	r2, r1
 80005b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000668 <MX_GPIO_Init+0x100>)
 80005bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005be:	2201      	movs	r2, #1
 80005c0:	4013      	ands	r3, r2
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80005c6:	23a0      	movs	r3, #160	@ 0xa0
 80005c8:	05db      	lsls	r3, r3, #23
 80005ca:	2200      	movs	r2, #0
 80005cc:	2102      	movs	r1, #2
 80005ce:	0018      	movs	r0, r3
 80005d0:	f000 fc74 	bl	8000ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 80005d4:	23a0      	movs	r3, #160	@ 0xa0
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	2201      	movs	r2, #1
 80005da:	2120      	movs	r1, #32
 80005dc:	0018      	movs	r0, r3
 80005de:	f000 fc6d 	bl	8000ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	2280      	movs	r2, #128	@ 0x80
 80005e6:	0192      	lsls	r2, r2, #6
 80005e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	4a1f      	ldr	r2, [pc, #124]	@ (800066c <MX_GPIO_Init+0x104>)
 80005ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000670 <MX_GPIO_Init+0x108>)
 80005fa:	0019      	movs	r1, r3
 80005fc:	0010      	movs	r0, r2
 80005fe:	f000 faeb 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_Pin */
  GPIO_InitStruct.Pin = TEMP_Pin;
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2202      	movs	r2, #2
 8000606:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2201      	movs	r2, #1
 800060c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	193b      	adds	r3, r7, r4
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000614:	193b      	adds	r3, r7, r4
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 800061a:	193a      	adds	r2, r7, r4
 800061c:	23a0      	movs	r3, #160	@ 0xa0
 800061e:	05db      	lsls	r3, r3, #23
 8000620:	0011      	movs	r1, r2
 8000622:	0018      	movs	r0, r3
 8000624:	f000 fad8 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000628:	0021      	movs	r1, r4
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2220      	movs	r2, #32
 800062e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2201      	movs	r2, #1
 8000634:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2203      	movs	r2, #3
 8000640:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000642:	187a      	adds	r2, r7, r1
 8000644:	23a0      	movs	r3, #160	@ 0xa0
 8000646:	05db      	lsls	r3, r3, #23
 8000648:	0011      	movs	r1, r2
 800064a:	0018      	movs	r0, r3
 800064c:	f000 fac4 	bl	8000bd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000650:	2200      	movs	r2, #0
 8000652:	2100      	movs	r1, #0
 8000654:	2007      	movs	r0, #7
 8000656:	f000 fa8d 	bl	8000b74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800065a:	2007      	movs	r0, #7
 800065c:	f000 fa9f 	bl	8000b9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000660:	46c0      	nop			@ (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b009      	add	sp, #36	@ 0x24
 8000666:	bd90      	pop	{r4, r7, pc}
 8000668:	40021000 	.word	0x40021000
 800066c:	10110000 	.word	0x10110000
 8000670:	50000800 	.word	0x50000800

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000678:	b672      	cpsid	i
}
 800067a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 800067c:	4b02      	ldr	r3, [pc, #8]	@ (8000688 <Error_Handler+0x14>)
 800067e:	2100      	movs	r1, #0
 8000680:	0018      	movs	r0, r3
 8000682:	f7ff fe79 	bl	8000378 <Q_onError>
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	08003454 	.word	0x08003454

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000692:	4b0f      	ldr	r3, [pc, #60]	@ (80006d0 <HAL_MspInit+0x44>)
 8000694:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000696:	4b0e      	ldr	r3, [pc, #56]	@ (80006d0 <HAL_MspInit+0x44>)
 8000698:	2101      	movs	r1, #1
 800069a:	430a      	orrs	r2, r1
 800069c:	641a      	str	r2, [r3, #64]	@ 0x40
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <HAL_MspInit+0x44>)
 80006a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a2:	2201      	movs	r2, #1
 80006a4:	4013      	ands	r3, r2
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b09      	ldr	r3, [pc, #36]	@ (80006d0 <HAL_MspInit+0x44>)
 80006ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006ae:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <HAL_MspInit+0x44>)
 80006b0:	2180      	movs	r1, #128	@ 0x80
 80006b2:	0549      	lsls	r1, r1, #21
 80006b4:	430a      	orrs	r2, r1
 80006b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80006b8:	4b05      	ldr	r3, [pc, #20]	@ (80006d0 <HAL_MspInit+0x44>)
 80006ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006bc:	2380      	movs	r3, #128	@ 0x80
 80006be:	055b      	lsls	r3, r3, #21
 80006c0:	4013      	ands	r3, r2
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c6:	46c0      	nop			@ (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b002      	add	sp, #8
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	40021000 	.word	0x40021000

080006d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d4:	b590      	push	{r4, r7, lr}
 80006d6:	b08b      	sub	sp, #44	@ 0x2c
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	2414      	movs	r4, #20
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	0018      	movs	r0, r3
 80006e2:	2314      	movs	r3, #20
 80006e4:	001a      	movs	r2, r3
 80006e6:	2100      	movs	r1, #0
 80006e8:	f002 fbd0 	bl	8002e8c <memset>
  if(huart->Instance==USART2)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000760 <HAL_UART_MspInit+0x8c>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d130      	bne.n	8000758 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <HAL_UART_MspInit+0x90>)
 80006f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <HAL_UART_MspInit+0x90>)
 80006fc:	2180      	movs	r1, #128	@ 0x80
 80006fe:	0289      	lsls	r1, r1, #10
 8000700:	430a      	orrs	r2, r1
 8000702:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <HAL_UART_MspInit+0x90>)
 8000706:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000708:	2380      	movs	r3, #128	@ 0x80
 800070a:	029b      	lsls	r3, r3, #10
 800070c:	4013      	ands	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
 8000710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <HAL_UART_MspInit+0x90>)
 8000714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000716:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <HAL_UART_MspInit+0x90>)
 8000718:	2101      	movs	r1, #1
 800071a:	430a      	orrs	r2, r1
 800071c:	635a      	str	r2, [r3, #52]	@ 0x34
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <HAL_UART_MspInit+0x90>)
 8000720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000722:	2201      	movs	r2, #1
 8000724:	4013      	ands	r3, r2
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 800072a:	0021      	movs	r1, r4
 800072c:	187b      	adds	r3, r7, r1
 800072e:	220c      	movs	r2, #12
 8000730:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	187b      	adds	r3, r7, r1
 8000734:	2202      	movs	r2, #2
 8000736:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2200      	movs	r2, #0
 8000742:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2201      	movs	r2, #1
 8000748:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074a:	187a      	adds	r2, r7, r1
 800074c:	23a0      	movs	r3, #160	@ 0xa0
 800074e:	05db      	lsls	r3, r3, #23
 8000750:	0011      	movs	r1, r2
 8000752:	0018      	movs	r0, r3
 8000754:	f000 fa40 	bl	8000bd8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000758:	46c0      	nop			@ (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	b00b      	add	sp, #44	@ 0x2c
 800075e:	bd90      	pop	{r4, r7, pc}
 8000760:	40004400 	.word	0x40004400
 8000764:	40021000 	.word	0x40021000

08000768 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
}
 800076e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000770:	4b03      	ldr	r3, [pc, #12]	@ (8000780 <HardFault_Handler+0x18>)
 8000772:	2100      	movs	r1, #0
 8000774:	0018      	movs	r0, r3
 8000776:	f7ff fdff 	bl	8000378 <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	e7fd      	b.n	800077a <HardFault_Handler+0x12>
 800077e:	46c0      	nop			@ (mov r8, r8)
 8000780:	08003460 	.word	0x08003460

08000784 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000792:	2380      	movs	r3, #128	@ 0x80
 8000794:	019b      	lsls	r3, r3, #6
 8000796:	0018      	movs	r0, r3
 8000798:	f000 fbae 	bl	8000ef8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800079c:	46c0      	nop			@ (mov r8, r8)
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b086      	sub	sp, #24
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	60f8      	str	r0, [r7, #12]
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
 80007b2:	e00a      	b.n	80007ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007b4:	e000      	b.n	80007b8 <_read+0x16>
 80007b6:	bf00      	nop
 80007b8:	0001      	movs	r1, r0
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	1c5a      	adds	r2, r3, #1
 80007be:	60ba      	str	r2, [r7, #8]
 80007c0:	b2ca      	uxtb	r2, r1
 80007c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	3301      	adds	r3, #1
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	697a      	ldr	r2, [r7, #20]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	dbf0      	blt.n	80007b4 <_read+0x12>
  }

  return len;
 80007d2:	687b      	ldr	r3, [r7, #4]
}
 80007d4:	0018      	movs	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b006      	add	sp, #24
 80007da:	bd80      	pop	{r7, pc}

080007dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	46c0      	nop			@ (mov r8, r8)
 80007ee:	697a      	ldr	r2, [r7, #20]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	da09      	bge.n	800080a <_write+0x2e>
  {
    //__io_putchar(*ptr++);
  // transmit via HAL UART in blocking mode
	  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	2301      	movs	r3, #1
 80007fc:	425b      	negs	r3, r3
 80007fe:	68b9      	ldr	r1, [r7, #8]
 8000800:	4804      	ldr	r0, [pc, #16]	@ (8000814 <_write+0x38>)
 8000802:	f000 ff67 	bl	80016d4 <HAL_UART_Transmit>
	  return len;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	e000      	b.n	800080c <_write+0x30>

  }
  return len;
 800080a:	687b      	ldr	r3, [r7, #4]
}
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	b006      	add	sp, #24
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000084 	.word	0x20000084

08000818 <_close>:

int _close(int file)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000820:	2301      	movs	r3, #1
 8000822:	425b      	negs	r3, r3
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	b002      	add	sp, #8
 800082a:	bd80      	pop	{r7, pc}

0800082c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	2280      	movs	r2, #128	@ 0x80
 800083a:	0192      	lsls	r2, r2, #6
 800083c:	605a      	str	r2, [r3, #4]
  return 0;
 800083e:	2300      	movs	r3, #0
}
 8000840:	0018      	movs	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	b002      	add	sp, #8
 8000846:	bd80      	pop	{r7, pc}

08000848 <_isatty>:

int _isatty(int file)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000850:	2301      	movs	r3, #1
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b002      	add	sp, #8
 8000858:	bd80      	pop	{r7, pc}

0800085a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b084      	sub	sp, #16
 800085e:	af00      	add	r7, sp, #0
 8000860:	60f8      	str	r0, [r7, #12]
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000866:	2300      	movs	r3, #0
}
 8000868:	0018      	movs	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	b004      	add	sp, #16
 800086e:	bd80      	pop	{r7, pc}

08000870 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000878:	4a14      	ldr	r2, [pc, #80]	@ (80008cc <_sbrk+0x5c>)
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <_sbrk+0x60>)
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000884:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <_sbrk+0x64>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d102      	bne.n	8000892 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800088c:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <_sbrk+0x64>)
 800088e:	4a12      	ldr	r2, [pc, #72]	@ (80008d8 <_sbrk+0x68>)
 8000890:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000892:	4b10      	ldr	r3, [pc, #64]	@ (80008d4 <_sbrk+0x64>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	18d3      	adds	r3, r2, r3
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	429a      	cmp	r2, r3
 800089e:	d207      	bcs.n	80008b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008a0:	f002 fb4a 	bl	8002f38 <__errno>
 80008a4:	0003      	movs	r3, r0
 80008a6:	220c      	movs	r2, #12
 80008a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008aa:	2301      	movs	r3, #1
 80008ac:	425b      	negs	r3, r3
 80008ae:	e009      	b.n	80008c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008b0:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <_sbrk+0x64>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008b6:	4b07      	ldr	r3, [pc, #28]	@ (80008d4 <_sbrk+0x64>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	18d2      	adds	r2, r2, r3
 80008be:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <_sbrk+0x64>)
 80008c0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80008c2:	68fb      	ldr	r3, [r7, #12]
}
 80008c4:	0018      	movs	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b006      	add	sp, #24
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20003000 	.word	0x20003000
 80008d0:	00000400 	.word	0x00000400
 80008d4:	20000118 	.word	0x20000118
 80008d8:	20000358 	.word	0x20000358

080008dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008e0:	4b03      	ldr	r3, [pc, #12]	@ (80008f0 <SystemInit+0x14>)
 80008e2:	2280      	movs	r2, #128	@ 0x80
 80008e4:	0512      	lsls	r2, r2, #20
 80008e6:	609a      	str	r2, [r3, #8]
#endif
}
 80008e8:	46c0      	nop			@ (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			@ (mov r8, r8)
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008f4:	480d      	ldr	r0, [pc, #52]	@ (800092c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008f8:	f7ff fff0 	bl	80008dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80008fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80008fe:	e003      	b.n	8000908 <LoopCopyDataInit>

08000900 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000900:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000902:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000904:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000906:	3104      	adds	r1, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000908:	480a      	ldr	r0, [pc, #40]	@ (8000934 <LoopForever+0xa>)
  ldr r3, =_edata
 800090a:	4b0b      	ldr	r3, [pc, #44]	@ (8000938 <LoopForever+0xe>)
  adds r2, r0, r1
 800090c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800090e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000910:	d3f6      	bcc.n	8000900 <CopyDataInit>
  ldr r2, =_sbss
 8000912:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <LoopForever+0x12>)
  b LoopFillZerobss
 8000914:	e002      	b.n	800091c <LoopFillZerobss>

08000916 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  str  r3, [r2]
 8000918:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800091a:	3204      	adds	r2, #4

0800091c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800091c:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <LoopForever+0x16>)
  cmp r2, r3
 800091e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000920:	d3f9      	bcc.n	8000916 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000922:	f002 fb0f 	bl	8002f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000926:	f7ff fd89 	bl	800043c <main>

0800092a <LoopForever>:

LoopForever:
    b LoopForever
 800092a:	e7fe      	b.n	800092a <LoopForever>
  ldr   r0, =_estack
 800092c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000930:	08003520 	.word	0x08003520
  ldr r0, =_sdata
 8000934:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000938:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 800093c:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000940:	20000358 	.word	0x20000358

08000944 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC1_IRQHandler>

08000946 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b082      	sub	sp, #8
 800094a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800094c:	1dfb      	adds	r3, r7, #7
 800094e:	2200      	movs	r2, #0
 8000950:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000952:	2003      	movs	r0, #3
 8000954:	f000 f80e 	bl	8000974 <HAL_InitTick>
 8000958:	1e03      	subs	r3, r0, #0
 800095a:	d003      	beq.n	8000964 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800095c:	1dfb      	adds	r3, r7, #7
 800095e:	2201      	movs	r2, #1
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e001      	b.n	8000968 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000964:	f7ff fe92 	bl	800068c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000968:	1dfb      	adds	r3, r7, #7
 800096a:	781b      	ldrb	r3, [r3, #0]
}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b002      	add	sp, #8
 8000972:	bd80      	pop	{r7, pc}

08000974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800097c:	230f      	movs	r3, #15
 800097e:	18fb      	adds	r3, r7, r3
 8000980:	2200      	movs	r2, #0
 8000982:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000984:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <HAL_InitTick+0x88>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d02b      	beq.n	80009e4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800098c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <HAL_InitTick+0x8c>)
 800098e:	681c      	ldr	r4, [r3, #0]
 8000990:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <HAL_InitTick+0x88>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	0019      	movs	r1, r3
 8000996:	23fa      	movs	r3, #250	@ 0xfa
 8000998:	0098      	lsls	r0, r3, #2
 800099a:	f7ff fbb5 	bl	8000108 <__udivsi3>
 800099e:	0003      	movs	r3, r0
 80009a0:	0019      	movs	r1, r3
 80009a2:	0020      	movs	r0, r4
 80009a4:	f7ff fbb0 	bl	8000108 <__udivsi3>
 80009a8:	0003      	movs	r3, r0
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 f907 	bl	8000bbe <HAL_SYSTICK_Config>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d112      	bne.n	80009da <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b03      	cmp	r3, #3
 80009b8:	d80a      	bhi.n	80009d0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	2301      	movs	r3, #1
 80009be:	425b      	negs	r3, r3
 80009c0:	2200      	movs	r2, #0
 80009c2:	0018      	movs	r0, r3
 80009c4:	f000 f8d6 	bl	8000b74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <HAL_InitTick+0x90>)
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	e00d      	b.n	80009ec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80009d0:	230f      	movs	r3, #15
 80009d2:	18fb      	adds	r3, r7, r3
 80009d4:	2201      	movs	r2, #1
 80009d6:	701a      	strb	r2, [r3, #0]
 80009d8:	e008      	b.n	80009ec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009da:	230f      	movs	r3, #15
 80009dc:	18fb      	adds	r3, r7, r3
 80009de:	2201      	movs	r2, #1
 80009e0:	701a      	strb	r2, [r3, #0]
 80009e2:	e003      	b.n	80009ec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009e4:	230f      	movs	r3, #15
 80009e6:	18fb      	adds	r3, r7, r3
 80009e8:	2201      	movs	r2, #1
 80009ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80009ec:	230f      	movs	r3, #15
 80009ee:	18fb      	adds	r3, r7, r3
 80009f0:	781b      	ldrb	r3, [r3, #0]
}
 80009f2:	0018      	movs	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b005      	add	sp, #20
 80009f8:	bd90      	pop	{r4, r7, pc}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	20000008 	.word	0x20000008
 8000a00:	20000000 	.word	0x20000000
 8000a04:	20000004 	.word	0x20000004

08000a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a0c:	4b02      	ldr	r3, [pc, #8]	@ (8000a18 <HAL_GetTick+0x10>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
}
 8000a10:	0018      	movs	r0, r3
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	2000011c 	.word	0x2000011c

08000a1c <__NVIC_EnableIRQ>:
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	0002      	movs	r2, r0
 8000a24:	1dfb      	adds	r3, r7, #7
 8000a26:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a2e:	d809      	bhi.n	8000a44 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a30:	1dfb      	adds	r3, r7, #7
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	001a      	movs	r2, r3
 8000a36:	231f      	movs	r3, #31
 8000a38:	401a      	ands	r2, r3
 8000a3a:	4b04      	ldr	r3, [pc, #16]	@ (8000a4c <__NVIC_EnableIRQ+0x30>)
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	4091      	lsls	r1, r2
 8000a40:	000a      	movs	r2, r1
 8000a42:	601a      	str	r2, [r3, #0]
}
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b002      	add	sp, #8
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	e000e100 	.word	0xe000e100

08000a50 <__NVIC_SetPriority>:
{
 8000a50:	b590      	push	{r4, r7, lr}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	0002      	movs	r2, r0
 8000a58:	6039      	str	r1, [r7, #0]
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a64:	d828      	bhi.n	8000ab8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a66:	4a2f      	ldr	r2, [pc, #188]	@ (8000b24 <__NVIC_SetPriority+0xd4>)
 8000a68:	1dfb      	adds	r3, r7, #7
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	b25b      	sxtb	r3, r3
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	33c0      	adds	r3, #192	@ 0xc0
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	589b      	ldr	r3, [r3, r2]
 8000a76:	1dfa      	adds	r2, r7, #7
 8000a78:	7812      	ldrb	r2, [r2, #0]
 8000a7a:	0011      	movs	r1, r2
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	400a      	ands	r2, r1
 8000a80:	00d2      	lsls	r2, r2, #3
 8000a82:	21ff      	movs	r1, #255	@ 0xff
 8000a84:	4091      	lsls	r1, r2
 8000a86:	000a      	movs	r2, r1
 8000a88:	43d2      	mvns	r2, r2
 8000a8a:	401a      	ands	r2, r3
 8000a8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	019b      	lsls	r3, r3, #6
 8000a92:	22ff      	movs	r2, #255	@ 0xff
 8000a94:	401a      	ands	r2, r3
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	4003      	ands	r3, r0
 8000aa0:	00db      	lsls	r3, r3, #3
 8000aa2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aa4:	481f      	ldr	r0, [pc, #124]	@ (8000b24 <__NVIC_SetPriority+0xd4>)
 8000aa6:	1dfb      	adds	r3, r7, #7
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	089b      	lsrs	r3, r3, #2
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	33c0      	adds	r3, #192	@ 0xc0
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	501a      	str	r2, [r3, r0]
}
 8000ab6:	e031      	b.n	8000b1c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8000b28 <__NVIC_SetPriority+0xd8>)
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	0019      	movs	r1, r3
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	400b      	ands	r3, r1
 8000ac4:	3b08      	subs	r3, #8
 8000ac6:	089b      	lsrs	r3, r3, #2
 8000ac8:	3306      	adds	r3, #6
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	18d3      	adds	r3, r2, r3
 8000ace:	3304      	adds	r3, #4
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	1dfa      	adds	r2, r7, #7
 8000ad4:	7812      	ldrb	r2, [r2, #0]
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	2203      	movs	r2, #3
 8000ada:	400a      	ands	r2, r1
 8000adc:	00d2      	lsls	r2, r2, #3
 8000ade:	21ff      	movs	r1, #255	@ 0xff
 8000ae0:	4091      	lsls	r1, r2
 8000ae2:	000a      	movs	r2, r1
 8000ae4:	43d2      	mvns	r2, r2
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	019b      	lsls	r3, r3, #6
 8000aee:	22ff      	movs	r2, #255	@ 0xff
 8000af0:	401a      	ands	r2, r3
 8000af2:	1dfb      	adds	r3, r7, #7
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	0018      	movs	r0, r3
 8000af8:	2303      	movs	r3, #3
 8000afa:	4003      	ands	r3, r0
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b00:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <__NVIC_SetPriority+0xd8>)
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	001c      	movs	r4, r3
 8000b08:	230f      	movs	r3, #15
 8000b0a:	4023      	ands	r3, r4
 8000b0c:	3b08      	subs	r3, #8
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	430a      	orrs	r2, r1
 8000b12:	3306      	adds	r3, #6
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	18c3      	adds	r3, r0, r3
 8000b18:	3304      	adds	r3, #4
 8000b1a:	601a      	str	r2, [r3, #0]
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b003      	add	sp, #12
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <SysTick_Config>:
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	1e5a      	subs	r2, r3, #1
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	045b      	lsls	r3, r3, #17
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d301      	bcc.n	8000b44 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 8000b40:	2301      	movs	r3, #1
 8000b42:	e010      	b.n	8000b66 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <SysTick_Config+0x44>)
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	3a01      	subs	r2, #1
 8000b4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	425b      	negs	r3, r3
 8000b50:	2103      	movs	r1, #3
 8000b52:	0018      	movs	r0, r3
 8000b54:	f7ff ff7c 	bl	8000a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b58:	4b05      	ldr	r3, [pc, #20]	@ (8000b70 <SysTick_Config+0x44>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b5e:	4b04      	ldr	r3, [pc, #16]	@ (8000b70 <SysTick_Config+0x44>)
 8000b60:	2207      	movs	r2, #7
 8000b62:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	0018      	movs	r0, r3
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b002      	add	sp, #8
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	e000e010 	.word	0xe000e010

08000b74 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	607a      	str	r2, [r7, #4]
 8000b7e:	210f      	movs	r1, #15
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	1c02      	adds	r2, r0, #0
 8000b84:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	0011      	movs	r1, r2
 8000b90:	0018      	movs	r0, r3
 8000b92:	f7ff ff5d 	bl	8000a50 <__NVIC_SetPriority>
}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b004      	add	sp, #16
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b082      	sub	sp, #8
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	0002      	movs	r2, r0
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b25b      	sxtb	r3, r3
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f7ff ff33 	bl	8000a1c <__NVIC_EnableIRQ>
}
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	b002      	add	sp, #8
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f7ff ffaf 	bl	8000b2c <SysTick_Config>
 8000bce:	0003      	movs	r3, r0
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b002      	add	sp, #8
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000be6:	e153      	b.n	8000e90 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2101      	movs	r1, #1
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	4091      	lsls	r1, r2
 8000bf2:	000a      	movs	r2, r1
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d100      	bne.n	8000c00 <HAL_GPIO_Init+0x28>
 8000bfe:	e144      	b.n	8000e8a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d003      	beq.n	8000c10 <HAL_GPIO_Init+0x38>
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b12      	cmp	r3, #18
 8000c0e:	d125      	bne.n	8000c5c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	08da      	lsrs	r2, r3, #3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3208      	adds	r2, #8
 8000c18:	0092      	lsls	r2, r2, #2
 8000c1a:	58d3      	ldr	r3, [r2, r3]
 8000c1c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	2207      	movs	r2, #7
 8000c22:	4013      	ands	r3, r2
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	220f      	movs	r2, #15
 8000c28:	409a      	lsls	r2, r3
 8000c2a:	0013      	movs	r3, r2
 8000c2c:	43da      	mvns	r2, r3
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	4013      	ands	r3, r2
 8000c32:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	691b      	ldr	r3, [r3, #16]
 8000c38:	220f      	movs	r2, #15
 8000c3a:	401a      	ands	r2, r3
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	2107      	movs	r1, #7
 8000c40:	400b      	ands	r3, r1
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	409a      	lsls	r2, r3
 8000c46:	0013      	movs	r3, r2
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	08da      	lsrs	r2, r3, #3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3208      	adds	r2, #8
 8000c56:	0092      	lsls	r2, r2, #2
 8000c58:	6979      	ldr	r1, [r7, #20]
 8000c5a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	2203      	movs	r2, #3
 8000c68:	409a      	lsls	r2, r3
 8000c6a:	0013      	movs	r3, r2
 8000c6c:	43da      	mvns	r2, r3
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	4013      	ands	r3, r2
 8000c72:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	2203      	movs	r2, #3
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	409a      	lsls	r2, r3
 8000c82:	0013      	movs	r3, r2
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	697a      	ldr	r2, [r7, #20]
 8000c8e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d00b      	beq.n	8000cb0 <HAL_GPIO_Init+0xd8>
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d007      	beq.n	8000cb0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ca4:	2b11      	cmp	r3, #17
 8000ca6:	d003      	beq.n	8000cb0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b12      	cmp	r3, #18
 8000cae:	d130      	bne.n	8000d12 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	2203      	movs	r2, #3
 8000cbc:	409a      	lsls	r2, r3
 8000cbe:	0013      	movs	r3, r2
 8000cc0:	43da      	mvns	r2, r3
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	68da      	ldr	r2, [r3, #12]
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	409a      	lsls	r2, r3
 8000cd2:	0013      	movs	r3, r2
 8000cd4:	697a      	ldr	r2, [r7, #20]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	697a      	ldr	r2, [r7, #20]
 8000cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	409a      	lsls	r2, r3
 8000cec:	0013      	movs	r3, r2
 8000cee:	43da      	mvns	r2, r3
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	091b      	lsrs	r3, r3, #4
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	401a      	ands	r2, r3
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	2b03      	cmp	r3, #3
 8000d18:	d017      	beq.n	8000d4a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68db      	ldr	r3, [r3, #12]
 8000d1e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	2203      	movs	r2, #3
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	409a      	lsls	r2, r3
 8000d3c:	0013      	movs	r3, r2
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	697a      	ldr	r2, [r7, #20]
 8000d48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685a      	ldr	r2, [r3, #4]
 8000d4e:	2380      	movs	r3, #128	@ 0x80
 8000d50:	055b      	lsls	r3, r3, #21
 8000d52:	4013      	ands	r3, r2
 8000d54:	d100      	bne.n	8000d58 <HAL_GPIO_Init+0x180>
 8000d56:	e098      	b.n	8000e8a <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000d58:	4a53      	ldr	r2, [pc, #332]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	089b      	lsrs	r3, r3, #2
 8000d5e:	3318      	adds	r3, #24
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	589b      	ldr	r3, [r3, r2]
 8000d64:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	2203      	movs	r2, #3
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	220f      	movs	r2, #15
 8000d70:	409a      	lsls	r2, r3
 8000d72:	0013      	movs	r3, r2
 8000d74:	43da      	mvns	r2, r3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	23a0      	movs	r3, #160	@ 0xa0
 8000d80:	05db      	lsls	r3, r3, #23
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d019      	beq.n	8000dba <HAL_GPIO_Init+0x1e2>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a48      	ldr	r2, [pc, #288]	@ (8000eac <HAL_GPIO_Init+0x2d4>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d013      	beq.n	8000db6 <HAL_GPIO_Init+0x1de>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a47      	ldr	r2, [pc, #284]	@ (8000eb0 <HAL_GPIO_Init+0x2d8>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d00d      	beq.n	8000db2 <HAL_GPIO_Init+0x1da>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a46      	ldr	r2, [pc, #280]	@ (8000eb4 <HAL_GPIO_Init+0x2dc>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d007      	beq.n	8000dae <HAL_GPIO_Init+0x1d6>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a45      	ldr	r2, [pc, #276]	@ (8000eb8 <HAL_GPIO_Init+0x2e0>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d101      	bne.n	8000daa <HAL_GPIO_Init+0x1d2>
 8000da6:	2305      	movs	r3, #5
 8000da8:	e008      	b.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000daa:	2306      	movs	r3, #6
 8000dac:	e006      	b.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000dae:	2303      	movs	r3, #3
 8000db0:	e004      	b.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000db2:	2302      	movs	r3, #2
 8000db4:	e002      	b.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000db6:	2301      	movs	r3, #1
 8000db8:	e000      	b.n	8000dbc <HAL_GPIO_Init+0x1e4>
 8000dba:	2300      	movs	r3, #0
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	400a      	ands	r2, r1
 8000dc2:	00d2      	lsls	r2, r2, #3
 8000dc4:	4093      	lsls	r3, r2
 8000dc6:	697a      	ldr	r2, [r7, #20]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000dcc:	4936      	ldr	r1, [pc, #216]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	089b      	lsrs	r3, r3, #2
 8000dd2:	3318      	adds	r3, #24
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000dda:	4a33      	ldr	r2, [pc, #204]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000ddc:	2380      	movs	r3, #128	@ 0x80
 8000dde:	58d3      	ldr	r3, [r2, r3]
 8000de0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	43da      	mvns	r2, r3
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	4013      	ands	r3, r2
 8000dea:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685a      	ldr	r2, [r3, #4]
 8000df0:	2380      	movs	r3, #128	@ 0x80
 8000df2:	025b      	lsls	r3, r3, #9
 8000df4:	4013      	ands	r3, r2
 8000df6:	d003      	beq.n	8000e00 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8000df8:	697a      	ldr	r2, [r7, #20]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000e00:	4929      	ldr	r1, [pc, #164]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e02:	2280      	movs	r2, #128	@ 0x80
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000e08:	4a27      	ldr	r2, [pc, #156]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	2384      	movs	r3, #132	@ 0x84
 8000e0c:	58d3      	ldr	r3, [r2, r3]
 8000e0e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	43da      	mvns	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	4013      	ands	r3, r2
 8000e18:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	2380      	movs	r3, #128	@ 0x80
 8000e20:	029b      	lsls	r3, r3, #10
 8000e22:	4013      	ands	r3, r2
 8000e24:	d003      	beq.n	8000e2e <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8000e26:	697a      	ldr	r2, [r7, #20]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000e2e:	491e      	ldr	r1, [pc, #120]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e30:	2284      	movs	r2, #132	@ 0x84
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000e36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	4013      	ands	r3, r2
 8000e44:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	2380      	movs	r3, #128	@ 0x80
 8000e4c:	035b      	lsls	r3, r3, #13
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8000e52:	697a      	ldr	r2, [r7, #20]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000e60:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	43da      	mvns	r2, r3
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	2380      	movs	r3, #128	@ 0x80
 8000e76:	039b      	lsls	r3, r3, #14
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <HAL_GPIO_Init+0x2d0>)
 8000e86:	697a      	ldr	r2, [r7, #20]
 8000e88:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	40da      	lsrs	r2, r3
 8000e98:	1e13      	subs	r3, r2, #0
 8000e9a:	d000      	beq.n	8000e9e <HAL_GPIO_Init+0x2c6>
 8000e9c:	e6a4      	b.n	8000be8 <HAL_GPIO_Init+0x10>
  }
}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46c0      	nop			@ (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b006      	add	sp, #24
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40021800 	.word	0x40021800
 8000eac:	50000400 	.word	0x50000400
 8000eb0:	50000800 	.word	0x50000800
 8000eb4:	50000c00 	.word	0x50000c00
 8000eb8:	50001400 	.word	0x50001400

08000ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	0008      	movs	r0, r1
 8000ec6:	0011      	movs	r1, r2
 8000ec8:	1cbb      	adds	r3, r7, #2
 8000eca:	1c02      	adds	r2, r0, #0
 8000ecc:	801a      	strh	r2, [r3, #0]
 8000ece:	1c7b      	adds	r3, r7, #1
 8000ed0:	1c0a      	adds	r2, r1, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ed4:	1c7b      	adds	r3, r7, #1
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d004      	beq.n	8000ee6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000edc:	1cbb      	adds	r3, r7, #2
 8000ede:	881a      	ldrh	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ee4:	e003      	b.n	8000eee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ee6:	1cbb      	adds	r3, r7, #2
 8000ee8:	881a      	ldrh	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	0002      	movs	r2, r0
 8000f00:	1dbb      	adds	r3, r7, #6
 8000f02:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8000f04:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	1dba      	adds	r2, r7, #6
 8000f0a:	8812      	ldrh	r2, [r2, #0]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d008      	beq.n	8000f22 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000f10:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f12:	1dba      	adds	r2, r7, #6
 8000f14:	8812      	ldrh	r2, [r2, #0]
 8000f16:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000f18:	1dbb      	adds	r3, r7, #6
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f000 f815 	bl	8000f4c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f24:	691b      	ldr	r3, [r3, #16]
 8000f26:	1dba      	adds	r2, r7, #6
 8000f28:	8812      	ldrh	r2, [r2, #0]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	d008      	beq.n	8000f40 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000f30:	1dba      	adds	r2, r7, #6
 8000f32:	8812      	ldrh	r2, [r2, #0]
 8000f34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000f36:	1dbb      	adds	r3, r7, #6
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 f810 	bl	8000f60 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b002      	add	sp, #8
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40021800 	.word	0x40021800

08000f4c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	0002      	movs	r2, r0
 8000f54:	1dbb      	adds	r3, r7, #6
 8000f56:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000f58:	46c0      	nop			@ (mov r8, r8)
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b002      	add	sp, #8
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	0002      	movs	r2, r0
 8000f68:	1dbb      	adds	r3, r7, #6
 8000f6a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8000f6c:	46c0      	nop			@ (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b002      	add	sp, #8
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e1d0      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d100      	bne.n	8000f92 <HAL_RCC_OscConfig+0x1e>
 8000f90:	e069      	b.n	8001066 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f92:	4bc8      	ldr	r3, [pc, #800]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	2238      	movs	r2, #56	@ 0x38
 8000f98:	4013      	ands	r3, r2
 8000f9a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	2b08      	cmp	r3, #8
 8000fa0:	d105      	bne.n	8000fae <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d15d      	bne.n	8001066 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e1bc      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	2380      	movs	r3, #128	@ 0x80
 8000fb4:	025b      	lsls	r3, r3, #9
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d107      	bne.n	8000fca <HAL_RCC_OscConfig+0x56>
 8000fba:	4bbe      	ldr	r3, [pc, #760]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4bbd      	ldr	r3, [pc, #756]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fc0:	2180      	movs	r1, #128	@ 0x80
 8000fc2:	0249      	lsls	r1, r1, #9
 8000fc4:	430a      	orrs	r2, r1
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	e020      	b.n	800100c <HAL_RCC_OscConfig+0x98>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	23a0      	movs	r3, #160	@ 0xa0
 8000fd0:	02db      	lsls	r3, r3, #11
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d10e      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x80>
 8000fd6:	4bb7      	ldr	r3, [pc, #732]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4bb6      	ldr	r3, [pc, #728]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fdc:	2180      	movs	r1, #128	@ 0x80
 8000fde:	02c9      	lsls	r1, r1, #11
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	4bb3      	ldr	r3, [pc, #716]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4bb2      	ldr	r3, [pc, #712]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000fea:	2180      	movs	r1, #128	@ 0x80
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	e00b      	b.n	800100c <HAL_RCC_OscConfig+0x98>
 8000ff4:	4baf      	ldr	r3, [pc, #700]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4bae      	ldr	r3, [pc, #696]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8000ffa:	49af      	ldr	r1, [pc, #700]	@ (80012b8 <HAL_RCC_OscConfig+0x344>)
 8000ffc:	400a      	ands	r2, r1
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	4bac      	ldr	r3, [pc, #688]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4bab      	ldr	r3, [pc, #684]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001006:	49ad      	ldr	r1, [pc, #692]	@ (80012bc <HAL_RCC_OscConfig+0x348>)
 8001008:	400a      	ands	r2, r1
 800100a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d014      	beq.n	800103e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001014:	f7ff fcf8 	bl	8000a08 <HAL_GetTick>
 8001018:	0003      	movs	r3, r0
 800101a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800101e:	f7ff fcf3 	bl	8000a08 <HAL_GetTick>
 8001022:	0002      	movs	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b64      	cmp	r3, #100	@ 0x64
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e17b      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001030:	4ba0      	ldr	r3, [pc, #640]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	2380      	movs	r3, #128	@ 0x80
 8001036:	029b      	lsls	r3, r3, #10
 8001038:	4013      	ands	r3, r2
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0xaa>
 800103c:	e013      	b.n	8001066 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103e:	f7ff fce3 	bl	8000a08 <HAL_GetTick>
 8001042:	0003      	movs	r3, r0
 8001044:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001048:	f7ff fcde 	bl	8000a08 <HAL_GetTick>
 800104c:	0002      	movs	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b64      	cmp	r3, #100	@ 0x64
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e166      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800105a:	4b96      	ldr	r3, [pc, #600]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	029b      	lsls	r3, r3, #10
 8001062:	4013      	ands	r3, r2
 8001064:	d1f0      	bne.n	8001048 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2202      	movs	r2, #2
 800106c:	4013      	ands	r3, r2
 800106e:	d100      	bne.n	8001072 <HAL_RCC_OscConfig+0xfe>
 8001070:	e086      	b.n	8001180 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001072:	4b90      	ldr	r3, [pc, #576]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	2238      	movs	r2, #56	@ 0x38
 8001078:	4013      	ands	r3, r2
 800107a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d12f      	bne.n	80010e2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e14c      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800108e:	4b89      	ldr	r3, [pc, #548]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	4a8b      	ldr	r2, [pc, #556]	@ (80012c0 <HAL_RCC_OscConfig+0x34c>)
 8001094:	4013      	ands	r3, r2
 8001096:	0019      	movs	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	021a      	lsls	r2, r3, #8
 800109e:	4b85      	ldr	r3, [pc, #532]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010a0:	430a      	orrs	r2, r1
 80010a2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d112      	bne.n	80010d0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010aa:	4b82      	ldr	r3, [pc, #520]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a85      	ldr	r2, [pc, #532]	@ (80012c4 <HAL_RCC_OscConfig+0x350>)
 80010b0:	4013      	ands	r3, r2
 80010b2:	0019      	movs	r1, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	691a      	ldr	r2, [r3, #16]
 80010b8:	4b7e      	ldr	r3, [pc, #504]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010ba:	430a      	orrs	r2, r1
 80010bc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010be:	4b7d      	ldr	r3, [pc, #500]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	0adb      	lsrs	r3, r3, #11
 80010c4:	2207      	movs	r2, #7
 80010c6:	4013      	ands	r3, r2
 80010c8:	4a7f      	ldr	r2, [pc, #508]	@ (80012c8 <HAL_RCC_OscConfig+0x354>)
 80010ca:	40da      	lsrs	r2, r3
 80010cc:	4b7f      	ldr	r3, [pc, #508]	@ (80012cc <HAL_RCC_OscConfig+0x358>)
 80010ce:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80010d0:	4b7f      	ldr	r3, [pc, #508]	@ (80012d0 <HAL_RCC_OscConfig+0x35c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff fc4d 	bl	8000974 <HAL_InitTick>
 80010da:	1e03      	subs	r3, r0, #0
 80010dc:	d050      	beq.n	8001180 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e122      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d030      	beq.n	800114c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010ea:	4b72      	ldr	r3, [pc, #456]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a75      	ldr	r2, [pc, #468]	@ (80012c4 <HAL_RCC_OscConfig+0x350>)
 80010f0:	4013      	ands	r3, r2
 80010f2:	0019      	movs	r1, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	691a      	ldr	r2, [r3, #16]
 80010f8:	4b6e      	ldr	r3, [pc, #440]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80010fe:	4b6d      	ldr	r3, [pc, #436]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	4b6c      	ldr	r3, [pc, #432]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	0049      	lsls	r1, r1, #1
 8001108:	430a      	orrs	r2, r1
 800110a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800110c:	f7ff fc7c 	bl	8000a08 <HAL_GetTick>
 8001110:	0003      	movs	r3, r0
 8001112:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001116:	f7ff fc77 	bl	8000a08 <HAL_GetTick>
 800111a:	0002      	movs	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e0ff      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001128:	4b62      	ldr	r3, [pc, #392]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4013      	ands	r3, r2
 8001132:	d0f0      	beq.n	8001116 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001134:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a61      	ldr	r2, [pc, #388]	@ (80012c0 <HAL_RCC_OscConfig+0x34c>)
 800113a:	4013      	ands	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	021a      	lsls	r2, r3, #8
 8001144:	4b5b      	ldr	r3, [pc, #364]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001146:	430a      	orrs	r2, r1
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	e019      	b.n	8001180 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 800114c:	4b59      	ldr	r3, [pc, #356]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b58      	ldr	r3, [pc, #352]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001152:	4960      	ldr	r1, [pc, #384]	@ (80012d4 <HAL_RCC_OscConfig+0x360>)
 8001154:	400a      	ands	r2, r1
 8001156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001158:	f7ff fc56 	bl	8000a08 <HAL_GetTick>
 800115c:	0003      	movs	r3, r0
 800115e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001162:	f7ff fc51 	bl	8000a08 <HAL_GetTick>
 8001166:	0002      	movs	r2, r0
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e0d9      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001174:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	00db      	lsls	r3, r3, #3
 800117c:	4013      	ands	r3, r2
 800117e:	d1f0      	bne.n	8001162 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2208      	movs	r2, #8
 8001186:	4013      	ands	r3, r2
 8001188:	d042      	beq.n	8001210 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800118a:	4b4a      	ldr	r3, [pc, #296]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2238      	movs	r2, #56	@ 0x38
 8001190:	4013      	ands	r3, r2
 8001192:	2b18      	cmp	r3, #24
 8001194:	d105      	bne.n	80011a2 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	699b      	ldr	r3, [r3, #24]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d138      	bne.n	8001210 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e0c2      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d019      	beq.n	80011de <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011aa:	4b42      	ldr	r3, [pc, #264]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80011ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011ae:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80011b0:	2101      	movs	r1, #1
 80011b2:	430a      	orrs	r2, r1
 80011b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b6:	f7ff fc27 	bl	8000a08 <HAL_GetTick>
 80011ba:	0003      	movs	r3, r0
 80011bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80011c0:	f7ff fc22 	bl	8000a08 <HAL_GetTick>
 80011c4:	0002      	movs	r2, r0
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e0aa      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80011d2:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80011d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d6:	2202      	movs	r2, #2
 80011d8:	4013      	ands	r3, r2
 80011da:	d0f1      	beq.n	80011c0 <HAL_RCC_OscConfig+0x24c>
 80011dc:	e018      	b.n	8001210 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80011de:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80011e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011e2:	4b34      	ldr	r3, [pc, #208]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 80011e4:	2101      	movs	r1, #1
 80011e6:	438a      	bics	r2, r1
 80011e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ea:	f7ff fc0d 	bl	8000a08 <HAL_GetTick>
 80011ee:	0003      	movs	r3, r0
 80011f0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80011f4:	f7ff fc08 	bl	8000a08 <HAL_GetTick>
 80011f8:	0002      	movs	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e090      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001206:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120a:	2202      	movs	r2, #2
 800120c:	4013      	ands	r3, r2
 800120e:	d1f1      	bne.n	80011f4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2204      	movs	r2, #4
 8001216:	4013      	ands	r3, r2
 8001218:	d100      	bne.n	800121c <HAL_RCC_OscConfig+0x2a8>
 800121a:	e084      	b.n	8001326 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800121c:	230f      	movs	r3, #15
 800121e:	18fb      	adds	r3, r7, r3
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001224:	4b23      	ldr	r3, [pc, #140]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	2238      	movs	r2, #56	@ 0x38
 800122a:	4013      	ands	r3, r2
 800122c:	2b20      	cmp	r3, #32
 800122e:	d106      	bne.n	800123e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d000      	beq.n	800123a <HAL_RCC_OscConfig+0x2c6>
 8001238:	e075      	b.n	8001326 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e074      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d106      	bne.n	8001254 <HAL_RCC_OscConfig+0x2e0>
 8001246:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001248:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800124a:	4b1a      	ldr	r3, [pc, #104]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800124c:	2101      	movs	r1, #1
 800124e:	430a      	orrs	r2, r1
 8001250:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001252:	e01c      	b.n	800128e <HAL_RCC_OscConfig+0x31a>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2b05      	cmp	r3, #5
 800125a:	d10c      	bne.n	8001276 <HAL_RCC_OscConfig+0x302>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800125e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001262:	2104      	movs	r1, #4
 8001264:	430a      	orrs	r2, r1
 8001266:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800126a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800126c:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800126e:	2101      	movs	r1, #1
 8001270:	430a      	orrs	r2, r1
 8001272:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001274:	e00b      	b.n	800128e <HAL_RCC_OscConfig+0x31a>
 8001276:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001278:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800127a:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 800127c:	2101      	movs	r1, #1
 800127e:	438a      	bics	r2, r1
 8001280:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001282:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001284:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001286:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001288:	2104      	movs	r1, #4
 800128a:	438a      	bics	r2, r1
 800128c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d028      	beq.n	80012e8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001296:	f7ff fbb7 	bl	8000a08 <HAL_GetTick>
 800129a:	0003      	movs	r3, r0
 800129c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800129e:	e01d      	b.n	80012dc <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a0:	f7ff fbb2 	bl	8000a08 <HAL_GetTick>
 80012a4:	0002      	movs	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	4a0b      	ldr	r2, [pc, #44]	@ (80012d8 <HAL_RCC_OscConfig+0x364>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d915      	bls.n	80012dc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e039      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
 80012b4:	40021000 	.word	0x40021000
 80012b8:	fffeffff 	.word	0xfffeffff
 80012bc:	fffbffff 	.word	0xfffbffff
 80012c0:	ffff80ff 	.word	0xffff80ff
 80012c4:	ffffc7ff 	.word	0xffffc7ff
 80012c8:	02dc6c00 	.word	0x02dc6c00
 80012cc:	20000000 	.word	0x20000000
 80012d0:	20000004 	.word	0x20000004
 80012d4:	fffffeff 	.word	0xfffffeff
 80012d8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <HAL_RCC_OscConfig+0x3bc>)
 80012de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012e0:	2202      	movs	r2, #2
 80012e2:	4013      	ands	r3, r2
 80012e4:	d0dc      	beq.n	80012a0 <HAL_RCC_OscConfig+0x32c>
 80012e6:	e013      	b.n	8001310 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e8:	f7ff fb8e 	bl	8000a08 <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80012f0:	e009      	b.n	8001306 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012f2:	f7ff fb89 	bl	8000a08 <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001334 <HAL_RCC_OscConfig+0x3c0>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e010      	b.n	8001328 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_RCC_OscConfig+0x3bc>)
 8001308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800130a:	2202      	movs	r2, #2
 800130c:	4013      	ands	r3, r2
 800130e:	d1f0      	bne.n	80012f2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001310:	230f      	movs	r3, #15
 8001312:	18fb      	adds	r3, r7, r3
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d105      	bne.n	8001326 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_RCC_OscConfig+0x3bc>)
 800131c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800131e:	4b04      	ldr	r3, [pc, #16]	@ (8001330 <HAL_RCC_OscConfig+0x3bc>)
 8001320:	4905      	ldr	r1, [pc, #20]	@ (8001338 <HAL_RCC_OscConfig+0x3c4>)
 8001322:	400a      	ands	r2, r1
 8001324:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001326:	2300      	movs	r3, #0
}
 8001328:	0018      	movs	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	b006      	add	sp, #24
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000
 8001334:	00001388 	.word	0x00001388
 8001338:	efffffff 	.word	0xefffffff

0800133c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e0df      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001350:	4b71      	ldr	r3, [pc, #452]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2207      	movs	r2, #7
 8001356:	4013      	ands	r3, r2
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	429a      	cmp	r2, r3
 800135c:	d91e      	bls.n	800139c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	4b6e      	ldr	r3, [pc, #440]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2207      	movs	r2, #7
 8001364:	4393      	bics	r3, r2
 8001366:	0019      	movs	r1, r3
 8001368:	4b6b      	ldr	r3, [pc, #428]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 800136a:	683a      	ldr	r2, [r7, #0]
 800136c:	430a      	orrs	r2, r1
 800136e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001370:	f7ff fb4a 	bl	8000a08 <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001378:	e009      	b.n	800138e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800137a:	f7ff fb45 	bl	8000a08 <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	4a65      	ldr	r2, [pc, #404]	@ (800151c <HAL_RCC_ClockConfig+0x1e0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d901      	bls.n	800138e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e0c0      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800138e:	4b62      	ldr	r3, [pc, #392]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2207      	movs	r2, #7
 8001394:	4013      	ands	r3, r2
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	429a      	cmp	r2, r3
 800139a:	d1ee      	bne.n	800137a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2202      	movs	r2, #2
 80013a2:	4013      	ands	r3, r2
 80013a4:	d017      	beq.n	80013d6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2204      	movs	r2, #4
 80013ac:	4013      	ands	r3, r2
 80013ae:	d008      	beq.n	80013c2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4a5b      	ldr	r2, [pc, #364]	@ (8001524 <HAL_RCC_ClockConfig+0x1e8>)
 80013b6:	401a      	ands	r2, r3
 80013b8:	4b59      	ldr	r3, [pc, #356]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80013ba:	21b0      	movs	r1, #176	@ 0xb0
 80013bc:	0109      	lsls	r1, r1, #4
 80013be:	430a      	orrs	r2, r1
 80013c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013c2:	4b57      	ldr	r3, [pc, #348]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	4a58      	ldr	r2, [pc, #352]	@ (8001528 <HAL_RCC_ClockConfig+0x1ec>)
 80013c8:	4013      	ands	r3, r2
 80013ca:	0019      	movs	r1, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	68da      	ldr	r2, [r3, #12]
 80013d0:	4b53      	ldr	r3, [pc, #332]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80013d2:	430a      	orrs	r2, r1
 80013d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2201      	movs	r2, #1
 80013dc:	4013      	ands	r3, r2
 80013de:	d04b      	beq.n	8001478 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d107      	bne.n	80013f8 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	2380      	movs	r3, #128	@ 0x80
 80013ee:	029b      	lsls	r3, r3, #10
 80013f0:	4013      	ands	r3, r2
 80013f2:	d11f      	bne.n	8001434 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e08b      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d107      	bne.n	8001410 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001400:	4b47      	ldr	r3, [pc, #284]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	2380      	movs	r3, #128	@ 0x80
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	4013      	ands	r3, r2
 800140a:	d113      	bne.n	8001434 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e07f      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d106      	bne.n	8001426 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001418:	4b41      	ldr	r3, [pc, #260]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 800141a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141c:	2202      	movs	r2, #2
 800141e:	4013      	ands	r3, r2
 8001420:	d108      	bne.n	8001434 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e074      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001426:	4b3e      	ldr	r3, [pc, #248]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 8001428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800142a:	2202      	movs	r2, #2
 800142c:	4013      	ands	r3, r2
 800142e:	d101      	bne.n	8001434 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e06d      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001434:	4b3a      	ldr	r3, [pc, #232]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	2207      	movs	r2, #7
 800143a:	4393      	bics	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	4b37      	ldr	r3, [pc, #220]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 8001444:	430a      	orrs	r2, r1
 8001446:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001448:	f7ff fade 	bl	8000a08 <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001450:	e009      	b.n	8001466 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001452:	f7ff fad9 	bl	8000a08 <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	4a2f      	ldr	r2, [pc, #188]	@ (800151c <HAL_RCC_ClockConfig+0x1e0>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e054      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001466:	4b2e      	ldr	r3, [pc, #184]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2238      	movs	r2, #56	@ 0x38
 800146c:	401a      	ands	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	429a      	cmp	r2, r3
 8001476:	d1ec      	bne.n	8001452 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001478:	4b27      	ldr	r3, [pc, #156]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2207      	movs	r2, #7
 800147e:	4013      	ands	r3, r2
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d21e      	bcs.n	80014c4 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001486:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2207      	movs	r2, #7
 800148c:	4393      	bics	r3, r2
 800148e:	0019      	movs	r1, r3
 8001490:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	430a      	orrs	r2, r1
 8001496:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001498:	f7ff fab6 	bl	8000a08 <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80014a0:	e009      	b.n	80014b6 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80014a2:	f7ff fab1 	bl	8000a08 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	4a1b      	ldr	r2, [pc, #108]	@ (800151c <HAL_RCC_ClockConfig+0x1e0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e02c      	b.n	8001510 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80014b6:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <HAL_RCC_ClockConfig+0x1dc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2207      	movs	r2, #7
 80014bc:	4013      	ands	r3, r2
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d1ee      	bne.n	80014a2 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2204      	movs	r2, #4
 80014ca:	4013      	ands	r3, r2
 80014cc:	d009      	beq.n	80014e2 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014ce:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	4a16      	ldr	r2, [pc, #88]	@ (800152c <HAL_RCC_ClockConfig+0x1f0>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	0019      	movs	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691a      	ldr	r2, [r3, #16]
 80014dc:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80014de:	430a      	orrs	r2, r1
 80014e0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80014e2:	f000 f82b 	bl	800153c <HAL_RCC_GetSysClockFreq>
 80014e6:	0001      	movs	r1, r0
 80014e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_RCC_ClockConfig+0x1e4>)
 80014ea:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80014ec:	0a1b      	lsrs	r3, r3, #8
 80014ee:	220f      	movs	r2, #15
 80014f0:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80014f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001530 <HAL_RCC_ClockConfig+0x1f4>)
 80014f4:	0092      	lsls	r2, r2, #2
 80014f6:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80014f8:	221f      	movs	r2, #31
 80014fa:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80014fc:	000a      	movs	r2, r1
 80014fe:	40da      	lsrs	r2, r3
 8001500:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <HAL_RCC_ClockConfig+0x1f8>)
 8001502:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <HAL_RCC_ClockConfig+0x1fc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	0018      	movs	r0, r3
 800150a:	f7ff fa33 	bl	8000974 <HAL_InitTick>
 800150e:	0003      	movs	r3, r0
}
 8001510:	0018      	movs	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	b004      	add	sp, #16
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40022000 	.word	0x40022000
 800151c:	00001388 	.word	0x00001388
 8001520:	40021000 	.word	0x40021000
 8001524:	ffff84ff 	.word	0xffff84ff
 8001528:	fffff0ff 	.word	0xfffff0ff
 800152c:	ffff8fff 	.word	0xffff8fff
 8001530:	0800346c 	.word	0x0800346c
 8001534:	20000000 	.word	0x20000000
 8001538:	20000004 	.word	0x20000004

0800153c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2238      	movs	r2, #56	@ 0x38
 8001548:	4013      	ands	r3, r2
 800154a:	d10f      	bne.n	800156c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800154c:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x78>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	0adb      	lsrs	r3, r3, #11
 8001552:	2207      	movs	r2, #7
 8001554:	4013      	ands	r3, r2
 8001556:	2201      	movs	r2, #1
 8001558:	409a      	lsls	r2, r3
 800155a:	0013      	movs	r3, r2
 800155c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800155e:	6839      	ldr	r1, [r7, #0]
 8001560:	4815      	ldr	r0, [pc, #84]	@ (80015b8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001562:	f7fe fdd1 	bl	8000108 <__udivsi3>
 8001566:	0003      	movs	r3, r0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	e01e      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x78>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	2238      	movs	r2, #56	@ 0x38
 8001572:	4013      	ands	r3, r2
 8001574:	2b08      	cmp	r3, #8
 8001576:	d102      	bne.n	800157e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001578:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <HAL_RCC_GetSysClockFreq+0x7c>)
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	e015      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800157e:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	2238      	movs	r2, #56	@ 0x38
 8001584:	4013      	ands	r3, r2
 8001586:	2b20      	cmp	r3, #32
 8001588:	d103      	bne.n	8001592 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800158a:	2380      	movs	r3, #128	@ 0x80
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	e00b      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <HAL_RCC_GetSysClockFreq+0x78>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2238      	movs	r2, #56	@ 0x38
 8001598:	4013      	ands	r3, r2
 800159a:	2b18      	cmp	r3, #24
 800159c:	d103      	bne.n	80015a6 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800159e:	23fa      	movs	r3, #250	@ 0xfa
 80015a0:	01db      	lsls	r3, r3, #7
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	e001      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80015aa:	687b      	ldr	r3, [r7, #4]
}
 80015ac:	0018      	movs	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b002      	add	sp, #8
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	02dc6c00 	.word	0x02dc6c00

080015bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015c0:	f7ff ffbc 	bl	800153c <HAL_RCC_GetSysClockFreq>
 80015c4:	0001      	movs	r1, r0
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_RCC_GetHCLKFreq+0x30>)
 80015c8:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	220f      	movs	r2, #15
 80015ce:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015d0:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80015d2:	0092      	lsls	r2, r2, #2
 80015d4:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015d6:	221f      	movs	r2, #31
 80015d8:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015da:	000a      	movs	r2, r1
 80015dc:	40da      	lsrs	r2, r3
 80015de:	4b05      	ldr	r3, [pc, #20]	@ (80015f4 <HAL_RCC_GetHCLKFreq+0x38>)
 80015e0:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 80015e2:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <HAL_RCC_GetHCLKFreq+0x38>)
 80015e4:	681b      	ldr	r3, [r3, #0]
}
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40021000 	.word	0x40021000
 80015f0:	0800346c 	.word	0x0800346c
 80015f4:	20000000 	.word	0x20000000

080015f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80015fc:	f7ff ffde 	bl	80015bc <HAL_RCC_GetHCLKFreq>
 8001600:	0001      	movs	r1, r0
 8001602:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	0b1b      	lsrs	r3, r3, #12
 8001608:	2207      	movs	r2, #7
 800160a:	401a      	ands	r2, r3
 800160c:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800160e:	0092      	lsls	r2, r2, #2
 8001610:	58d3      	ldr	r3, [r2, r3]
 8001612:	221f      	movs	r2, #31
 8001614:	4013      	ands	r3, r2
 8001616:	40d9      	lsrs	r1, r3
 8001618:	000b      	movs	r3, r1
}
 800161a:	0018      	movs	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40021000 	.word	0x40021000
 8001624:	080034ac 	.word	0x080034ac

08001628 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e046      	b.n	80016c8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2288      	movs	r2, #136	@ 0x88
 800163e:	589b      	ldr	r3, [r3, r2]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d107      	bne.n	8001654 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2284      	movs	r2, #132	@ 0x84
 8001648:	2100      	movs	r1, #0
 800164a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	0018      	movs	r0, r3
 8001650:	f7ff f840 	bl	80006d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2288      	movs	r2, #136	@ 0x88
 8001658:	2124      	movs	r1, #36	@ 0x24
 800165a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2101      	movs	r1, #1
 8001668:	438a      	bics	r2, r1
 800166a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fa4e 	bl	8001b18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	0018      	movs	r0, r3
 8001680:	f000 f8cc 	bl	800181c <UART_SetConfig>
 8001684:	0003      	movs	r3, r0
 8001686:	2b01      	cmp	r3, #1
 8001688:	d101      	bne.n	800168e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e01c      	b.n	80016c8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <HAL_UART_Init+0xa8>)
 800169a:	400a      	ands	r2, r1
 800169c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	212a      	movs	r1, #42	@ 0x2a
 80016aa:	438a      	bics	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2101      	movs	r1, #1
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	0018      	movs	r0, r3
 80016c2:	f000 fadd 	bl	8001c80 <UART_CheckIdleState>
 80016c6:	0003      	movs	r3, r0
}
 80016c8:	0018      	movs	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b002      	add	sp, #8
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	ffffb7ff 	.word	0xffffb7ff

080016d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	@ 0x28
 80016d8:	af02      	add	r7, sp, #8
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	1dbb      	adds	r3, r7, #6
 80016e2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2288      	movs	r2, #136	@ 0x88
 80016e8:	589b      	ldr	r3, [r3, r2]
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d000      	beq.n	80016f0 <HAL_UART_Transmit+0x1c>
 80016ee:	e090      	b.n	8001812 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_UART_Transmit+0x2a>
 80016f6:	1dbb      	adds	r3, r7, #6
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e088      	b.n	8001814 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	689a      	ldr	r2, [r3, #8]
 8001706:	2380      	movs	r3, #128	@ 0x80
 8001708:	015b      	lsls	r3, r3, #5
 800170a:	429a      	cmp	r2, r3
 800170c:	d109      	bne.n	8001722 <HAL_UART_Transmit+0x4e>
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d105      	bne.n	8001722 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	2201      	movs	r2, #1
 800171a:	4013      	ands	r3, r2
 800171c:	d001      	beq.n	8001722 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e078      	b.n	8001814 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2290      	movs	r2, #144	@ 0x90
 8001726:	2100      	movs	r1, #0
 8001728:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2288      	movs	r2, #136	@ 0x88
 800172e:	2121      	movs	r1, #33	@ 0x21
 8001730:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001732:	f7ff f969 	bl	8000a08 <HAL_GetTick>
 8001736:	0003      	movs	r3, r0
 8001738:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	1dba      	adds	r2, r7, #6
 800173e:	2154      	movs	r1, #84	@ 0x54
 8001740:	8812      	ldrh	r2, [r2, #0]
 8001742:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	1dba      	adds	r2, r7, #6
 8001748:	2156      	movs	r1, #86	@ 0x56
 800174a:	8812      	ldrh	r2, [r2, #0]
 800174c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	2380      	movs	r3, #128	@ 0x80
 8001754:	015b      	lsls	r3, r3, #5
 8001756:	429a      	cmp	r2, r3
 8001758:	d108      	bne.n	800176c <HAL_UART_Transmit+0x98>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d104      	bne.n	800176c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	e003      	b.n	8001774 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001774:	e030      	b.n	80017d8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	0013      	movs	r3, r2
 8001780:	2200      	movs	r2, #0
 8001782:	2180      	movs	r1, #128	@ 0x80
 8001784:	f000 fb26 	bl	8001dd4 <UART_WaitOnFlagUntilTimeout>
 8001788:	1e03      	subs	r3, r0, #0
 800178a:	d005      	beq.n	8001798 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2288      	movs	r2, #136	@ 0x88
 8001790:	2120      	movs	r1, #32
 8001792:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e03d      	b.n	8001814 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10b      	bne.n	80017b6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	881b      	ldrh	r3, [r3, #0]
 80017a2:	001a      	movs	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	05d2      	lsls	r2, r2, #23
 80017aa:	0dd2      	lsrs	r2, r2, #23
 80017ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	3302      	adds	r3, #2
 80017b2:	61bb      	str	r3, [r7, #24]
 80017b4:	e007      	b.n	80017c6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	781a      	ldrb	r2, [r3, #0]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	3301      	adds	r3, #1
 80017c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2256      	movs	r2, #86	@ 0x56
 80017ca:	5a9b      	ldrh	r3, [r3, r2]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	3b01      	subs	r3, #1
 80017d0:	b299      	uxth	r1, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2256      	movs	r2, #86	@ 0x56
 80017d6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2256      	movs	r2, #86	@ 0x56
 80017dc:	5a9b      	ldrh	r3, [r3, r2]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1c8      	bne.n	8001776 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	68f8      	ldr	r0, [r7, #12]
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	0013      	movs	r3, r2
 80017ee:	2200      	movs	r2, #0
 80017f0:	2140      	movs	r1, #64	@ 0x40
 80017f2:	f000 faef 	bl	8001dd4 <UART_WaitOnFlagUntilTimeout>
 80017f6:	1e03      	subs	r3, r0, #0
 80017f8:	d005      	beq.n	8001806 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2288      	movs	r2, #136	@ 0x88
 80017fe:	2120      	movs	r1, #32
 8001800:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e006      	b.n	8001814 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2288      	movs	r2, #136	@ 0x88
 800180a:	2120      	movs	r1, #32
 800180c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	e000      	b.n	8001814 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8001812:	2302      	movs	r3, #2
  }
}
 8001814:	0018      	movs	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	b008      	add	sp, #32
 800181a:	bd80      	pop	{r7, pc}

0800181c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001824:	231e      	movs	r3, #30
 8001826:	18fb      	adds	r3, r7, r3
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	431a      	orrs	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	4313      	orrs	r3, r2
 8001842:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4aab      	ldr	r2, [pc, #684]	@ (8001af8 <UART_SetConfig+0x2dc>)
 800184c:	4013      	ands	r3, r2
 800184e:	0019      	movs	r1, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	430a      	orrs	r2, r1
 8001858:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4aa6      	ldr	r2, [pc, #664]	@ (8001afc <UART_SetConfig+0x2e0>)
 8001862:	4013      	ands	r3, r2
 8001864:	0019      	movs	r1, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	430a      	orrs	r2, r1
 8001870:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a1b      	ldr	r3, [r3, #32]
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	4313      	orrs	r3, r2
 8001880:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	4a9d      	ldr	r2, [pc, #628]	@ (8001b00 <UART_SetConfig+0x2e4>)
 800188a:	4013      	ands	r3, r2
 800188c:	0019      	movs	r1, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	430a      	orrs	r2, r1
 8001896:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800189e:	220f      	movs	r2, #15
 80018a0:	4393      	bics	r3, r2
 80018a2:	0019      	movs	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a93      	ldr	r2, [pc, #588]	@ (8001b04 <UART_SetConfig+0x2e8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d127      	bne.n	800190a <UART_SetConfig+0xee>
 80018ba:	4b93      	ldr	r3, [pc, #588]	@ (8001b08 <UART_SetConfig+0x2ec>)
 80018bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018be:	2203      	movs	r2, #3
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d017      	beq.n	80018f6 <UART_SetConfig+0xda>
 80018c6:	d81b      	bhi.n	8001900 <UART_SetConfig+0xe4>
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d00a      	beq.n	80018e2 <UART_SetConfig+0xc6>
 80018cc:	d818      	bhi.n	8001900 <UART_SetConfig+0xe4>
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <UART_SetConfig+0xbc>
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d00a      	beq.n	80018ec <UART_SetConfig+0xd0>
 80018d6:	e013      	b.n	8001900 <UART_SetConfig+0xe4>
 80018d8:	231f      	movs	r3, #31
 80018da:	18fb      	adds	r3, r7, r3
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
 80018e0:	e021      	b.n	8001926 <UART_SetConfig+0x10a>
 80018e2:	231f      	movs	r3, #31
 80018e4:	18fb      	adds	r3, r7, r3
 80018e6:	2202      	movs	r2, #2
 80018e8:	701a      	strb	r2, [r3, #0]
 80018ea:	e01c      	b.n	8001926 <UART_SetConfig+0x10a>
 80018ec:	231f      	movs	r3, #31
 80018ee:	18fb      	adds	r3, r7, r3
 80018f0:	2204      	movs	r2, #4
 80018f2:	701a      	strb	r2, [r3, #0]
 80018f4:	e017      	b.n	8001926 <UART_SetConfig+0x10a>
 80018f6:	231f      	movs	r3, #31
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	2208      	movs	r2, #8
 80018fc:	701a      	strb	r2, [r3, #0]
 80018fe:	e012      	b.n	8001926 <UART_SetConfig+0x10a>
 8001900:	231f      	movs	r3, #31
 8001902:	18fb      	adds	r3, r7, r3
 8001904:	2210      	movs	r2, #16
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e00d      	b.n	8001926 <UART_SetConfig+0x10a>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a7f      	ldr	r2, [pc, #508]	@ (8001b0c <UART_SetConfig+0x2f0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d104      	bne.n	800191e <UART_SetConfig+0x102>
 8001914:	231f      	movs	r3, #31
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
 800191c:	e003      	b.n	8001926 <UART_SetConfig+0x10a>
 800191e:	231f      	movs	r3, #31
 8001920:	18fb      	adds	r3, r7, r3
 8001922:	2210      	movs	r2, #16
 8001924:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69da      	ldr	r2, [r3, #28]
 800192a:	2380      	movs	r3, #128	@ 0x80
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	429a      	cmp	r2, r3
 8001930:	d000      	beq.n	8001934 <UART_SetConfig+0x118>
 8001932:	e06f      	b.n	8001a14 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8001934:	231f      	movs	r3, #31
 8001936:	18fb      	adds	r3, r7, r3
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b08      	cmp	r3, #8
 800193c:	d01f      	beq.n	800197e <UART_SetConfig+0x162>
 800193e:	dc22      	bgt.n	8001986 <UART_SetConfig+0x16a>
 8001940:	2b04      	cmp	r3, #4
 8001942:	d017      	beq.n	8001974 <UART_SetConfig+0x158>
 8001944:	dc1f      	bgt.n	8001986 <UART_SetConfig+0x16a>
 8001946:	2b00      	cmp	r3, #0
 8001948:	d002      	beq.n	8001950 <UART_SetConfig+0x134>
 800194a:	2b02      	cmp	r3, #2
 800194c:	d005      	beq.n	800195a <UART_SetConfig+0x13e>
 800194e:	e01a      	b.n	8001986 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001950:	f7ff fe52 	bl	80015f8 <HAL_RCC_GetPCLK1Freq>
 8001954:	0003      	movs	r3, r0
 8001956:	61bb      	str	r3, [r7, #24]
        break;
 8001958:	e01c      	b.n	8001994 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800195a:	4b6b      	ldr	r3, [pc, #428]	@ (8001b08 <UART_SetConfig+0x2ec>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	095b      	lsrs	r3, r3, #5
 8001960:	2207      	movs	r2, #7
 8001962:	4013      	ands	r3, r2
 8001964:	3301      	adds	r3, #1
 8001966:	0019      	movs	r1, r3
 8001968:	4869      	ldr	r0, [pc, #420]	@ (8001b10 <UART_SetConfig+0x2f4>)
 800196a:	f7fe fbcd 	bl	8000108 <__udivsi3>
 800196e:	0003      	movs	r3, r0
 8001970:	61bb      	str	r3, [r7, #24]
        break;
 8001972:	e00f      	b.n	8001994 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001974:	f7ff fde2 	bl	800153c <HAL_RCC_GetSysClockFreq>
 8001978:	0003      	movs	r3, r0
 800197a:	61bb      	str	r3, [r7, #24]
        break;
 800197c:	e00a      	b.n	8001994 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800197e:	2380      	movs	r3, #128	@ 0x80
 8001980:	021b      	lsls	r3, r3, #8
 8001982:	61bb      	str	r3, [r7, #24]
        break;
 8001984:	e006      	b.n	8001994 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800198a:	231e      	movs	r3, #30
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
        break;
 8001992:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d100      	bne.n	800199c <UART_SetConfig+0x180>
 800199a:	e097      	b.n	8001acc <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019a0:	4b5c      	ldr	r3, [pc, #368]	@ (8001b14 <UART_SetConfig+0x2f8>)
 80019a2:	0052      	lsls	r2, r2, #1
 80019a4:	5ad3      	ldrh	r3, [r2, r3]
 80019a6:	0019      	movs	r1, r3
 80019a8:	69b8      	ldr	r0, [r7, #24]
 80019aa:	f7fe fbad 	bl	8000108 <__udivsi3>
 80019ae:	0003      	movs	r3, r0
 80019b0:	005a      	lsls	r2, r3, #1
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	085b      	lsrs	r3, r3, #1
 80019b8:	18d2      	adds	r2, r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	0019      	movs	r1, r3
 80019c0:	0010      	movs	r0, r2
 80019c2:	f7fe fba1 	bl	8000108 <__udivsi3>
 80019c6:	0003      	movs	r3, r0
 80019c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	2b0f      	cmp	r3, #15
 80019ce:	d91c      	bls.n	8001a0a <UART_SetConfig+0x1ee>
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	2380      	movs	r3, #128	@ 0x80
 80019d4:	025b      	lsls	r3, r3, #9
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d217      	bcs.n	8001a0a <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	b29a      	uxth	r2, r3
 80019de:	200e      	movs	r0, #14
 80019e0:	183b      	adds	r3, r7, r0
 80019e2:	210f      	movs	r1, #15
 80019e4:	438a      	bics	r2, r1
 80019e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	085b      	lsrs	r3, r3, #1
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	2207      	movs	r2, #7
 80019f0:	4013      	ands	r3, r2
 80019f2:	b299      	uxth	r1, r3
 80019f4:	183b      	adds	r3, r7, r0
 80019f6:	183a      	adds	r2, r7, r0
 80019f8:	8812      	ldrh	r2, [r2, #0]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	183a      	adds	r2, r7, r0
 8001a04:	8812      	ldrh	r2, [r2, #0]
 8001a06:	60da      	str	r2, [r3, #12]
 8001a08:	e060      	b.n	8001acc <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8001a0a:	231e      	movs	r3, #30
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	2201      	movs	r2, #1
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e05b      	b.n	8001acc <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001a14:	231f      	movs	r3, #31
 8001a16:	18fb      	adds	r3, r7, r3
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b08      	cmp	r3, #8
 8001a1c:	d01f      	beq.n	8001a5e <UART_SetConfig+0x242>
 8001a1e:	dc22      	bgt.n	8001a66 <UART_SetConfig+0x24a>
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d017      	beq.n	8001a54 <UART_SetConfig+0x238>
 8001a24:	dc1f      	bgt.n	8001a66 <UART_SetConfig+0x24a>
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <UART_SetConfig+0x214>
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d005      	beq.n	8001a3a <UART_SetConfig+0x21e>
 8001a2e:	e01a      	b.n	8001a66 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001a30:	f7ff fde2 	bl	80015f8 <HAL_RCC_GetPCLK1Freq>
 8001a34:	0003      	movs	r3, r0
 8001a36:	61bb      	str	r3, [r7, #24]
        break;
 8001a38:	e01c      	b.n	8001a74 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8001a3a:	4b33      	ldr	r3, [pc, #204]	@ (8001b08 <UART_SetConfig+0x2ec>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2207      	movs	r2, #7
 8001a42:	4013      	ands	r3, r2
 8001a44:	3301      	adds	r3, #1
 8001a46:	0019      	movs	r1, r3
 8001a48:	4831      	ldr	r0, [pc, #196]	@ (8001b10 <UART_SetConfig+0x2f4>)
 8001a4a:	f7fe fb5d 	bl	8000108 <__udivsi3>
 8001a4e:	0003      	movs	r3, r0
 8001a50:	61bb      	str	r3, [r7, #24]
        break;
 8001a52:	e00f      	b.n	8001a74 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001a54:	f7ff fd72 	bl	800153c <HAL_RCC_GetSysClockFreq>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	61bb      	str	r3, [r7, #24]
        break;
 8001a5c:	e00a      	b.n	8001a74 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001a5e:	2380      	movs	r3, #128	@ 0x80
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	61bb      	str	r3, [r7, #24]
        break;
 8001a64:	e006      	b.n	8001a74 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001a6a:	231e      	movs	r3, #30
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]
        break;
 8001a72:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d028      	beq.n	8001acc <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a7e:	4b25      	ldr	r3, [pc, #148]	@ (8001b14 <UART_SetConfig+0x2f8>)
 8001a80:	0052      	lsls	r2, r2, #1
 8001a82:	5ad3      	ldrh	r3, [r2, r3]
 8001a84:	0019      	movs	r1, r3
 8001a86:	69b8      	ldr	r0, [r7, #24]
 8001a88:	f7fe fb3e 	bl	8000108 <__udivsi3>
 8001a8c:	0003      	movs	r3, r0
 8001a8e:	001a      	movs	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	085b      	lsrs	r3, r3, #1
 8001a96:	18d2      	adds	r2, r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	0010      	movs	r0, r2
 8001aa0:	f7fe fb32 	bl	8000108 <__udivsi3>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	2b0f      	cmp	r3, #15
 8001aac:	d90a      	bls.n	8001ac4 <UART_SetConfig+0x2a8>
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	025b      	lsls	r3, r3, #9
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d205      	bcs.n	8001ac4 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	e003      	b.n	8001acc <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8001ac4:	231e      	movs	r3, #30
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	226a      	movs	r2, #106	@ 0x6a
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2268      	movs	r2, #104	@ 0x68
 8001ad8:	2101      	movs	r1, #1
 8001ada:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8001ae8:	231e      	movs	r3, #30
 8001aea:	18fb      	adds	r3, r7, r3
 8001aec:	781b      	ldrb	r3, [r3, #0]
}
 8001aee:	0018      	movs	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	b008      	add	sp, #32
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	46c0      	nop			@ (mov r8, r8)
 8001af8:	cfff69f3 	.word	0xcfff69f3
 8001afc:	ffffcfff 	.word	0xffffcfff
 8001b00:	11fff4ff 	.word	0x11fff4ff
 8001b04:	40013800 	.word	0x40013800
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40004400 	.word	0x40004400
 8001b10:	02dc6c00 	.word	0x02dc6c00
 8001b14:	080034cc 	.word	0x080034cc

08001b18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b24:	2208      	movs	r2, #8
 8001b26:	4013      	ands	r3, r2
 8001b28:	d00b      	beq.n	8001b42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	4a4a      	ldr	r2, [pc, #296]	@ (8001c5c <UART_AdvFeatureConfig+0x144>)
 8001b32:	4013      	ands	r3, r2
 8001b34:	0019      	movs	r1, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b46:	2201      	movs	r2, #1
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d00b      	beq.n	8001b64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	4a43      	ldr	r2, [pc, #268]	@ (8001c60 <UART_AdvFeatureConfig+0x148>)
 8001b54:	4013      	ands	r3, r2
 8001b56:	0019      	movs	r1, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	430a      	orrs	r2, r1
 8001b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	2202      	movs	r2, #2
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d00b      	beq.n	8001b86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	4a3b      	ldr	r2, [pc, #236]	@ (8001c64 <UART_AdvFeatureConfig+0x14c>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	0019      	movs	r1, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d00b      	beq.n	8001ba8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4a34      	ldr	r2, [pc, #208]	@ (8001c68 <UART_AdvFeatureConfig+0x150>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bac:	2210      	movs	r2, #16
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d00b      	beq.n	8001bca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	4a2c      	ldr	r2, [pc, #176]	@ (8001c6c <UART_AdvFeatureConfig+0x154>)
 8001bba:	4013      	ands	r3, r2
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bce:	2220      	movs	r2, #32
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d00b      	beq.n	8001bec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	4a25      	ldr	r2, [pc, #148]	@ (8001c70 <UART_AdvFeatureConfig+0x158>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	0019      	movs	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	430a      	orrs	r2, r1
 8001bea:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf0:	2240      	movs	r2, #64	@ 0x40
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d01d      	beq.n	8001c32 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c74 <UART_AdvFeatureConfig+0x15c>)
 8001bfe:	4013      	ands	r3, r2
 8001c00:	0019      	movs	r1, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c12:	2380      	movs	r3, #128	@ 0x80
 8001c14:	035b      	lsls	r3, r3, #13
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d10b      	bne.n	8001c32 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4a15      	ldr	r2, [pc, #84]	@ (8001c78 <UART_AdvFeatureConfig+0x160>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	0019      	movs	r1, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c36:	2280      	movs	r2, #128	@ 0x80
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d00b      	beq.n	8001c54 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4a0e      	ldr	r2, [pc, #56]	@ (8001c7c <UART_AdvFeatureConfig+0x164>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	605a      	str	r2, [r3, #4]
  }
}
 8001c54:	46c0      	nop			@ (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b002      	add	sp, #8
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	ffff7fff 	.word	0xffff7fff
 8001c60:	fffdffff 	.word	0xfffdffff
 8001c64:	fffeffff 	.word	0xfffeffff
 8001c68:	fffbffff 	.word	0xfffbffff
 8001c6c:	ffffefff 	.word	0xffffefff
 8001c70:	ffffdfff 	.word	0xffffdfff
 8001c74:	ffefffff 	.word	0xffefffff
 8001c78:	ff9fffff 	.word	0xff9fffff
 8001c7c:	fff7ffff 	.word	0xfff7ffff

08001c80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b092      	sub	sp, #72	@ 0x48
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2290      	movs	r2, #144	@ 0x90
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001c90:	f7fe feba 	bl	8000a08 <HAL_GetTick>
 8001c94:	0003      	movs	r3, r0
 8001c96:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d12d      	bne.n	8001d02 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ca8:	2280      	movs	r2, #128	@ 0x80
 8001caa:	0391      	lsls	r1, r2, #14
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	4a47      	ldr	r2, [pc, #284]	@ (8001dcc <UART_CheckIdleState+0x14c>)
 8001cb0:	9200      	str	r2, [sp, #0]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f000 f88e 	bl	8001dd4 <UART_WaitOnFlagUntilTimeout>
 8001cb8:	1e03      	subs	r3, r0, #0
 8001cba:	d022      	beq.n	8001d02 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ccc:	f383 8810 	msr	PRIMASK, r3
}
 8001cd0:	46c0      	nop			@ (mov r8, r8)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2180      	movs	r1, #128	@ 0x80
 8001cde:	438a      	bics	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce8:	f383 8810 	msr	PRIMASK, r3
}
 8001cec:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2288      	movs	r2, #136	@ 0x88
 8001cf2:	2120      	movs	r1, #32
 8001cf4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2284      	movs	r2, #132	@ 0x84
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e060      	b.n	8001dc4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2204      	movs	r2, #4
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d146      	bne.n	8001d9e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d12:	2280      	movs	r2, #128	@ 0x80
 8001d14:	03d1      	lsls	r1, r2, #15
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	4a2c      	ldr	r2, [pc, #176]	@ (8001dcc <UART_CheckIdleState+0x14c>)
 8001d1a:	9200      	str	r2, [sp, #0]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f000 f859 	bl	8001dd4 <UART_WaitOnFlagUntilTimeout>
 8001d22:	1e03      	subs	r3, r0, #0
 8001d24:	d03b      	beq.n	8001d9e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001d26:	f3ef 8310 	mrs	r3, PRIMASK
 8001d2a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001d2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d30:	2301      	movs	r3, #1
 8001d32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	f383 8810 	msr	PRIMASK, r3
}
 8001d3a:	46c0      	nop			@ (mov r8, r8)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4922      	ldr	r1, [pc, #136]	@ (8001dd0 <UART_CheckIdleState+0x150>)
 8001d48:	400a      	ands	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	f383 8810 	msr	PRIMASK, r3
}
 8001d56:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001d58:	f3ef 8310 	mrs	r3, PRIMASK
 8001d5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8001d5e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d62:	2301      	movs	r3, #1
 8001d64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	f383 8810 	msr	PRIMASK, r3
}
 8001d6c:	46c0      	nop			@ (mov r8, r8)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	438a      	bics	r2, r1
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d80:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d82:	6a3b      	ldr	r3, [r7, #32]
 8001d84:	f383 8810 	msr	PRIMASK, r3
}
 8001d88:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	228c      	movs	r2, #140	@ 0x8c
 8001d8e:	2120      	movs	r1, #32
 8001d90:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2284      	movs	r2, #132	@ 0x84
 8001d96:	2100      	movs	r1, #0
 8001d98:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e012      	b.n	8001dc4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2288      	movs	r2, #136	@ 0x88
 8001da2:	2120      	movs	r1, #32
 8001da4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	228c      	movs	r2, #140	@ 0x8c
 8001daa:	2120      	movs	r1, #32
 8001dac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2284      	movs	r2, #132	@ 0x84
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b010      	add	sp, #64	@ 0x40
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	01ffffff 	.word	0x01ffffff
 8001dd0:	fffffedf 	.word	0xfffffedf

08001dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	603b      	str	r3, [r7, #0]
 8001de0:	1dfb      	adds	r3, r7, #7
 8001de2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001de4:	e051      	b.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	3301      	adds	r3, #1
 8001dea:	d04e      	beq.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dec:	f7fe fe0c 	bl	8000a08 <HAL_GetTick>
 8001df0:	0002      	movs	r2, r0
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d302      	bcc.n	8001e02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e051      	b.n	8001eaa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d03b      	beq.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b80      	cmp	r3, #128	@ 0x80
 8001e16:	d038      	beq.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b40      	cmp	r3, #64	@ 0x40
 8001e1c:	d035      	beq.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	2208      	movs	r2, #8
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d111      	bne.n	8001e50 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2208      	movs	r2, #8
 8001e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	0018      	movs	r0, r3
 8001e38:	f000 f83c 	bl	8001eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2290      	movs	r2, #144	@ 0x90
 8001e40:	2108      	movs	r1, #8
 8001e42:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2284      	movs	r2, #132	@ 0x84
 8001e48:	2100      	movs	r1, #0
 8001e4a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e02c      	b.n	8001eaa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69da      	ldr	r2, [r3, #28]
 8001e56:	2380      	movs	r3, #128	@ 0x80
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	011b      	lsls	r3, r3, #4
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d112      	bne.n	8001e8a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2280      	movs	r2, #128	@ 0x80
 8001e6a:	0112      	lsls	r2, r2, #4
 8001e6c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	0018      	movs	r0, r3
 8001e72:	f000 f81f 	bl	8001eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2290      	movs	r2, #144	@ 0x90
 8001e7a:	2120      	movs	r1, #32
 8001e7c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2284      	movs	r2, #132	@ 0x84
 8001e82:	2100      	movs	r1, #0
 8001e84:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e00f      	b.n	8001eaa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	4013      	ands	r3, r2
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	425a      	negs	r2, r3
 8001e9a:	4153      	adcs	r3, r2
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	001a      	movs	r2, r3
 8001ea0:	1dfb      	adds	r3, r7, #7
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d09e      	beq.n	8001de6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	0018      	movs	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	b004      	add	sp, #16
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08e      	sub	sp, #56	@ 0x38
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8001ec0:	617b      	str	r3, [r7, #20]
  return(result);
 8001ec2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001ec4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	f383 8810 	msr	PRIMASK, r3
}
 8001ed0:	46c0      	nop			@ (mov r8, r8)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4926      	ldr	r1, [pc, #152]	@ (8001f78 <UART_EndRxTransfer+0xc4>)
 8001ede:	400a      	ands	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ee4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	f383 8810 	msr	PRIMASK, r3
}
 8001eec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001eee:	f3ef 8310 	mrs	r3, PRIMASK
 8001ef2:	623b      	str	r3, [r7, #32]
  return(result);
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001ef6:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ef8:	2301      	movs	r3, #1
 8001efa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	f383 8810 	msr	PRIMASK, r3
}
 8001f02:	46c0      	nop			@ (mov r8, r8)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	491b      	ldr	r1, [pc, #108]	@ (8001f7c <UART_EndRxTransfer+0xc8>)
 8001f10:	400a      	ands	r2, r1
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f16:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f1a:	f383 8810 	msr	PRIMASK, r3
}
 8001f1e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d118      	bne.n	8001f5a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f28:	f3ef 8310 	mrs	r3, PRIMASK
 8001f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8001f2e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f32:	2301      	movs	r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f383 8810 	msr	PRIMASK, r3
}
 8001f3c:	46c0      	nop			@ (mov r8, r8)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2110      	movs	r1, #16
 8001f4a:	438a      	bics	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	f383 8810 	msr	PRIMASK, r3
}
 8001f58:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	228c      	movs	r2, #140	@ 0x8c
 8001f5e:	2120      	movs	r1, #32
 8001f60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b00e      	add	sp, #56	@ 0x38
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)
 8001f78:	fffffedf 	.word	0xfffffedf
 8001f7c:	effffffe 	.word	0xeffffffe

08001f80 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8001f80:	f3ef 8010 	mrs	r0, PRIMASK
 8001f84:	b672      	cpsid	i
 8001f86:	2800      	cmp	r0, #0
 8001f88:	d100      	bne.n	8001f8c <QF_int_disable_error>
 8001f8a:	4770      	bx	lr

08001f8c <QF_int_disable_error>:
 8001f8c:	4802      	ldr	r0, [pc, #8]	@ (8001f98 <QF_int_disable_error+0xc>)
 8001f8e:	2164      	movs	r1, #100	@ 0x64
 8001f90:	4a02      	ldr	r2, [pc, #8]	@ (8001f9c <QF_int_disable_error+0x10>)
 8001f92:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8001f94:	46c0      	nop			@ (mov r8, r8)
 8001f96:	0000      	.short	0x0000
 8001f98:	080034e4 	.word	0x080034e4
 8001f9c:	08000379 	.word	0x08000379

08001fa0 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8001fa0:	f3ef 8010 	mrs	r0, PRIMASK
 8001fa4:	2800      	cmp	r0, #0
 8001fa6:	d001      	beq.n	8001fac <QF_int_enable_error>
 8001fa8:	b662      	cpsie	i
 8001faa:	4770      	bx	lr

08001fac <QF_int_enable_error>:
 8001fac:	4802      	ldr	r0, [pc, #8]	@ (8001fb8 <QF_int_enable_error+0xc>)
 8001fae:	2165      	movs	r1, #101	@ 0x65
 8001fb0:	4a02      	ldr	r2, [pc, #8]	@ (8001fbc <QF_int_enable_error+0x10>)
 8001fb2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8001fb4:	46c0      	nop			@ (mov r8, r8)
 8001fb6:	0000      	.short	0x0000
 8001fb8:	080034e4 	.word	0x080034e4
 8001fbc:	08000379 	.word	0x08000379

08001fc0 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8001fc0:	f3ef 8010 	mrs	r0, PRIMASK
 8001fc4:	b672      	cpsid	i
 8001fc6:	2800      	cmp	r0, #0
 8001fc8:	d100      	bne.n	8001fcc <QF_crit_entry_error>
 8001fca:	4770      	bx	lr

08001fcc <QF_crit_entry_error>:
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <QF_crit_entry_error+0xc>)
 8001fce:	216e      	movs	r1, #110	@ 0x6e
 8001fd0:	4a02      	ldr	r2, [pc, #8]	@ (8001fdc <QF_crit_entry_error+0x10>)
 8001fd2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8001fd4:	46c0      	nop			@ (mov r8, r8)
 8001fd6:	0000      	.short	0x0000
 8001fd8:	080034e4 	.word	0x080034e4
 8001fdc:	08000379 	.word	0x08000379

08001fe0 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8001fe0:	f3ef 8010 	mrs	r0, PRIMASK
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d001      	beq.n	8001fec <QF_crit_exit_error>
 8001fe8:	b662      	cpsie	i
 8001fea:	4770      	bx	lr

08001fec <QF_crit_exit_error>:
 8001fec:	4802      	ldr	r0, [pc, #8]	@ (8001ff8 <QF_crit_exit_error+0xc>)
 8001fee:	216f      	movs	r1, #111	@ 0x6f
 8001ff0:	4a02      	ldr	r2, [pc, #8]	@ (8001ffc <QF_crit_exit_error+0x10>)
 8001ff2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8001ff4:	46c0      	nop			@ (mov r8, r8)
 8001ff6:	0000      	.short	0x0000
 8001ff8:	080034e4 	.word	0x080034e4
 8001ffc:	08000379 	.word	0x08000379

08002000 <QK_init>:
// application programmer forgets to explicitly set priorities of all
// "kernel aware" interrupts.
//
// NOTE: The IRQ priorities established in QK_init() can be later changed
// by the application-level code.
void QK_init(void) {
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <QK_init+0x18>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b03      	ldr	r3, [pc, #12]	@ (8002018 <QK_init+0x18>)
 800200a:	21ff      	movs	r1, #255	@ 0xff
 800200c:	0409      	lsls	r1, r1, #16
 800200e:	430a      	orrs	r2, r1
 8002010:	601a      	str	r2, [r3, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8002012:	46c0      	nop			@ (mov r8, r8)
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	e000ed20 	.word	0xe000ed20

0800201c <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 800201c:	b501      	push	{r0, lr}
 800201e:	4808      	ldr	r0, [pc, #32]	@ (8002040 <PendSV_Handler+0x24>)
 8002020:	4780      	blx	r0
 8002022:	4a08      	ldr	r2, [pc, #32]	@ (8002044 <PendSV_Handler+0x28>)
 8002024:	2101      	movs	r1, #1
 8002026:	06c9      	lsls	r1, r1, #27
 8002028:	6011      	str	r1, [r2, #0]
 800202a:	08cb      	lsrs	r3, r1, #3
 800202c:	4a06      	ldr	r2, [pc, #24]	@ (8002048 <PendSV_Handler+0x2c>)
 800202e:	3a01      	subs	r2, #1
 8002030:	4906      	ldr	r1, [pc, #24]	@ (800204c <PendSV_Handler+0x30>)
 8002032:	b088      	sub	sp, #32
 8002034:	a805      	add	r0, sp, #20
 8002036:	c00e      	stmia	r0!, {r1, r2, r3}
 8002038:	2006      	movs	r0, #6
 800203a:	43c0      	mvns	r0, r0
 800203c:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 800203e:	46c0      	nop			@ (mov r8, r8)
 8002040:	08001f81 	.word	0x08001f81
 8002044:	e000ed04 	.word	0xe000ed04
 8002048:	080028cd 	.word	0x080028cd
 800204c:	08002051 	.word	0x08002051

08002050 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8002050:	4805      	ldr	r0, [pc, #20]	@ (8002068 <QK_thread_ret+0x18>)
 8002052:	2101      	movs	r1, #1
 8002054:	07c9      	lsls	r1, r1, #31
 8002056:	6001      	str	r1, [r0, #0]
 8002058:	4804      	ldr	r0, [pc, #16]	@ (800206c <QK_thread_ret+0x1c>)
 800205a:	4780      	blx	r0
 800205c:	4804      	ldr	r0, [pc, #16]	@ (8002070 <QK_thread_ret+0x20>)
 800205e:	2179      	movs	r1, #121	@ 0x79
 8002060:	4a04      	ldr	r2, [pc, #16]	@ (8002074 <QK_thread_ret+0x24>)
 8002062:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8002064:	46c0      	nop			@ (mov r8, r8)
 8002066:	0000      	.short	0x0000
 8002068:	e000ed04 	.word	0xe000ed04
 800206c:	08001f81 	.word	0x08001f81
 8002070:	080034e4 	.word	0x080034e4
 8002074:	08000379 	.word	0x08000379

08002078 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8002078:	b008      	add	sp, #32
 800207a:	4802      	ldr	r0, [pc, #8]	@ (8002084 <NMI_Handler+0xc>)
 800207c:	4780      	blx	r0
 800207e:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8002080:	46c0      	nop			@ (mov r8, r8)
 8002082:	0000      	.short	0x0000
 8002084:	08001fa1 	.word	0x08001fa1

08002088 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8002088:	2100      	movs	r1, #0
 800208a:	0c02      	lsrs	r2, r0, #16
 800208c:	d001      	beq.n	8002092 <QF_qlog2_1>
 800208e:	2110      	movs	r1, #16
 8002090:	1c10      	adds	r0, r2, #0

08002092 <QF_qlog2_1>:
 8002092:	0a02      	lsrs	r2, r0, #8
 8002094:	d001      	beq.n	800209a <QF_qlog2_2>
 8002096:	3108      	adds	r1, #8
 8002098:	1c10      	adds	r0, r2, #0

0800209a <QF_qlog2_2>:
 800209a:	0902      	lsrs	r2, r0, #4
 800209c:	d001      	beq.n	80020a2 <QF_qlog2_3>
 800209e:	3104      	adds	r1, #4
 80020a0:	1c10      	adds	r0, r2, #0

080020a2 <QF_qlog2_3>:
 80020a2:	4a07      	ldr	r2, [pc, #28]	@ (80020c0 <QF_qlog2_LUT+0x14>)
 80020a4:	5c10      	ldrb	r0, [r2, r0]
 80020a6:	1808      	adds	r0, r1, r0
 80020a8:	4770      	bx	lr
 80020aa:	46c0      	nop			@ (mov r8, r8)

080020ac <QF_qlog2_LUT>:
 80020ac:	02020100 	.word	0x02020100
 80020b0:	03030303 	.word	0x03030303
 80020b4:	04040404 	.word	0x04040404
 80020b8:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 80020bc:	46c0      	nop			@ (mov r8, r8)
 80020be:	0018      	movs	r0, r3
 80020c0:	080020ac 	.word	0x080020ac

080020c4 <QEvt_ctor>:
// QP version string embedded in the binary image
char const QP_versionStr[24] = "QP/C " QP_VERSION_STR;

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
    me->sig      = (QSignal)sig;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	801a      	strh	r2, [r3, #0]
    me->poolNum_ = 0x00U; // not a pool event
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	709a      	strb	r2, [r3, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	22e0      	movs	r2, #224	@ 0xe0
 80020e0:	70da      	strb	r2, [r3, #3]
}
 80020e2:	46c0      	nop			@ (mov r8, r8)
 80020e4:	46bd      	mov	sp, r7
 80020e6:	b002      	add	sp, #8
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	78db      	ldrb	r3, [r3, #3]
 80020f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80020fa:	d904      	bls.n	8002106 <QEvt_refCtr_inc_+0x1a>
 80020fc:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <QEvt_refCtr_inc_+0x34>)
 80020fe:	21c8      	movs	r1, #200	@ 0xc8
 8002100:	0018      	movs	r0, r3
 8002102:	f7fe f939 	bl	8000378 <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	60fb      	str	r3, [r7, #12]
    ++mut_me->refCtr_;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	78db      	ldrb	r3, [r3, #3]
 800210e:	3301      	adds	r3, #1
 8002110:	b2da      	uxtb	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	70da      	strb	r2, [r3, #3]
}
 8002116:	46c0      	nop			@ (mov r8, r8)
 8002118:	46bd      	mov	sp, r7
 800211a:	b004      	add	sp, #16
 800211c:	bd80      	pop	{r7, pc}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	080034ec 	.word	0x080034ec

08002124 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60fb      	str	r3, [r7, #12]
    --mut_me->refCtr_;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	78db      	ldrb	r3, [r3, #3]
 8002134:	3b01      	subs	r3, #1
 8002136:	b2da      	uxtb	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	70da      	strb	r2, [r3, #3]
}
 800213c:	46c0      	nop			@ (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b004      	add	sp, #16
 8002142:	bd80      	pop	{r7, pc}

08002144 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002152:	f7ff ff35 	bl	8001fc0 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d104      	bne.n	8002166 <QActive_post_+0x22>
 800215c:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <QActive_post_+0xb0>)
 800215e:	2164      	movs	r1, #100	@ 0x64
 8002160:	0018      	movs	r0, r3
 8002162:	f7fe f909 	bl	8000378 <Q_onError>

    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8002166:	2116      	movs	r1, #22
 8002168:	187b      	adds	r3, r7, r1
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	7fd2      	ldrb	r2, [r2, #31]
 800216e:	701a      	strb	r2, [r3, #0]

    bool status = (nFree > 0U);
 8002170:	2017      	movs	r0, #23
 8002172:	183b      	adds	r3, r7, r0
 8002174:	187a      	adds	r2, r7, r1
 8002176:	7812      	ldrb	r2, [r2, #0]
 8002178:	1e51      	subs	r1, r2, #1
 800217a:	418a      	sbcs	r2, r1
 800217c:	701a      	strb	r2, [r3, #0]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a1d      	ldr	r2, [pc, #116]	@ (80021f8 <QActive_post_+0xb4>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d108      	bne.n	8002198 <QActive_post_+0x54>
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8002186:	183b      	adds	r3, r7, r0
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10f      	bne.n	80021ae <QActive_post_+0x6a>
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <QActive_post_+0xb0>)
 8002190:	2182      	movs	r1, #130	@ 0x82
 8002192:	0018      	movs	r0, r3
 8002194:	f7fe f8f0 	bl	8000378 <Q_onError>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	b2d9      	uxtb	r1, r3
 800219c:	2317      	movs	r3, #23
 800219e:	18fb      	adds	r3, r7, r3
 80021a0:	2216      	movs	r2, #22
 80021a2:	18ba      	adds	r2, r7, r2
 80021a4:	7812      	ldrb	r2, [r2, #0]
 80021a6:	4291      	cmp	r1, r2
 80021a8:	4192      	sbcs	r2, r2
 80021aa:	4252      	negs	r2, r2
 80021ac:	701a      	strb	r2, [r3, #0]
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	789b      	ldrb	r3, [r3, #2]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <QActive_post_+0x7a>
        QEvt_refCtr_inc_(e); // increment the reference counter
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	0018      	movs	r0, r3
 80021ba:	f7ff ff97 	bl	80020ec <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 80021be:	2317      	movs	r3, #23
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <QActive_post_+0x96>
        QActive_postFIFO_(me, e, sender);
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f000 f884 	bl	80022dc <QActive_postFIFO_>
            QF_CRIT_EXIT();
            QS_onTestPost(sender, me, e, true); // QUTest callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_UTEST
        QF_CRIT_EXIT();
 80021d4:	f7ff ff04 	bl	8001fe0 <QF_crit_exit_>
 80021d8:	e005      	b.n	80021e6 <QActive_post_+0xa2>
            QS_onTestPost(sender, me, e, status); // QUTEst callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_USTEST

        QF_CRIT_EXIT();
 80021da:	f7ff ff01 	bl	8001fe0 <QF_crit_exit_>

#if (QF_MAX_EPOOL > 0U)
        QF_gc(e); // recycle the event to avoid a leak
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f000 f8dd 	bl	80023a0 <QF_gc>
#endif // (QF_MAX_EPOOL > 0U)
    }

    return status;
 80021e6:	2317      	movs	r3, #23
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	781b      	ldrb	r3, [r3, #0]
}
 80021ec:	0018      	movs	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b006      	add	sp, #24
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	080034f4 	.word	0x080034f4
 80021f8:	0000ffff 	.word	0x0000ffff

080021fc <QActive_get_>:
    QF_CRIT_EXIT();
}

//............................................................................
//! @private @memberof QActive
QEvt const * QActive_get_(QActive * const me) {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002204:	f7ff fedc 	bl	8001fc0 <QF_crit_entry_>
    // wait for event to arrive directly (depends on QP port)
    // NOTE: might use assertion-IDs 400-409
    QACTIVE_EQUEUE_WAIT_(me);

    // always remove event from the front
    QEvt const * const e = me->eQueue.frontEvt;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	613b      	str	r3, [r7, #16]

    // the queue must NOT be empty
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d106      	bne.n	8002222 <QActive_get_+0x26>
 8002214:	239b      	movs	r3, #155	@ 0x9b
 8002216:	005a      	lsls	r2, r3, #1
 8002218:	4b2f      	ldr	r3, [pc, #188]	@ (80022d8 <QActive_get_+0xdc>)
 800221a:	0011      	movs	r1, r2
 800221c:	0018      	movs	r0, r3
 800221e:	f7fe f8ab 	bl	8000378 <Q_onError>

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8002222:	210f      	movs	r1, #15
 8002224:	187b      	adds	r3, r7, r1
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	7fd2      	ldrb	r2, [r2, #31]
 800222a:	701a      	strb	r2, [r3, #0]

    ++nFree; // one more free event in the queue
 800222c:	187b      	adds	r3, r7, r1
 800222e:	187a      	adds	r2, r7, r1
 8002230:	7812      	ldrb	r2, [r2, #0]
 8002232:	3201      	adds	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the # free
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	187a      	adds	r2, r7, r1
 800223a:	7812      	ldrb	r2, [r2, #0]
 800223c:	77da      	strb	r2, [r3, #31]

    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	7f1b      	ldrb	r3, [r3, #28]
 8002242:	187a      	adds	r2, r7, r1
 8002244:	7812      	ldrb	r2, [r2, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d82d      	bhi.n	80022a6 <QActive_get_+0xaa>

        // remove event from the tail
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 800224a:	2117      	movs	r1, #23
 800224c:	187b      	adds	r3, r7, r1
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	7f92      	ldrb	r2, [r2, #30]
 8002252:	701a      	strb	r2, [r3, #0]

        QEvt const * const frontEvt = me->eQueue.ring[tail];
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	699a      	ldr	r2, [r3, #24]
 8002258:	187b      	adds	r3, r7, r1
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	18d3      	adds	r3, r2, r3
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60bb      	str	r3, [r7, #8]

        // the event queue must not be empty (frontEvt != NULL)
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d106      	bne.n	8002278 <QActive_get_+0x7c>
 800226a:	23af      	movs	r3, #175	@ 0xaf
 800226c:	005a      	lsls	r2, r3, #1
 800226e:	4b1a      	ldr	r3, [pc, #104]	@ (80022d8 <QActive_get_+0xdc>)
 8002270:	0011      	movs	r1, r2
 8002272:	0018      	movs	r0, r3
 8002274:	f7fe f880 	bl	8000378 <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
            QS_EQC_PRE(nFree);   // # free entries
        QS_END_PRE()

        me->eQueue.frontEvt = frontEvt; // update the original
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	615a      	str	r2, [r3, #20]
        if (tail == 0U) { // need to wrap the tail?
 800227e:	2217      	movs	r2, #23
 8002280:	18bb      	adds	r3, r7, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d103      	bne.n	8002290 <QActive_get_+0x94>
            tail = me->eQueue.end;
 8002288:	18bb      	adds	r3, r7, r2
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	7f12      	ldrb	r2, [r2, #28]
 800228e:	701a      	strb	r2, [r3, #0]
        }
        --tail; // advance the tail (counter-clockwise)
 8002290:	2117      	movs	r1, #23
 8002292:	187b      	adds	r3, r7, r1
 8002294:	187a      	adds	r2, r7, r1
 8002296:	7812      	ldrb	r2, [r2, #0]
 8002298:	3a01      	subs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
        me->eQueue.tail = tail; // update the original
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	187a      	adds	r2, r7, r1
 80022a0:	7812      	ldrb	r2, [r2, #0]
 80022a2:	779a      	strb	r2, [r3, #30]
 80022a4:	e011      	b.n	80022ca <QActive_get_+0xce>
    }
    else {
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	615a      	str	r2, [r3, #20]

        // all entries in the queue must be free (+1 for fronEvt)
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80022ac:	230f      	movs	r3, #15
 80022ae:	18fb      	adds	r3, r7, r3
 80022b0:	781a      	ldrb	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7f1b      	ldrb	r3, [r3, #28]
 80022b6:	3301      	adds	r3, #1
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d006      	beq.n	80022ca <QActive_get_+0xce>
 80022bc:	23b4      	movs	r3, #180	@ 0xb4
 80022be:	005a      	lsls	r2, r3, #1
 80022c0:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <QActive_get_+0xdc>)
 80022c2:	0011      	movs	r1, r2
 80022c4:	0018      	movs	r0, r3
 80022c6:	f7fe f857 	bl	8000378 <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80022ca:	f7ff fe89 	bl	8001fe0 <QF_crit_exit_>

    return e;
 80022ce:	693b      	ldr	r3, [r7, #16]
}
 80022d0:	0018      	movs	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b006      	add	sp, #24
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	080034f4 	.word	0x080034f4

080022dc <QActive_postFIFO_>:
//............................................................................
//! @private @memberof QActive
static void QActive_postFIFO_(QActive * const me,
    QEvt const * const e,
    void const * const sender)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 80022e8:	2116      	movs	r1, #22
 80022ea:	187b      	adds	r3, r7, r1
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	7fd2      	ldrb	r2, [r2, #31]
 80022f0:	701a      	strb	r2, [r3, #0]

    --nFree; // one free entry just used up
 80022f2:	187b      	adds	r3, r7, r1
 80022f4:	187a      	adds	r2, r7, r1
 80022f6:	7812      	ldrb	r2, [r2, #0]
 80022f8:	3a01      	subs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the original
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	187a      	adds	r2, r7, r1
 8002300:	7812      	ldrb	r2, [r2, #0]
 8002302:	77da      	strb	r2, [r3, #31]
    if (me->eQueue.nMin > nFree) {
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2220      	movs	r2, #32
 8002308:	5c9b      	ldrb	r3, [r3, r2]
 800230a:	187a      	adds	r2, r7, r1
 800230c:	7812      	ldrb	r2, [r2, #0]
 800230e:	429a      	cmp	r2, r3
 8002310:	d204      	bcs.n	800231c <QActive_postFIFO_+0x40>
        me->eQueue.nMin = nFree; // update minimum so far
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	187a      	adds	r2, r7, r1
 8002316:	2120      	movs	r1, #32
 8002318:	7812      	ldrb	r2, [r2, #0]
 800231a:	545a      	strb	r2, [r3, r1]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d117      	bne.n	8002354 <QActive_postFIFO_+0x78>
        me->eQueue.frontEvt = e; // deliver event directly
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	615a      	str	r2, [r3, #20]
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	7b1b      	ldrb	r3, [r3, #12]
 800232e:	001a      	movs	r2, r3
 8002330:	4b1a      	ldr	r3, [pc, #104]	@ (800239c <QActive_postFIFO_+0xc0>)
 8002332:	0011      	movs	r1, r2
 8002334:	0018      	movs	r0, r3
 8002336:	f000 f913 	bl	8002560 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 800233a:	f3ef 8305 	mrs	r3, IPSR
 800233e:	613b      	str	r3, [r7, #16]
    return regIPSR;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d125      	bne.n	8002392 <QActive_postFIFO_+0xb6>
 8002346:	f000 fa49 	bl	80027dc <QK_sched_>
 800234a:	1e03      	subs	r3, r0, #0
 800234c:	d021      	beq.n	8002392 <QActive_postFIFO_+0xb6>
 800234e:	f000 fabd 	bl	80028cc <QK_activate_>
        }
        --head; // advance the head (counter-clockwise)

        me->eQueue.head = head; // update the original
    }
}
 8002352:	e01e      	b.n	8002392 <QActive_postFIFO_+0xb6>
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8002354:	2117      	movs	r1, #23
 8002356:	187b      	adds	r3, r7, r1
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	7f52      	ldrb	r2, [r2, #29]
 800235c:	701a      	strb	r2, [r3, #0]
        me->eQueue.ring[head] = e; // insert e into buffer
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	699a      	ldr	r2, [r3, #24]
 8002362:	187b      	adds	r3, r7, r1
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	18d3      	adds	r3, r2, r3
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	601a      	str	r2, [r3, #0]
        if (head == 0U) { // need to wrap the head?
 800236e:	187b      	adds	r3, r7, r1
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d103      	bne.n	800237e <QActive_postFIFO_+0xa2>
            head = me->eQueue.end;
 8002376:	187b      	adds	r3, r7, r1
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	7f12      	ldrb	r2, [r2, #28]
 800237c:	701a      	strb	r2, [r3, #0]
        --head; // advance the head (counter-clockwise)
 800237e:	2117      	movs	r1, #23
 8002380:	187b      	adds	r3, r7, r1
 8002382:	187a      	adds	r2, r7, r1
 8002384:	7812      	ldrb	r2, [r2, #0]
 8002386:	3a01      	subs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
        me->eQueue.head = head; // update the original
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	187a      	adds	r2, r7, r1
 800238e:	7812      	ldrb	r2, [r2, #0]
 8002390:	775a      	strb	r2, [r3, #29]
}
 8002392:	46c0      	nop			@ (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	b006      	add	sp, #24
 8002398:	bd80      	pop	{r7, pc}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	20000200 	.word	0x20000200

080023a0 <QF_gc>:
    return e;
}

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80023a8:	f7ff fe0a 	bl	8001fc0 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d106      	bne.n	80023c0 <QF_gc+0x20>
 80023b2:	23af      	movs	r3, #175	@ 0xaf
 80023b4:	009a      	lsls	r2, r3, #2
 80023b6:	4b28      	ldr	r3, [pc, #160]	@ (8002458 <QF_gc+0xb8>)
 80023b8:	0011      	movs	r1, r2
 80023ba:	0018      	movs	r0, r3
 80023bc:	f7fd ffdc 	bl	8000378 <Q_onError>

    uint8_t const poolNum = (uint8_t)e->poolNum_;
 80023c0:	210f      	movs	r1, #15
 80023c2:	187b      	adds	r3, r7, r1
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	7892      	ldrb	r2, [r2, #2]
 80023c8:	701a      	strb	r2, [r3, #0]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 80023ca:	187b      	adds	r3, r7, r1
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d03b      	beq.n	800244a <QF_gc+0xaa>

        if (e->refCtr_ > 1U) { // isn't this the last reference?
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	78db      	ldrb	r3, [r3, #3]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d906      	bls.n	80023e8 <QF_gc+0x48>
                QS_TIME_PRE();       // timestamp
                QS_SIG_PRE(e->sig);  // the signal of the event
                QS_2U8_PRE(poolNum, e->refCtr_);
            QS_END_PRE()

            QEvt_refCtr_dec_(e); // decrement the ref counter
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	0018      	movs	r0, r3
 80023de:	f7ff fea1 	bl	8002124 <QEvt_refCtr_dec_>

            QF_CRIT_EXIT();
 80023e2:	f7ff fdfd 	bl	8001fe0 <QF_crit_exit_>
        }
    }
    else {
        QF_CRIT_EXIT();
    }
}
 80023e6:	e032      	b.n	800244e <QF_gc+0xae>
            uint8_t const maxPool = QF_priv_.maxPool_;
 80023e8:	200e      	movs	r0, #14
 80023ea:	183b      	adds	r3, r7, r0
 80023ec:	4a1b      	ldr	r2, [pc, #108]	@ (800245c <QF_gc+0xbc>)
 80023ee:	213c      	movs	r1, #60	@ 0x3c
 80023f0:	5c52      	ldrb	r2, [r2, r1]
 80023f2:	701a      	strb	r2, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 80023f4:	183b      	adds	r3, r7, r0
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d906      	bls.n	800240a <QF_gc+0x6a>
 80023fc:	23b9      	movs	r3, #185	@ 0xb9
 80023fe:	009a      	lsls	r2, r3, #2
 8002400:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <QF_gc+0xb8>)
 8002402:	0011      	movs	r1, r2
 8002404:	0018      	movs	r0, r3
 8002406:	f7fd ffb7 	bl	8000378 <Q_onError>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 800240a:	230f      	movs	r3, #15
 800240c:	18fa      	adds	r2, r7, r3
 800240e:	230e      	movs	r3, #14
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	7812      	ldrb	r2, [r2, #0]
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d905      	bls.n	8002426 <QF_gc+0x86>
 800241a:	4a11      	ldr	r2, [pc, #68]	@ (8002460 <QF_gc+0xc0>)
 800241c:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <QF_gc+0xb8>)
 800241e:	0011      	movs	r1, r2
 8002420:	0018      	movs	r0, r3
 8002422:	f7fd ffa9 	bl	8000378 <Q_onError>
            QF_CRIT_EXIT();
 8002426:	f7ff fddb 	bl	8001fe0 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 800242a:	230f      	movs	r3, #15
 800242c:	18fb      	adds	r3, r7, r3
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	1e5a      	subs	r2, r3, #1
 8002432:	0013      	movs	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	189b      	adds	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4a08      	ldr	r2, [pc, #32]	@ (800245c <QF_gc+0xbc>)
 800243c:	189b      	adds	r3, r3, r2
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	0018      	movs	r0, r3
 8002444:	f000 f80e 	bl	8002464 <QMPool_put>
}
 8002448:	e001      	b.n	800244e <QF_gc+0xae>
        QF_CRIT_EXIT();
 800244a:	f7ff fdc9 	bl	8001fe0 <QF_crit_exit_>
}
 800244e:	46c0      	nop			@ (mov r8, r8)
 8002450:	46bd      	mov	sp, r7
 8002452:	b004      	add	sp, #16
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	080034fc 	.word	0x080034fc
 800245c:	200001a4 	.word	0x200001a4
 8002460:	000002ee 	.word	0x000002ee

08002464 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b088      	sub	sp, #32
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    void * * const pfb = (void * *)block; // ptr to free block
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	61fb      	str	r3, [r7, #28]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002474:	f7ff fda4 	bl	8001fc0 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <QMPool_put+0x28>
 800247e:	23c8      	movs	r3, #200	@ 0xc8
 8002480:	005a      	lsls	r2, r3, #1
 8002482:	4b29      	ldr	r3, [pc, #164]	@ (8002528 <QMPool_put+0xc4>)
 8002484:	0011      	movs	r1, r2
 8002486:	0018      	movs	r0, r3
 8002488:	f7fd ff76 	bl	8000378 <Q_onError>

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	69fa      	ldr	r2, [r7, #28]
 8002492:	429a      	cmp	r2, r3
 8002494:	d304      	bcc.n	80024a0 <QMPool_put+0x3c>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	69fa      	ldr	r2, [r7, #28]
 800249c:	429a      	cmp	r2, r3
 800249e:	d906      	bls.n	80024ae <QMPool_put+0x4a>
 80024a0:	23cd      	movs	r3, #205	@ 0xcd
 80024a2:	005a      	lsls	r2, r3, #1
 80024a4:	4b20      	ldr	r3, [pc, #128]	@ (8002528 <QMPool_put+0xc4>)
 80024a6:	0011      	movs	r1, r2
 80024a8:	0018      	movs	r0, r3
 80024aa:	f7fd ff65 	bl	8000378 <Q_onError>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3304      	adds	r3, #4
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d106      	bne.n	80024ca <QMPool_put+0x66>
 80024bc:	23d3      	movs	r3, #211	@ 0xd3
 80024be:	005a      	lsls	r2, r3, #1
 80024c0:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <QMPool_put+0xc4>)
 80024c2:	0011      	movs	r1, r2
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7fd ff57 	bl	8000378 <Q_onError>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	61bb      	str	r3, [r7, #24]
    QMPoolCtr nFree = me->nFree;
 80024d0:	2116      	movs	r1, #22
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	8a12      	ldrh	r2, [r2, #16]
 80024d8:	801a      	strh	r2, [r3, #0]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	89db      	ldrh	r3, [r3, #14]
 80024de:	187a      	adds	r2, r7, r1
 80024e0:	8812      	ldrh	r2, [r2, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d306      	bcc.n	80024f4 <QMPool_put+0x90>
 80024e6:	23e1      	movs	r3, #225	@ 0xe1
 80024e8:	005a      	lsls	r2, r3, #1
 80024ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002528 <QMPool_put+0xc4>)
 80024ec:	0011      	movs	r1, r2
 80024ee:	0018      	movs	r0, r3
 80024f0:	f7fd ff42 	bl	8000378 <Q_onError>

    ++nFree; // one more free block in this pool
 80024f4:	2116      	movs	r1, #22
 80024f6:	187b      	adds	r3, r7, r1
 80024f8:	187a      	adds	r2, r7, r1
 80024fa:	8812      	ldrh	r2, [r2, #0]
 80024fc:	3201      	adds	r2, #1
 80024fe:	801a      	strh	r2, [r3, #0]

    me->freeHead = pfb; // set as new head of the free list
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	69fa      	ldr	r2, [r7, #28]
 8002504:	609a      	str	r2, [r3, #8]
    me->nFree    = nFree;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	187a      	adds	r2, r7, r1
 800250a:	8812      	ldrh	r2, [r2, #0]
 800250c:	821a      	strh	r2, [r3, #16]
    pfb[0]       = freeHead; // link into the list
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	3304      	adds	r3, #4
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	601a      	str	r2, [r3, #0]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 800251c:	f7ff fd60 	bl	8001fe0 <QF_crit_exit_>
}
 8002520:	46c0      	nop			@ (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b008      	add	sp, #32
 8002526:	bd80      	pop	{r7, pc}
 8002528:	08003504 	.word	0x08003504

0800252c <QPSet_isEmpty>:
    me->bits1 = 0U; // clear bitmask for elements 33..64
#endif
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	425a      	negs	r2, r3
 800253a:	4153      	adcs	r3, r2
 800253c:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 800253e:	0018      	movs	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}

08002546 <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	1e5a      	subs	r2, r3, #1
 8002554:	4193      	sbcs	r3, r2
 8002556:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 8002558:	0018      	movs	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	b002      	add	sp, #8
 800255e:	bd80      	pop	{r7, pc}

08002560 <QPSet_insert>:
        : ((me->bits1 & ((QPSetBits)1U << (n - 33U))) != 0U);
#endif
}
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	3b01      	subs	r3, #1
 8002572:	2101      	movs	r1, #1
 8002574:	4099      	lsls	r1, r3
 8002576:	000b      	movs	r3, r1
 8002578:	431a      	orrs	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	601a      	str	r2, [r3, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 800257e:	46c0      	nop			@ (mov r8, r8)
 8002580:	46bd      	mov	sp, r7
 8002582:	b002      	add	sp, #8
 8002584:	bd80      	pop	{r7, pc}

08002586 <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	3a01      	subs	r2, #1
 8002598:	2101      	movs	r1, #1
 800259a:	4091      	lsls	r1, r2
 800259c:	000a      	movs	r2, r1
 800259e:	43d2      	mvns	r2, r2
 80025a0:	401a      	ands	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	601a      	str	r2, [r3, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b002      	add	sp, #8
 80025ac:	bd80      	pop	{r7, pc}

080025ae <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	0018      	movs	r0, r3
 80025bc:	f7ff fd64 	bl	8002088 <QF_qlog2>
 80025c0:	0003      	movs	r3, r0
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 80025c2:	0018      	movs	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b002      	add	sp, #8
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
 80025d8:	603b      	str	r3, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80025da:	f7ff fcf1 	bl	8001fc0 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d106      	bne.n	80025f2 <QTimeEvt_ctorX+0x26>
 80025e4:	2396      	movs	r3, #150	@ 0x96
 80025e6:	005a      	lsls	r2, r3, #1
 80025e8:	4b18      	ldr	r3, [pc, #96]	@ (800264c <QTimeEvt_ctorX+0x80>)
 80025ea:	0011      	movs	r1, r2
 80025ec:	0018      	movs	r0, r3
 80025ee:	f7fd fec3 	bl	8000378 <Q_onError>

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d006      	beq.n	8002606 <QTimeEvt_ctorX+0x3a>
 80025f8:	239b      	movs	r3, #155	@ 0x9b
 80025fa:	005a      	lsls	r2, r3, #1
 80025fc:	4b13      	ldr	r3, [pc, #76]	@ (800264c <QTimeEvt_ctorX+0x80>)
 80025fe:	0011      	movs	r1, r2
 8002600:	0018      	movs	r0, r3
 8002602:	f7fd feb9 	bl	8000378 <Q_onError>
    QF_CRIT_EXIT();
 8002606:	f7ff fceb 	bl	8001fe0 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	0011      	movs	r1, r2
 8002610:	0018      	movs	r0, r3
 8002612:	f7ff fd57 	bl	80020c4 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	70da      	strb	r2, [r3, #3]
    me->next     = (QTimeEvt *)0;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
    me->act      = act; // might be NULL for a time-event head
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	60da      	str	r2, [r3, #12]
    me->ctr      = 0U;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
    me->interval = 0U;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	615a      	str	r2, [r3, #20]
    me->tickRate = (uint8_t)tickRate;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	761a      	strb	r2, [r3, #24]
    me->flags    = 0U;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	765a      	strb	r2, [r3, #25]
}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	46bd      	mov	sp, r7
 8002646:	b004      	add	sp, #16
 8002648:	bd80      	pop	{r7, pc}
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	0800350c 	.word	0x0800350c

08002650 <QTimeEvt_tick_>:
//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_tick_(
    uint_fast8_t const tickRate,
    void const * const sender)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800265a:	f7ff fcb1 	bl	8001fc0 <QF_crit_entry_>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d006      	beq.n	8002672 <QTimeEvt_tick_+0x22>
 8002664:	23c8      	movs	r3, #200	@ 0xc8
 8002666:	009a      	lsls	r2, r3, #2
 8002668:	4b35      	ldr	r3, [pc, #212]	@ (8002740 <QTimeEvt_tick_+0xf0>)
 800266a:	0011      	movs	r1, r2
 800266c:	0018      	movs	r0, r3
 800266e:	f7fd fe83 	bl	8000378 <Q_onError>

    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	0013      	movs	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4a31      	ldr	r2, [pc, #196]	@ (8002744 <QTimeEvt_tick_+0xf4>)
 800267e:	189b      	adds	r3, r3, r2
 8002680:	617b      	str	r3, [r7, #20]
    QS_END_PRE()
#endif

    // scan the linked-list of time events at this tick rate...
    for (;;) {
        QTimeEvt *te = prev->next; // advance down the time evt. list
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	613b      	str	r3, [r7, #16]

        if (te == (QTimeEvt *)0) { // end of the list?
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d119      	bne.n	80026c2 <QTimeEvt_tick_+0x72>
            // set 'te' to the the newly-armed linked list
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 800268e:	492d      	ldr	r1, [pc, #180]	@ (8002744 <QTimeEvt_tick_+0xf4>)
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	0013      	movs	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	1a9b      	subs	r3, r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	18cb      	adds	r3, r1, r3
 800269c:	330c      	adds	r3, #12
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	613b      	str	r3, [r7, #16]
            if (te == (void *)0) { // no newly-armed time events?
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d044      	beq.n	8002732 <QTimeEvt_tick_+0xe2>
                break; // terminate the loop
            }

            prev->next = te;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	609a      	str	r2, [r3, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80026ae:	4925      	ldr	r1, [pc, #148]	@ (8002744 <QTimeEvt_tick_+0xf4>)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	0013      	movs	r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	18cb      	adds	r3, r1, r3
 80026bc:	330c      	adds	r3, #12
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
        }

        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	60fb      	str	r3, [r7, #12]

        if (ctr == 0U) { // time event scheduled for removal?
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10d      	bne.n	80026ea <QTimeEvt_tick_+0x9a>
            prev->next = te->next;
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	609a      	str	r2, [r3, #8]

            // mark time event 'te' as NOT linked
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	7e5b      	ldrb	r3, [r3, #25]
 80026da:	227f      	movs	r2, #127	@ 0x7f
 80026dc:	4013      	ands	r3, r2
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	765a      	strb	r2, [r3, #25]
            // do NOT advance the prev pointer
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80026e4:	f7ff fc7c 	bl	8001fe0 <QF_crit_exit_>
 80026e8:	e020      	b.n	800272c <QTimeEvt_tick_+0xdc>
        }
        else if (ctr == 1U) { // is time event about to expire?
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d113      	bne.n	8002718 <QTimeEvt_tick_+0xc8>
            QActive * const act = (QActive *)te->act;
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	60bb      	str	r3, [r7, #8]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	6979      	ldr	r1, [r7, #20]
 80026fc:	6938      	ldr	r0, [r7, #16]
 80026fe:	f000 f845 	bl	800278c <QTimeEvt_expire_>
 8002702:	0003      	movs	r3, r0
 8002704:	617b      	str	r3, [r7, #20]

                // QACTIVE_POST() asserts if the queue overflows
                QACTIVE_POST(act, &te->super, sender);
            }
#else // not QXK
            QF_CRIT_EXIT(); // exit crit. section before posting
 8002706:	f7ff fc6b 	bl	8001fe0 <QF_crit_exit_>

            // QACTIVE_POST() asserts if the queue overflows
            QACTIVE_POST(act, &te->super, sender);
 800270a:	6939      	ldr	r1, [r7, #16]
 800270c:	4a0e      	ldr	r2, [pc, #56]	@ (8002748 <QTimeEvt_tick_+0xf8>)
 800270e:	68b8      	ldr	r0, [r7, #8]
 8002710:	2300      	movs	r3, #0
 8002712:	f7ff fd17 	bl	8002144 <QActive_post_>
 8002716:	e009      	b.n	800272c <QTimeEvt_tick_+0xdc>
#endif
        }
        else { // time event keeps timing out
            --ctr; // decrement the tick counter
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	3b01      	subs	r3, #1
 800271c:	60fb      	str	r3, [r7, #12]
            te->ctr = ctr; // update the member original
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	611a      	str	r2, [r3, #16]

            prev = te; // advance to this time event
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	617b      	str	r3, [r7, #20]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8002728:	f7ff fc5a 	bl	8001fe0 <QF_crit_exit_>
        }
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 800272c:	f7ff fc48 	bl	8001fc0 <QF_crit_entry_>
    for (;;) {
 8002730:	e7a7      	b.n	8002682 <QTimeEvt_tick_+0x32>
                break; // terminate the loop
 8002732:	46c0      	nop			@ (mov r8, r8)
    }
    QF_CRIT_EXIT();
 8002734:	f7ff fc54 	bl	8001fe0 <QF_crit_exit_>
}
 8002738:	46c0      	nop			@ (mov r8, r8)
 800273a:	46bd      	mov	sp, r7
 800273c:	b006      	add	sp, #24
 800273e:	bd80      	pop	{r7, pc}
 8002740:	0800350c 	.word	0x0800350c
 8002744:	200001e4 	.word	0x200001e4
 8002748:	0000ffff 	.word	0x0000ffff

0800274c <QTimeEvt_init>:
    return me->ctr;
}

//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_init(void) {
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
    // call ctors for time event heads for all configured tick rates
    for (uint_fast8_t tickRate = 0U;
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	e00e      	b.n	8002776 <QTimeEvt_init+0x2a>
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	0013      	movs	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4a09      	ldr	r2, [pc, #36]	@ (8002788 <QTimeEvt_init+0x3c>)
 8002764:	1898      	adds	r0, r3, r2
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2204      	movs	r2, #4
 800276a:	2100      	movs	r1, #0
 800276c:	f7ff ff2e 	bl	80025cc <QTimeEvt_ctorX>
         ++tickRate)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3301      	adds	r3, #1
 8002774:	607b      	str	r3, [r7, #4]
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0ed      	beq.n	8002758 <QTimeEvt_init+0xc>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 800277c:	46c0      	nop			@ (mov r8, r8)
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	46bd      	mov	sp, r7
 8002782:	b002      	add	sp, #8
 8002784:	bd80      	pop	{r7, pc}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	200001e4 	.word	0x200001e4

0800278c <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	617b      	str	r3, [r7, #20]
    if (me->interval != 0U) { // periodic time evt?
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d006      	beq.n	80027b4 <QTimeEvt_expire_+0x28>
        me->ctr = me->interval; // rearm the time event
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	611a      	str	r2, [r3, #16]
        prev = me; // advance to this time event
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	e00d      	b.n	80027d0 <QTimeEvt_expire_+0x44>
    }
    else { // one-shot time event: automatically disarm
        me->ctr = 0U;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	611a      	str	r2, [r3, #16]
        prev->next = me->next;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	609a      	str	r2, [r3, #8]

        // mark this time event as NOT linked
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	7e5b      	ldrb	r3, [r3, #25]
 80027c6:	227f      	movs	r2, #127	@ 0x7f
 80027c8:	4013      	ands	r3, r2
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	765a      	strb	r2, [r3, #25]
        QS_SIG_PRE(me->super.sig);// signal of this time event
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
 80027d0:	697b      	ldr	r3, [r7, #20]
}
 80027d2:	0018      	movs	r0, r3
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b006      	add	sp, #24
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
 80027e2:	1dfb      	adds	r3, r7, #7
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 80027e8:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <QK_sched_+0x64>)
 80027ea:	0018      	movs	r0, r3
 80027ec:	f7ff feab 	bl	8002546 <QPSet_notEmpty>
 80027f0:	1e03      	subs	r3, r0, #0
 80027f2:	d01e      	beq.n	8002832 <QK_sched_+0x56>
        // find the highest-prio AO with non-empty event queue
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80027f4:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <QK_sched_+0x64>)
 80027f6:	0018      	movs	r0, r3
 80027f8:	f7ff fed9 	bl	80025ae <QPSet_findMax>
 80027fc:	0002      	movs	r2, r0
 80027fe:	1dfb      	adds	r3, r7, #7
 8002800:	701a      	strb	r2, [r3, #0]

        // is the AO's prio. below the active preemption-threshold?
        if (p <= QK_priv_.actThre) {
 8002802:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <QK_sched_+0x64>)
 8002804:	799b      	ldrb	r3, [r3, #6]
 8002806:	1dfa      	adds	r2, r7, #7
 8002808:	7812      	ldrb	r2, [r2, #0]
 800280a:	429a      	cmp	r2, r3
 800280c:	d803      	bhi.n	8002816 <QK_sched_+0x3a>
            p = 0U; // no activation needed
 800280e:	1dfb      	adds	r3, r7, #7
 8002810:	2200      	movs	r2, #0
 8002812:	701a      	strb	r2, [r3, #0]
 8002814:	e00d      	b.n	8002832 <QK_sched_+0x56>
        }
        else {
            // is the AO's prio. below the lock-ceiling?
            if (p <= QK_priv_.lockCeil) {
 8002816:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <QK_sched_+0x64>)
 8002818:	79db      	ldrb	r3, [r3, #7]
 800281a:	1dfa      	adds	r2, r7, #7
 800281c:	7812      	ldrb	r2, [r2, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d803      	bhi.n	800282a <QK_sched_+0x4e>
                p = 0U; // no activation needed
 8002822:	1dfb      	adds	r3, r7, #7
 8002824:	2200      	movs	r2, #0
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	e003      	b.n	8002832 <QK_sched_+0x56>
            }
            else {
                QK_priv_.nextPrio = p; // next AO to run
 800282a:	4b05      	ldr	r3, [pc, #20]	@ (8002840 <QK_sched_+0x64>)
 800282c:	1dfa      	adds	r2, r7, #7
 800282e:	7812      	ldrb	r2, [r2, #0]
 8002830:	715a      	strb	r2, [r3, #5]
            }
        }
    }

    return p; // the next priority or 0
 8002832:	1dfb      	adds	r3, r7, #7
 8002834:	781b      	ldrb	r3, [r3, #0]
}
 8002836:	0018      	movs	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	b002      	add	sp, #8
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			@ (mov r8, r8)
 8002840:	20000200 	.word	0x20000200

08002844 <QK_sched_act_>:
//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_act_(
    QActive const * const act,
    uint_fast8_t const pthre_in)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
 800284e:	210f      	movs	r1, #15
 8002850:	187b      	adds	r3, r7, r1
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	7b12      	ldrb	r2, [r2, #12]
 8002856:	701a      	strb	r2, [r3, #0]
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d106      	bne.n	800286e <QK_sched_act_+0x2a>
        QPSet_remove(&QK_priv_.readySet, p);
 8002860:	187b      	adds	r3, r7, r1
 8002862:	781a      	ldrb	r2, [r3, #0]
 8002864:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <QK_sched_act_+0x84>)
 8002866:	0011      	movs	r1, r2
 8002868:	0018      	movs	r0, r3
 800286a:	f7ff fe8c 	bl	8002586 <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 800286e:	4b16      	ldr	r3, [pc, #88]	@ (80028c8 <QK_sched_act_+0x84>)
 8002870:	0018      	movs	r0, r3
 8002872:	f7ff fe5b 	bl	800252c <QPSet_isEmpty>
 8002876:	1e03      	subs	r3, r0, #0
 8002878:	d004      	beq.n	8002884 <QK_sched_act_+0x40>
        p = 0U; // no activation needed
 800287a:	230f      	movs	r3, #15
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
 8002882:	e01a      	b.n	80028ba <QK_sched_act_+0x76>
    }
    else {
        // find new highest-prio AO ready to run...
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8002884:	4b10      	ldr	r3, [pc, #64]	@ (80028c8 <QK_sched_act_+0x84>)
 8002886:	0018      	movs	r0, r3
 8002888:	f7ff fe91 	bl	80025ae <QPSet_findMax>
 800288c:	0002      	movs	r2, r0
 800288e:	210f      	movs	r1, #15
 8002890:	187b      	adds	r3, r7, r1
 8002892:	701a      	strb	r2, [r3, #0]
        // NOTE: p is guaranteed to be <= QF_MAX_ACTIVE

        // is the new prio. below the initial preemption-threshold?
        if (p <= pthre_in) {
 8002894:	187b      	adds	r3, r7, r1
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	429a      	cmp	r2, r3
 800289c:	d303      	bcc.n	80028a6 <QK_sched_act_+0x62>
            p = 0U; // no activation needed
 800289e:	187b      	adds	r3, r7, r1
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
 80028a4:	e009      	b.n	80028ba <QK_sched_act_+0x76>
        }
        else {
            // is the AO's prio. below the lock preemption-threshold?
            if (p <= QK_priv_.lockCeil) {
 80028a6:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <QK_sched_act_+0x84>)
 80028a8:	79db      	ldrb	r3, [r3, #7]
 80028aa:	210f      	movs	r1, #15
 80028ac:	187a      	adds	r2, r7, r1
 80028ae:	7812      	ldrb	r2, [r2, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d802      	bhi.n	80028ba <QK_sched_act_+0x76>
                p = 0U; // no activation needed
 80028b4:	187b      	adds	r3, r7, r1
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return p;
 80028ba:	230f      	movs	r3, #15
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	781b      	ldrb	r3, [r3, #0]
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	b004      	add	sp, #16
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000200 	.word	0x20000200

080028cc <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 80028cc:	b5b0      	push	{r4, r5, r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80028d2:	2315      	movs	r3, #21
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	4a4e      	ldr	r2, [pc, #312]	@ (8002a10 <QK_activate_+0x144>)
 80028d8:	7912      	ldrb	r2, [r2, #4]
 80028da:	701a      	strb	r2, [r3, #0]
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 80028dc:	2117      	movs	r1, #23
 80028de:	187b      	adds	r3, r7, r1
 80028e0:	4a4b      	ldr	r2, [pc, #300]	@ (8002a10 <QK_activate_+0x144>)
 80028e2:	7952      	ldrb	r2, [r2, #5]
 80028e4:	701a      	strb	r2, [r3, #0]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 80028e6:	000a      	movs	r2, r1
 80028e8:	18bb      	adds	r3, r7, r2
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <QK_activate_+0x2c>
 80028f0:	18bb      	adds	r3, r7, r2
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d906      	bls.n	8002906 <QK_activate_+0x3a>
 80028f8:	2382      	movs	r3, #130	@ 0x82
 80028fa:	009a      	lsls	r2, r3, #2
 80028fc:	4b45      	ldr	r3, [pc, #276]	@ (8002a14 <QK_activate_+0x148>)
 80028fe:	0011      	movs	r1, r2
 8002900:	0018      	movs	r0, r3
 8002902:	f7fd fd39 	bl	8000378 <Q_onError>

    // the initial prio. must be lower than the activated AO's prio.
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8002906:	2315      	movs	r3, #21
 8002908:	18fa      	adds	r2, r7, r3
 800290a:	2317      	movs	r3, #23
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	7812      	ldrb	r2, [r2, #0]
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d305      	bcc.n	8002922 <QK_activate_+0x56>
 8002916:	4a40      	ldr	r2, [pc, #256]	@ (8002a18 <QK_activate_+0x14c>)
 8002918:	4b3e      	ldr	r3, [pc, #248]	@ (8002a14 <QK_activate_+0x148>)
 800291a:	0011      	movs	r1, r2
 800291c:	0018      	movs	r0, r3
 800291e:	f7fd fd2b 	bl	8000378 <Q_onError>

#if (defined QF_ON_CONTEXT_SW) || (defined Q_SPY)
    uint8_t pprev = prio_in;
#endif // QF_ON_CONTEXT_SW || Q_SPY

    QK_priv_.nextPrio = 0U; // clear for the next time
 8002922:	4b3b      	ldr	r3, [pc, #236]	@ (8002a10 <QK_activate_+0x144>)
 8002924:	2200      	movs	r2, #0
 8002926:	715a      	strb	r2, [r3, #5]

    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8002928:	2316      	movs	r3, #22
 800292a:	18fb      	adds	r3, r7, r3
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8002930:	2215      	movs	r2, #21
 8002932:	18bb      	adds	r3, r7, r2
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d014      	beq.n	8002964 <QK_activate_+0x98>
        QActive const * const a = QActive_registry_[prio_in];
 800293a:	18bb      	adds	r3, r7, r2
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	4b37      	ldr	r3, [pc, #220]	@ (8002a1c <QK_activate_+0x150>)
 8002940:	0092      	lsls	r2, r2, #2
 8002942:	58d3      	ldr	r3, [r2, r3]
 8002944:	613b      	str	r3, [r7, #16]

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d106      	bne.n	800295a <QK_activate_+0x8e>
 800294c:	2387      	movs	r3, #135	@ 0x87
 800294e:	009a      	lsls	r2, r3, #2
 8002950:	4b30      	ldr	r3, [pc, #192]	@ (8002a14 <QK_activate_+0x148>)
 8002952:	0011      	movs	r1, r2
 8002954:	0018      	movs	r0, r3
 8002956:	f7fd fd0f 	bl	8000378 <Q_onError>

        pthre_in = a->pthre;
 800295a:	2316      	movs	r3, #22
 800295c:	18fb      	adds	r3, r7, r3
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	7b52      	ldrb	r2, [r2, #13]
 8002962:	701a      	strb	r2, [r3, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8002964:	2317      	movs	r3, #23
 8002966:	18fb      	adds	r3, r7, r3
 8002968:	781a      	ldrb	r2, [r3, #0]
 800296a:	4b2c      	ldr	r3, [pc, #176]	@ (8002a1c <QK_activate_+0x150>)
 800296c:	0092      	lsls	r2, r2, #2
 800296e:	58d3      	ldr	r3, [r2, r3]
 8002970:	60fb      	str	r3, [r7, #12]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d105      	bne.n	8002984 <QK_activate_+0xb8>
 8002978:	4a29      	ldr	r2, [pc, #164]	@ (8002a20 <QK_activate_+0x154>)
 800297a:	4b26      	ldr	r3, [pc, #152]	@ (8002a14 <QK_activate_+0x148>)
 800297c:	0011      	movs	r1, r2
 800297e:	0018      	movs	r0, r3
 8002980:	f7fd fcfa 	bl	8000378 <Q_onError>
        uint8_t const pthre = a->pthre;
 8002984:	210b      	movs	r1, #11
 8002986:	187b      	adds	r3, r7, r1
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	7b52      	ldrb	r2, [r2, #13]
 800298c:	701a      	strb	r2, [r3, #0]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 800298e:	4b20      	ldr	r3, [pc, #128]	@ (8002a10 <QK_activate_+0x144>)
 8002990:	2417      	movs	r4, #23
 8002992:	193a      	adds	r2, r7, r4
 8002994:	7812      	ldrb	r2, [r2, #0]
 8002996:	711a      	strb	r2, [r3, #4]
        QK_priv_.actThre = pthre;
 8002998:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <QK_activate_+0x144>)
 800299a:	187a      	adds	r2, r7, r1
 800299c:	7812      	ldrb	r2, [r2, #0]
 800299e:	719a      	strb	r2, [r3, #6]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 80029a0:	f7ff fafe 	bl	8001fa0 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	0018      	movs	r0, r3
 80029a8:	f7ff fc28 	bl	80021fc <QActive_get_>
 80029ac:	0003      	movs	r3, r0
 80029ae:	607b      	str	r3, [r7, #4]
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	193a      	adds	r2, r7, r4
 80029ba:	7812      	ldrb	r2, [r2, #0]
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	0018      	movs	r0, r3
 80029c4:	f7ff fcec 	bl	80023a0 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 80029c8:	f7ff fada 	bl	8001f80 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 80029cc:	2516      	movs	r5, #22
 80029ce:	197b      	adds	r3, r7, r5
 80029d0:	781a      	ldrb	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	0011      	movs	r1, r2
 80029d6:	0018      	movs	r0, r3
 80029d8:	f7ff ff34 	bl	8002844 <QK_sched_act_>
 80029dc:	0002      	movs	r2, r0
 80029de:	193b      	adds	r3, r7, r4
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	0029      	movs	r1, r5
 80029e4:	187b      	adds	r3, r7, r1
 80029e6:	187a      	adds	r2, r7, r1
 80029e8:	7812      	ldrb	r2, [r2, #0]
 80029ea:	701a      	strb	r2, [r3, #0]

    } while (p != 0U);
 80029ec:	193b      	adds	r3, r7, r4
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1b7      	bne.n	8002964 <QK_activate_+0x98>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <QK_activate_+0x144>)
 80029f6:	2215      	movs	r2, #21
 80029f8:	18ba      	adds	r2, r7, r2
 80029fa:	7812      	ldrb	r2, [r2, #0]
 80029fc:	711a      	strb	r2, [r3, #4]
    QK_priv_.actThre = pthre_in;
 80029fe:	4b04      	ldr	r3, [pc, #16]	@ (8002a10 <QK_activate_+0x144>)
 8002a00:	187a      	adds	r2, r7, r1
 8002a02:	7812      	ldrb	r2, [r2, #0]
 8002a04:	719a      	strb	r2, [r3, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	b006      	add	sp, #24
 8002a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8002a0e:	46c0      	nop			@ (mov r8, r8)
 8002a10:	20000200 	.word	0x20000200
 8002a14:	08003514 	.word	0x08003514
 8002a18:	00000212 	.word	0x00000212
 8002a1c:	20000120 	.word	0x20000120
 8002a20:	0000023a 	.word	0x0000023a

08002a24 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8002a28:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <QF_init+0x18>)
 8002a2a:	2221      	movs	r2, #33	@ 0x21
 8002a2c:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8002a2e:	f7ff fe8d 	bl	800274c <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8002a32:	f7ff fae5 	bl	8002000 <QK_init>
#endif
}
 8002a36:	46c0      	nop			@ (mov r8, r8)
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000200 	.word	0x20000200

08002a40 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
    QF_INT_DISABLE();
 8002a44:	f7ff fa9c 	bl	8001f80 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <QF_run+0x28>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8002a4e:	f7ff fec5 	bl	80027dc <QK_sched_>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d001      	beq.n	8002a5a <QF_run+0x1a>
        QK_activate_();
 8002a56:	f7ff ff39 	bl	80028cc <QK_activate_>
    }

    QF_INT_ENABLE();
 8002a5a:	f7ff faa1 	bl	8001fa0 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8002a5e:	f7fd fcc5 	bl	80003ec <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8002a62:	f7fd fce5 	bl	8000430 <QK_onIdle>
 8002a66:	e7fc      	b.n	8002a62 <QF_run+0x22>
 8002a68:	20000200 	.word	0x20000200

08002a6c <std>:
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	b510      	push	{r4, lr}
 8002a70:	0004      	movs	r4, r0
 8002a72:	6003      	str	r3, [r0, #0]
 8002a74:	6043      	str	r3, [r0, #4]
 8002a76:	6083      	str	r3, [r0, #8]
 8002a78:	8181      	strh	r1, [r0, #12]
 8002a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a7c:	81c2      	strh	r2, [r0, #14]
 8002a7e:	6103      	str	r3, [r0, #16]
 8002a80:	6143      	str	r3, [r0, #20]
 8002a82:	6183      	str	r3, [r0, #24]
 8002a84:	0019      	movs	r1, r3
 8002a86:	2208      	movs	r2, #8
 8002a88:	305c      	adds	r0, #92	@ 0x5c
 8002a8a:	f000 f9ff 	bl	8002e8c <memset>
 8002a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002abc <std+0x50>)
 8002a90:	6224      	str	r4, [r4, #32]
 8002a92:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <std+0x54>)
 8002a96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a98:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <std+0x58>)
 8002a9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac8 <std+0x5c>)
 8002a9e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <std+0x60>)
 8002aa2:	429c      	cmp	r4, r3
 8002aa4:	d005      	beq.n	8002ab2 <std+0x46>
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <std+0x64>)
 8002aa8:	429c      	cmp	r4, r3
 8002aaa:	d002      	beq.n	8002ab2 <std+0x46>
 8002aac:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <std+0x68>)
 8002aae:	429c      	cmp	r4, r3
 8002ab0:	d103      	bne.n	8002aba <std+0x4e>
 8002ab2:	0020      	movs	r0, r4
 8002ab4:	3058      	adds	r0, #88	@ 0x58
 8002ab6:	f000 fa69 	bl	8002f8c <__retarget_lock_init_recursive>
 8002aba:	bd10      	pop	{r4, pc}
 8002abc:	08002cb5 	.word	0x08002cb5
 8002ac0:	08002cdd 	.word	0x08002cdd
 8002ac4:	08002d15 	.word	0x08002d15
 8002ac8:	08002d41 	.word	0x08002d41
 8002acc:	2000020c 	.word	0x2000020c
 8002ad0:	20000274 	.word	0x20000274
 8002ad4:	200002dc 	.word	0x200002dc

08002ad8 <stdio_exit_handler>:
 8002ad8:	b510      	push	{r4, lr}
 8002ada:	4a03      	ldr	r2, [pc, #12]	@ (8002ae8 <stdio_exit_handler+0x10>)
 8002adc:	4903      	ldr	r1, [pc, #12]	@ (8002aec <stdio_exit_handler+0x14>)
 8002ade:	4804      	ldr	r0, [pc, #16]	@ (8002af0 <stdio_exit_handler+0x18>)
 8002ae0:	f000 f86c 	bl	8002bbc <_fwalk_sglue>
 8002ae4:	bd10      	pop	{r4, pc}
 8002ae6:	46c0      	nop			@ (mov r8, r8)
 8002ae8:	2000000c 	.word	0x2000000c
 8002aec:	08003299 	.word	0x08003299
 8002af0:	2000001c 	.word	0x2000001c

08002af4 <cleanup_stdio>:
 8002af4:	6841      	ldr	r1, [r0, #4]
 8002af6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b24 <cleanup_stdio+0x30>)
 8002af8:	b510      	push	{r4, lr}
 8002afa:	0004      	movs	r4, r0
 8002afc:	4299      	cmp	r1, r3
 8002afe:	d001      	beq.n	8002b04 <cleanup_stdio+0x10>
 8002b00:	f000 fbca 	bl	8003298 <_fflush_r>
 8002b04:	68a1      	ldr	r1, [r4, #8]
 8002b06:	4b08      	ldr	r3, [pc, #32]	@ (8002b28 <cleanup_stdio+0x34>)
 8002b08:	4299      	cmp	r1, r3
 8002b0a:	d002      	beq.n	8002b12 <cleanup_stdio+0x1e>
 8002b0c:	0020      	movs	r0, r4
 8002b0e:	f000 fbc3 	bl	8003298 <_fflush_r>
 8002b12:	68e1      	ldr	r1, [r4, #12]
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <cleanup_stdio+0x38>)
 8002b16:	4299      	cmp	r1, r3
 8002b18:	d002      	beq.n	8002b20 <cleanup_stdio+0x2c>
 8002b1a:	0020      	movs	r0, r4
 8002b1c:	f000 fbbc 	bl	8003298 <_fflush_r>
 8002b20:	bd10      	pop	{r4, pc}
 8002b22:	46c0      	nop			@ (mov r8, r8)
 8002b24:	2000020c 	.word	0x2000020c
 8002b28:	20000274 	.word	0x20000274
 8002b2c:	200002dc 	.word	0x200002dc

08002b30 <global_stdio_init.part.0>:
 8002b30:	b510      	push	{r4, lr}
 8002b32:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <global_stdio_init.part.0+0x28>)
 8002b34:	4a09      	ldr	r2, [pc, #36]	@ (8002b5c <global_stdio_init.part.0+0x2c>)
 8002b36:	2104      	movs	r1, #4
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	4809      	ldr	r0, [pc, #36]	@ (8002b60 <global_stdio_init.part.0+0x30>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f7ff ff95 	bl	8002a6c <std>
 8002b42:	2201      	movs	r2, #1
 8002b44:	2109      	movs	r1, #9
 8002b46:	4807      	ldr	r0, [pc, #28]	@ (8002b64 <global_stdio_init.part.0+0x34>)
 8002b48:	f7ff ff90 	bl	8002a6c <std>
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	2112      	movs	r1, #18
 8002b50:	4805      	ldr	r0, [pc, #20]	@ (8002b68 <global_stdio_init.part.0+0x38>)
 8002b52:	f7ff ff8b 	bl	8002a6c <std>
 8002b56:	bd10      	pop	{r4, pc}
 8002b58:	20000344 	.word	0x20000344
 8002b5c:	08002ad9 	.word	0x08002ad9
 8002b60:	2000020c 	.word	0x2000020c
 8002b64:	20000274 	.word	0x20000274
 8002b68:	200002dc 	.word	0x200002dc

08002b6c <__sfp_lock_acquire>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	4802      	ldr	r0, [pc, #8]	@ (8002b78 <__sfp_lock_acquire+0xc>)
 8002b70:	f000 fa0d 	bl	8002f8e <__retarget_lock_acquire_recursive>
 8002b74:	bd10      	pop	{r4, pc}
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	2000034d 	.word	0x2000034d

08002b7c <__sfp_lock_release>:
 8002b7c:	b510      	push	{r4, lr}
 8002b7e:	4802      	ldr	r0, [pc, #8]	@ (8002b88 <__sfp_lock_release+0xc>)
 8002b80:	f000 fa06 	bl	8002f90 <__retarget_lock_release_recursive>
 8002b84:	bd10      	pop	{r4, pc}
 8002b86:	46c0      	nop			@ (mov r8, r8)
 8002b88:	2000034d 	.word	0x2000034d

08002b8c <__sinit>:
 8002b8c:	b510      	push	{r4, lr}
 8002b8e:	0004      	movs	r4, r0
 8002b90:	f7ff ffec 	bl	8002b6c <__sfp_lock_acquire>
 8002b94:	6a23      	ldr	r3, [r4, #32]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <__sinit+0x14>
 8002b9a:	f7ff ffef 	bl	8002b7c <__sfp_lock_release>
 8002b9e:	bd10      	pop	{r4, pc}
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <__sinit+0x28>)
 8002ba2:	6223      	str	r3, [r4, #32]
 8002ba4:	4b04      	ldr	r3, [pc, #16]	@ (8002bb8 <__sinit+0x2c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1f6      	bne.n	8002b9a <__sinit+0xe>
 8002bac:	f7ff ffc0 	bl	8002b30 <global_stdio_init.part.0>
 8002bb0:	e7f3      	b.n	8002b9a <__sinit+0xe>
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	08002af5 	.word	0x08002af5
 8002bb8:	20000344 	.word	0x20000344

08002bbc <_fwalk_sglue>:
 8002bbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bbe:	0014      	movs	r4, r2
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	9000      	str	r0, [sp, #0]
 8002bc4:	9101      	str	r1, [sp, #4]
 8002bc6:	68a5      	ldr	r5, [r4, #8]
 8002bc8:	6867      	ldr	r7, [r4, #4]
 8002bca:	3f01      	subs	r7, #1
 8002bcc:	d504      	bpl.n	8002bd8 <_fwalk_sglue+0x1c>
 8002bce:	6824      	ldr	r4, [r4, #0]
 8002bd0:	2c00      	cmp	r4, #0
 8002bd2:	d1f8      	bne.n	8002bc6 <_fwalk_sglue+0xa>
 8002bd4:	0030      	movs	r0, r6
 8002bd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002bd8:	89ab      	ldrh	r3, [r5, #12]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d908      	bls.n	8002bf0 <_fwalk_sglue+0x34>
 8002bde:	220e      	movs	r2, #14
 8002be0:	5eab      	ldrsh	r3, [r5, r2]
 8002be2:	3301      	adds	r3, #1
 8002be4:	d004      	beq.n	8002bf0 <_fwalk_sglue+0x34>
 8002be6:	0029      	movs	r1, r5
 8002be8:	9800      	ldr	r0, [sp, #0]
 8002bea:	9b01      	ldr	r3, [sp, #4]
 8002bec:	4798      	blx	r3
 8002bee:	4306      	orrs	r6, r0
 8002bf0:	3568      	adds	r5, #104	@ 0x68
 8002bf2:	e7ea      	b.n	8002bca <_fwalk_sglue+0xe>

08002bf4 <_puts_r>:
 8002bf4:	6a03      	ldr	r3, [r0, #32]
 8002bf6:	b570      	push	{r4, r5, r6, lr}
 8002bf8:	0005      	movs	r5, r0
 8002bfa:	000e      	movs	r6, r1
 8002bfc:	6884      	ldr	r4, [r0, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <_puts_r+0x12>
 8002c02:	f7ff ffc3 	bl	8002b8c <__sinit>
 8002c06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c08:	07db      	lsls	r3, r3, #31
 8002c0a:	d405      	bmi.n	8002c18 <_puts_r+0x24>
 8002c0c:	89a3      	ldrh	r3, [r4, #12]
 8002c0e:	059b      	lsls	r3, r3, #22
 8002c10:	d402      	bmi.n	8002c18 <_puts_r+0x24>
 8002c12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c14:	f000 f9bb 	bl	8002f8e <__retarget_lock_acquire_recursive>
 8002c18:	89a3      	ldrh	r3, [r4, #12]
 8002c1a:	071b      	lsls	r3, r3, #28
 8002c1c:	d502      	bpl.n	8002c24 <_puts_r+0x30>
 8002c1e:	6923      	ldr	r3, [r4, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d11f      	bne.n	8002c64 <_puts_r+0x70>
 8002c24:	0021      	movs	r1, r4
 8002c26:	0028      	movs	r0, r5
 8002c28:	f000 f8d2 	bl	8002dd0 <__swsetup_r>
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	d019      	beq.n	8002c64 <_puts_r+0x70>
 8002c30:	2501      	movs	r5, #1
 8002c32:	426d      	negs	r5, r5
 8002c34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c36:	07db      	lsls	r3, r3, #31
 8002c38:	d405      	bmi.n	8002c46 <_puts_r+0x52>
 8002c3a:	89a3      	ldrh	r3, [r4, #12]
 8002c3c:	059b      	lsls	r3, r3, #22
 8002c3e:	d402      	bmi.n	8002c46 <_puts_r+0x52>
 8002c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c42:	f000 f9a5 	bl	8002f90 <__retarget_lock_release_recursive>
 8002c46:	0028      	movs	r0, r5
 8002c48:	bd70      	pop	{r4, r5, r6, pc}
 8002c4a:	3601      	adds	r6, #1
 8002c4c:	60a3      	str	r3, [r4, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	da04      	bge.n	8002c5c <_puts_r+0x68>
 8002c52:	69a2      	ldr	r2, [r4, #24]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	dc16      	bgt.n	8002c86 <_puts_r+0x92>
 8002c58:	290a      	cmp	r1, #10
 8002c5a:	d014      	beq.n	8002c86 <_puts_r+0x92>
 8002c5c:	6823      	ldr	r3, [r4, #0]
 8002c5e:	1c5a      	adds	r2, r3, #1
 8002c60:	6022      	str	r2, [r4, #0]
 8002c62:	7019      	strb	r1, [r3, #0]
 8002c64:	68a3      	ldr	r3, [r4, #8]
 8002c66:	7831      	ldrb	r1, [r6, #0]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	2900      	cmp	r1, #0
 8002c6c:	d1ed      	bne.n	8002c4a <_puts_r+0x56>
 8002c6e:	60a3      	str	r3, [r4, #8]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	da0f      	bge.n	8002c94 <_puts_r+0xa0>
 8002c74:	0022      	movs	r2, r4
 8002c76:	0028      	movs	r0, r5
 8002c78:	310a      	adds	r1, #10
 8002c7a:	f000 f867 	bl	8002d4c <__swbuf_r>
 8002c7e:	3001      	adds	r0, #1
 8002c80:	d0d6      	beq.n	8002c30 <_puts_r+0x3c>
 8002c82:	250a      	movs	r5, #10
 8002c84:	e7d6      	b.n	8002c34 <_puts_r+0x40>
 8002c86:	0022      	movs	r2, r4
 8002c88:	0028      	movs	r0, r5
 8002c8a:	f000 f85f 	bl	8002d4c <__swbuf_r>
 8002c8e:	3001      	adds	r0, #1
 8002c90:	d1e8      	bne.n	8002c64 <_puts_r+0x70>
 8002c92:	e7cd      	b.n	8002c30 <_puts_r+0x3c>
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	1c5a      	adds	r2, r3, #1
 8002c98:	6022      	str	r2, [r4, #0]
 8002c9a:	220a      	movs	r2, #10
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e7f0      	b.n	8002c82 <_puts_r+0x8e>

08002ca0 <puts>:
 8002ca0:	b510      	push	{r4, lr}
 8002ca2:	4b03      	ldr	r3, [pc, #12]	@ (8002cb0 <puts+0x10>)
 8002ca4:	0001      	movs	r1, r0
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	f7ff ffa4 	bl	8002bf4 <_puts_r>
 8002cac:	bd10      	pop	{r4, pc}
 8002cae:	46c0      	nop			@ (mov r8, r8)
 8002cb0:	20000018 	.word	0x20000018

08002cb4 <__sread>:
 8002cb4:	b570      	push	{r4, r5, r6, lr}
 8002cb6:	000c      	movs	r4, r1
 8002cb8:	250e      	movs	r5, #14
 8002cba:	5f49      	ldrsh	r1, [r1, r5]
 8002cbc:	f000 f914 	bl	8002ee8 <_read_r>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	db03      	blt.n	8002ccc <__sread+0x18>
 8002cc4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002cc6:	181b      	adds	r3, r3, r0
 8002cc8:	6563      	str	r3, [r4, #84]	@ 0x54
 8002cca:	bd70      	pop	{r4, r5, r6, pc}
 8002ccc:	89a3      	ldrh	r3, [r4, #12]
 8002cce:	4a02      	ldr	r2, [pc, #8]	@ (8002cd8 <__sread+0x24>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	81a3      	strh	r3, [r4, #12]
 8002cd4:	e7f9      	b.n	8002cca <__sread+0x16>
 8002cd6:	46c0      	nop			@ (mov r8, r8)
 8002cd8:	ffffefff 	.word	0xffffefff

08002cdc <__swrite>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	001f      	movs	r7, r3
 8002ce0:	898b      	ldrh	r3, [r1, #12]
 8002ce2:	0005      	movs	r5, r0
 8002ce4:	000c      	movs	r4, r1
 8002ce6:	0016      	movs	r6, r2
 8002ce8:	05db      	lsls	r3, r3, #23
 8002cea:	d505      	bpl.n	8002cf8 <__swrite+0x1c>
 8002cec:	230e      	movs	r3, #14
 8002cee:	5ec9      	ldrsh	r1, [r1, r3]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	f000 f8e4 	bl	8002ec0 <_lseek_r>
 8002cf8:	89a3      	ldrh	r3, [r4, #12]
 8002cfa:	4a05      	ldr	r2, [pc, #20]	@ (8002d10 <__swrite+0x34>)
 8002cfc:	0028      	movs	r0, r5
 8002cfe:	4013      	ands	r3, r2
 8002d00:	81a3      	strh	r3, [r4, #12]
 8002d02:	0032      	movs	r2, r6
 8002d04:	230e      	movs	r3, #14
 8002d06:	5ee1      	ldrsh	r1, [r4, r3]
 8002d08:	003b      	movs	r3, r7
 8002d0a:	f000 f901 	bl	8002f10 <_write_r>
 8002d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d10:	ffffefff 	.word	0xffffefff

08002d14 <__sseek>:
 8002d14:	b570      	push	{r4, r5, r6, lr}
 8002d16:	000c      	movs	r4, r1
 8002d18:	250e      	movs	r5, #14
 8002d1a:	5f49      	ldrsh	r1, [r1, r5]
 8002d1c:	f000 f8d0 	bl	8002ec0 <_lseek_r>
 8002d20:	89a3      	ldrh	r3, [r4, #12]
 8002d22:	1c42      	adds	r2, r0, #1
 8002d24:	d103      	bne.n	8002d2e <__sseek+0x1a>
 8002d26:	4a05      	ldr	r2, [pc, #20]	@ (8002d3c <__sseek+0x28>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	81a3      	strh	r3, [r4, #12]
 8002d2c:	bd70      	pop	{r4, r5, r6, pc}
 8002d2e:	2280      	movs	r2, #128	@ 0x80
 8002d30:	0152      	lsls	r2, r2, #5
 8002d32:	4313      	orrs	r3, r2
 8002d34:	81a3      	strh	r3, [r4, #12]
 8002d36:	6560      	str	r0, [r4, #84]	@ 0x54
 8002d38:	e7f8      	b.n	8002d2c <__sseek+0x18>
 8002d3a:	46c0      	nop			@ (mov r8, r8)
 8002d3c:	ffffefff 	.word	0xffffefff

08002d40 <__sclose>:
 8002d40:	b510      	push	{r4, lr}
 8002d42:	230e      	movs	r3, #14
 8002d44:	5ec9      	ldrsh	r1, [r1, r3]
 8002d46:	f000 f8a9 	bl	8002e9c <_close_r>
 8002d4a:	bd10      	pop	{r4, pc}

08002d4c <__swbuf_r>:
 8002d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4e:	0006      	movs	r6, r0
 8002d50:	000d      	movs	r5, r1
 8002d52:	0014      	movs	r4, r2
 8002d54:	2800      	cmp	r0, #0
 8002d56:	d004      	beq.n	8002d62 <__swbuf_r+0x16>
 8002d58:	6a03      	ldr	r3, [r0, #32]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <__swbuf_r+0x16>
 8002d5e:	f7ff ff15 	bl	8002b8c <__sinit>
 8002d62:	69a3      	ldr	r3, [r4, #24]
 8002d64:	60a3      	str	r3, [r4, #8]
 8002d66:	89a3      	ldrh	r3, [r4, #12]
 8002d68:	071b      	lsls	r3, r3, #28
 8002d6a:	d502      	bpl.n	8002d72 <__swbuf_r+0x26>
 8002d6c:	6923      	ldr	r3, [r4, #16]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <__swbuf_r+0x3a>
 8002d72:	0021      	movs	r1, r4
 8002d74:	0030      	movs	r0, r6
 8002d76:	f000 f82b 	bl	8002dd0 <__swsetup_r>
 8002d7a:	2800      	cmp	r0, #0
 8002d7c:	d003      	beq.n	8002d86 <__swbuf_r+0x3a>
 8002d7e:	2501      	movs	r5, #1
 8002d80:	426d      	negs	r5, r5
 8002d82:	0028      	movs	r0, r5
 8002d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d86:	6923      	ldr	r3, [r4, #16]
 8002d88:	6820      	ldr	r0, [r4, #0]
 8002d8a:	b2ef      	uxtb	r7, r5
 8002d8c:	1ac0      	subs	r0, r0, r3
 8002d8e:	6963      	ldr	r3, [r4, #20]
 8002d90:	b2ed      	uxtb	r5, r5
 8002d92:	4283      	cmp	r3, r0
 8002d94:	dc05      	bgt.n	8002da2 <__swbuf_r+0x56>
 8002d96:	0021      	movs	r1, r4
 8002d98:	0030      	movs	r0, r6
 8002d9a:	f000 fa7d 	bl	8003298 <_fflush_r>
 8002d9e:	2800      	cmp	r0, #0
 8002da0:	d1ed      	bne.n	8002d7e <__swbuf_r+0x32>
 8002da2:	68a3      	ldr	r3, [r4, #8]
 8002da4:	3001      	adds	r0, #1
 8002da6:	3b01      	subs	r3, #1
 8002da8:	60a3      	str	r3, [r4, #8]
 8002daa:	6823      	ldr	r3, [r4, #0]
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	6022      	str	r2, [r4, #0]
 8002db0:	701f      	strb	r7, [r3, #0]
 8002db2:	6963      	ldr	r3, [r4, #20]
 8002db4:	4283      	cmp	r3, r0
 8002db6:	d004      	beq.n	8002dc2 <__swbuf_r+0x76>
 8002db8:	89a3      	ldrh	r3, [r4, #12]
 8002dba:	07db      	lsls	r3, r3, #31
 8002dbc:	d5e1      	bpl.n	8002d82 <__swbuf_r+0x36>
 8002dbe:	2d0a      	cmp	r5, #10
 8002dc0:	d1df      	bne.n	8002d82 <__swbuf_r+0x36>
 8002dc2:	0021      	movs	r1, r4
 8002dc4:	0030      	movs	r0, r6
 8002dc6:	f000 fa67 	bl	8003298 <_fflush_r>
 8002dca:	2800      	cmp	r0, #0
 8002dcc:	d0d9      	beq.n	8002d82 <__swbuf_r+0x36>
 8002dce:	e7d6      	b.n	8002d7e <__swbuf_r+0x32>

08002dd0 <__swsetup_r>:
 8002dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e88 <__swsetup_r+0xb8>)
 8002dd2:	b570      	push	{r4, r5, r6, lr}
 8002dd4:	0005      	movs	r5, r0
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	000c      	movs	r4, r1
 8002dda:	2800      	cmp	r0, #0
 8002ddc:	d004      	beq.n	8002de8 <__swsetup_r+0x18>
 8002dde:	6a03      	ldr	r3, [r0, #32]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <__swsetup_r+0x18>
 8002de4:	f7ff fed2 	bl	8002b8c <__sinit>
 8002de8:	220c      	movs	r2, #12
 8002dea:	5ea3      	ldrsh	r3, [r4, r2]
 8002dec:	071a      	lsls	r2, r3, #28
 8002dee:	d423      	bmi.n	8002e38 <__swsetup_r+0x68>
 8002df0:	06da      	lsls	r2, r3, #27
 8002df2:	d407      	bmi.n	8002e04 <__swsetup_r+0x34>
 8002df4:	2209      	movs	r2, #9
 8002df6:	602a      	str	r2, [r5, #0]
 8002df8:	2240      	movs	r2, #64	@ 0x40
 8002dfa:	2001      	movs	r0, #1
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	81a3      	strh	r3, [r4, #12]
 8002e00:	4240      	negs	r0, r0
 8002e02:	e03a      	b.n	8002e7a <__swsetup_r+0xaa>
 8002e04:	075b      	lsls	r3, r3, #29
 8002e06:	d513      	bpl.n	8002e30 <__swsetup_r+0x60>
 8002e08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e0a:	2900      	cmp	r1, #0
 8002e0c:	d008      	beq.n	8002e20 <__swsetup_r+0x50>
 8002e0e:	0023      	movs	r3, r4
 8002e10:	3344      	adds	r3, #68	@ 0x44
 8002e12:	4299      	cmp	r1, r3
 8002e14:	d002      	beq.n	8002e1c <__swsetup_r+0x4c>
 8002e16:	0028      	movs	r0, r5
 8002e18:	f000 f8bc 	bl	8002f94 <_free_r>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e20:	2224      	movs	r2, #36	@ 0x24
 8002e22:	89a3      	ldrh	r3, [r4, #12]
 8002e24:	4393      	bics	r3, r2
 8002e26:	81a3      	strh	r3, [r4, #12]
 8002e28:	2300      	movs	r3, #0
 8002e2a:	6063      	str	r3, [r4, #4]
 8002e2c:	6923      	ldr	r3, [r4, #16]
 8002e2e:	6023      	str	r3, [r4, #0]
 8002e30:	2308      	movs	r3, #8
 8002e32:	89a2      	ldrh	r2, [r4, #12]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	81a3      	strh	r3, [r4, #12]
 8002e38:	6923      	ldr	r3, [r4, #16]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10b      	bne.n	8002e56 <__swsetup_r+0x86>
 8002e3e:	21a0      	movs	r1, #160	@ 0xa0
 8002e40:	2280      	movs	r2, #128	@ 0x80
 8002e42:	89a3      	ldrh	r3, [r4, #12]
 8002e44:	0089      	lsls	r1, r1, #2
 8002e46:	0092      	lsls	r2, r2, #2
 8002e48:	400b      	ands	r3, r1
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d003      	beq.n	8002e56 <__swsetup_r+0x86>
 8002e4e:	0021      	movs	r1, r4
 8002e50:	0028      	movs	r0, r5
 8002e52:	f000 fa77 	bl	8003344 <__smakebuf_r>
 8002e56:	220c      	movs	r2, #12
 8002e58:	5ea3      	ldrsh	r3, [r4, r2]
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	001a      	movs	r2, r3
 8002e5e:	400a      	ands	r2, r1
 8002e60:	420b      	tst	r3, r1
 8002e62:	d00b      	beq.n	8002e7c <__swsetup_r+0xac>
 8002e64:	2200      	movs	r2, #0
 8002e66:	60a2      	str	r2, [r4, #8]
 8002e68:	6962      	ldr	r2, [r4, #20]
 8002e6a:	4252      	negs	r2, r2
 8002e6c:	61a2      	str	r2, [r4, #24]
 8002e6e:	2000      	movs	r0, #0
 8002e70:	6922      	ldr	r2, [r4, #16]
 8002e72:	4282      	cmp	r2, r0
 8002e74:	d101      	bne.n	8002e7a <__swsetup_r+0xaa>
 8002e76:	061a      	lsls	r2, r3, #24
 8002e78:	d4be      	bmi.n	8002df8 <__swsetup_r+0x28>
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
 8002e7c:	0799      	lsls	r1, r3, #30
 8002e7e:	d400      	bmi.n	8002e82 <__swsetup_r+0xb2>
 8002e80:	6962      	ldr	r2, [r4, #20]
 8002e82:	60a2      	str	r2, [r4, #8]
 8002e84:	e7f3      	b.n	8002e6e <__swsetup_r+0x9e>
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	20000018 	.word	0x20000018

08002e8c <memset>:
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	1882      	adds	r2, r0, r2
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d100      	bne.n	8002e96 <memset+0xa>
 8002e94:	4770      	bx	lr
 8002e96:	7019      	strb	r1, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	e7f9      	b.n	8002e90 <memset+0x4>

08002e9c <_close_r>:
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	b570      	push	{r4, r5, r6, lr}
 8002ea0:	4d06      	ldr	r5, [pc, #24]	@ (8002ebc <_close_r+0x20>)
 8002ea2:	0004      	movs	r4, r0
 8002ea4:	0008      	movs	r0, r1
 8002ea6:	602b      	str	r3, [r5, #0]
 8002ea8:	f7fd fcb6 	bl	8000818 <_close>
 8002eac:	1c43      	adds	r3, r0, #1
 8002eae:	d103      	bne.n	8002eb8 <_close_r+0x1c>
 8002eb0:	682b      	ldr	r3, [r5, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d000      	beq.n	8002eb8 <_close_r+0x1c>
 8002eb6:	6023      	str	r3, [r4, #0]
 8002eb8:	bd70      	pop	{r4, r5, r6, pc}
 8002eba:	46c0      	nop			@ (mov r8, r8)
 8002ebc:	20000348 	.word	0x20000348

08002ec0 <_lseek_r>:
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	0004      	movs	r4, r0
 8002ec4:	0008      	movs	r0, r1
 8002ec6:	0011      	movs	r1, r2
 8002ec8:	001a      	movs	r2, r3
 8002eca:	2300      	movs	r3, #0
 8002ecc:	4d05      	ldr	r5, [pc, #20]	@ (8002ee4 <_lseek_r+0x24>)
 8002ece:	602b      	str	r3, [r5, #0]
 8002ed0:	f7fd fcc3 	bl	800085a <_lseek>
 8002ed4:	1c43      	adds	r3, r0, #1
 8002ed6:	d103      	bne.n	8002ee0 <_lseek_r+0x20>
 8002ed8:	682b      	ldr	r3, [r5, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d000      	beq.n	8002ee0 <_lseek_r+0x20>
 8002ede:	6023      	str	r3, [r4, #0]
 8002ee0:	bd70      	pop	{r4, r5, r6, pc}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	20000348 	.word	0x20000348

08002ee8 <_read_r>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	0004      	movs	r4, r0
 8002eec:	0008      	movs	r0, r1
 8002eee:	0011      	movs	r1, r2
 8002ef0:	001a      	movs	r2, r3
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	4d05      	ldr	r5, [pc, #20]	@ (8002f0c <_read_r+0x24>)
 8002ef6:	602b      	str	r3, [r5, #0]
 8002ef8:	f7fd fc53 	bl	80007a2 <_read>
 8002efc:	1c43      	adds	r3, r0, #1
 8002efe:	d103      	bne.n	8002f08 <_read_r+0x20>
 8002f00:	682b      	ldr	r3, [r5, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d000      	beq.n	8002f08 <_read_r+0x20>
 8002f06:	6023      	str	r3, [r4, #0]
 8002f08:	bd70      	pop	{r4, r5, r6, pc}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
 8002f0c:	20000348 	.word	0x20000348

08002f10 <_write_r>:
 8002f10:	b570      	push	{r4, r5, r6, lr}
 8002f12:	0004      	movs	r4, r0
 8002f14:	0008      	movs	r0, r1
 8002f16:	0011      	movs	r1, r2
 8002f18:	001a      	movs	r2, r3
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	4d05      	ldr	r5, [pc, #20]	@ (8002f34 <_write_r+0x24>)
 8002f1e:	602b      	str	r3, [r5, #0]
 8002f20:	f7fd fc5c 	bl	80007dc <_write>
 8002f24:	1c43      	adds	r3, r0, #1
 8002f26:	d103      	bne.n	8002f30 <_write_r+0x20>
 8002f28:	682b      	ldr	r3, [r5, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d000      	beq.n	8002f30 <_write_r+0x20>
 8002f2e:	6023      	str	r3, [r4, #0]
 8002f30:	bd70      	pop	{r4, r5, r6, pc}
 8002f32:	46c0      	nop			@ (mov r8, r8)
 8002f34:	20000348 	.word	0x20000348

08002f38 <__errno>:
 8002f38:	4b01      	ldr	r3, [pc, #4]	@ (8002f40 <__errno+0x8>)
 8002f3a:	6818      	ldr	r0, [r3, #0]
 8002f3c:	4770      	bx	lr
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	20000018 	.word	0x20000018

08002f44 <__libc_init_array>:
 8002f44:	b570      	push	{r4, r5, r6, lr}
 8002f46:	2600      	movs	r6, #0
 8002f48:	4c0c      	ldr	r4, [pc, #48]	@ (8002f7c <__libc_init_array+0x38>)
 8002f4a:	4d0d      	ldr	r5, [pc, #52]	@ (8002f80 <__libc_init_array+0x3c>)
 8002f4c:	1b64      	subs	r4, r4, r5
 8002f4e:	10a4      	asrs	r4, r4, #2
 8002f50:	42a6      	cmp	r6, r4
 8002f52:	d109      	bne.n	8002f68 <__libc_init_array+0x24>
 8002f54:	2600      	movs	r6, #0
 8002f56:	f000 fa6d 	bl	8003434 <_init>
 8002f5a:	4c0a      	ldr	r4, [pc, #40]	@ (8002f84 <__libc_init_array+0x40>)
 8002f5c:	4d0a      	ldr	r5, [pc, #40]	@ (8002f88 <__libc_init_array+0x44>)
 8002f5e:	1b64      	subs	r4, r4, r5
 8002f60:	10a4      	asrs	r4, r4, #2
 8002f62:	42a6      	cmp	r6, r4
 8002f64:	d105      	bne.n	8002f72 <__libc_init_array+0x2e>
 8002f66:	bd70      	pop	{r4, r5, r6, pc}
 8002f68:	00b3      	lsls	r3, r6, #2
 8002f6a:	58eb      	ldr	r3, [r5, r3]
 8002f6c:	4798      	blx	r3
 8002f6e:	3601      	adds	r6, #1
 8002f70:	e7ee      	b.n	8002f50 <__libc_init_array+0xc>
 8002f72:	00b3      	lsls	r3, r6, #2
 8002f74:	58eb      	ldr	r3, [r5, r3]
 8002f76:	4798      	blx	r3
 8002f78:	3601      	adds	r6, #1
 8002f7a:	e7f2      	b.n	8002f62 <__libc_init_array+0x1e>
 8002f7c:	08003518 	.word	0x08003518
 8002f80:	08003518 	.word	0x08003518
 8002f84:	0800351c 	.word	0x0800351c
 8002f88:	08003518 	.word	0x08003518

08002f8c <__retarget_lock_init_recursive>:
 8002f8c:	4770      	bx	lr

08002f8e <__retarget_lock_acquire_recursive>:
 8002f8e:	4770      	bx	lr

08002f90 <__retarget_lock_release_recursive>:
 8002f90:	4770      	bx	lr
	...

08002f94 <_free_r>:
 8002f94:	b570      	push	{r4, r5, r6, lr}
 8002f96:	0005      	movs	r5, r0
 8002f98:	1e0c      	subs	r4, r1, #0
 8002f9a:	d010      	beq.n	8002fbe <_free_r+0x2a>
 8002f9c:	3c04      	subs	r4, #4
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	da00      	bge.n	8002fa6 <_free_r+0x12>
 8002fa4:	18e4      	adds	r4, r4, r3
 8002fa6:	0028      	movs	r0, r5
 8002fa8:	f000 f8e0 	bl	800316c <__malloc_lock>
 8002fac:	4a1d      	ldr	r2, [pc, #116]	@ (8003024 <_free_r+0x90>)
 8002fae:	6813      	ldr	r3, [r2, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d105      	bne.n	8002fc0 <_free_r+0x2c>
 8002fb4:	6063      	str	r3, [r4, #4]
 8002fb6:	6014      	str	r4, [r2, #0]
 8002fb8:	0028      	movs	r0, r5
 8002fba:	f000 f8df 	bl	800317c <__malloc_unlock>
 8002fbe:	bd70      	pop	{r4, r5, r6, pc}
 8002fc0:	42a3      	cmp	r3, r4
 8002fc2:	d908      	bls.n	8002fd6 <_free_r+0x42>
 8002fc4:	6820      	ldr	r0, [r4, #0]
 8002fc6:	1821      	adds	r1, r4, r0
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d1f3      	bne.n	8002fb4 <_free_r+0x20>
 8002fcc:	6819      	ldr	r1, [r3, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	1809      	adds	r1, r1, r0
 8002fd2:	6021      	str	r1, [r4, #0]
 8002fd4:	e7ee      	b.n	8002fb4 <_free_r+0x20>
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <_free_r+0x4e>
 8002fde:	42a3      	cmp	r3, r4
 8002fe0:	d9f9      	bls.n	8002fd6 <_free_r+0x42>
 8002fe2:	6811      	ldr	r1, [r2, #0]
 8002fe4:	1850      	adds	r0, r2, r1
 8002fe6:	42a0      	cmp	r0, r4
 8002fe8:	d10b      	bne.n	8003002 <_free_r+0x6e>
 8002fea:	6820      	ldr	r0, [r4, #0]
 8002fec:	1809      	adds	r1, r1, r0
 8002fee:	1850      	adds	r0, r2, r1
 8002ff0:	6011      	str	r1, [r2, #0]
 8002ff2:	4283      	cmp	r3, r0
 8002ff4:	d1e0      	bne.n	8002fb8 <_free_r+0x24>
 8002ff6:	6818      	ldr	r0, [r3, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	1841      	adds	r1, r0, r1
 8002ffc:	6011      	str	r1, [r2, #0]
 8002ffe:	6053      	str	r3, [r2, #4]
 8003000:	e7da      	b.n	8002fb8 <_free_r+0x24>
 8003002:	42a0      	cmp	r0, r4
 8003004:	d902      	bls.n	800300c <_free_r+0x78>
 8003006:	230c      	movs	r3, #12
 8003008:	602b      	str	r3, [r5, #0]
 800300a:	e7d5      	b.n	8002fb8 <_free_r+0x24>
 800300c:	6820      	ldr	r0, [r4, #0]
 800300e:	1821      	adds	r1, r4, r0
 8003010:	428b      	cmp	r3, r1
 8003012:	d103      	bne.n	800301c <_free_r+0x88>
 8003014:	6819      	ldr	r1, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	1809      	adds	r1, r1, r0
 800301a:	6021      	str	r1, [r4, #0]
 800301c:	6063      	str	r3, [r4, #4]
 800301e:	6054      	str	r4, [r2, #4]
 8003020:	e7ca      	b.n	8002fb8 <_free_r+0x24>
 8003022:	46c0      	nop			@ (mov r8, r8)
 8003024:	20000354 	.word	0x20000354

08003028 <sbrk_aligned>:
 8003028:	b570      	push	{r4, r5, r6, lr}
 800302a:	4e0f      	ldr	r6, [pc, #60]	@ (8003068 <sbrk_aligned+0x40>)
 800302c:	000d      	movs	r5, r1
 800302e:	6831      	ldr	r1, [r6, #0]
 8003030:	0004      	movs	r4, r0
 8003032:	2900      	cmp	r1, #0
 8003034:	d102      	bne.n	800303c <sbrk_aligned+0x14>
 8003036:	f000 f9eb 	bl	8003410 <_sbrk_r>
 800303a:	6030      	str	r0, [r6, #0]
 800303c:	0029      	movs	r1, r5
 800303e:	0020      	movs	r0, r4
 8003040:	f000 f9e6 	bl	8003410 <_sbrk_r>
 8003044:	1c43      	adds	r3, r0, #1
 8003046:	d103      	bne.n	8003050 <sbrk_aligned+0x28>
 8003048:	2501      	movs	r5, #1
 800304a:	426d      	negs	r5, r5
 800304c:	0028      	movs	r0, r5
 800304e:	bd70      	pop	{r4, r5, r6, pc}
 8003050:	2303      	movs	r3, #3
 8003052:	1cc5      	adds	r5, r0, #3
 8003054:	439d      	bics	r5, r3
 8003056:	42a8      	cmp	r0, r5
 8003058:	d0f8      	beq.n	800304c <sbrk_aligned+0x24>
 800305a:	1a29      	subs	r1, r5, r0
 800305c:	0020      	movs	r0, r4
 800305e:	f000 f9d7 	bl	8003410 <_sbrk_r>
 8003062:	3001      	adds	r0, #1
 8003064:	d1f2      	bne.n	800304c <sbrk_aligned+0x24>
 8003066:	e7ef      	b.n	8003048 <sbrk_aligned+0x20>
 8003068:	20000350 	.word	0x20000350

0800306c <_malloc_r>:
 800306c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800306e:	2203      	movs	r2, #3
 8003070:	1ccb      	adds	r3, r1, #3
 8003072:	4393      	bics	r3, r2
 8003074:	3308      	adds	r3, #8
 8003076:	0005      	movs	r5, r0
 8003078:	001f      	movs	r7, r3
 800307a:	2b0c      	cmp	r3, #12
 800307c:	d234      	bcs.n	80030e8 <_malloc_r+0x7c>
 800307e:	270c      	movs	r7, #12
 8003080:	42b9      	cmp	r1, r7
 8003082:	d833      	bhi.n	80030ec <_malloc_r+0x80>
 8003084:	0028      	movs	r0, r5
 8003086:	f000 f871 	bl	800316c <__malloc_lock>
 800308a:	4e37      	ldr	r6, [pc, #220]	@ (8003168 <_malloc_r+0xfc>)
 800308c:	6833      	ldr	r3, [r6, #0]
 800308e:	001c      	movs	r4, r3
 8003090:	2c00      	cmp	r4, #0
 8003092:	d12f      	bne.n	80030f4 <_malloc_r+0x88>
 8003094:	0039      	movs	r1, r7
 8003096:	0028      	movs	r0, r5
 8003098:	f7ff ffc6 	bl	8003028 <sbrk_aligned>
 800309c:	0004      	movs	r4, r0
 800309e:	1c43      	adds	r3, r0, #1
 80030a0:	d15f      	bne.n	8003162 <_malloc_r+0xf6>
 80030a2:	6834      	ldr	r4, [r6, #0]
 80030a4:	9400      	str	r4, [sp, #0]
 80030a6:	9b00      	ldr	r3, [sp, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d14a      	bne.n	8003142 <_malloc_r+0xd6>
 80030ac:	2c00      	cmp	r4, #0
 80030ae:	d052      	beq.n	8003156 <_malloc_r+0xea>
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	0028      	movs	r0, r5
 80030b4:	18e3      	adds	r3, r4, r3
 80030b6:	9900      	ldr	r1, [sp, #0]
 80030b8:	9301      	str	r3, [sp, #4]
 80030ba:	f000 f9a9 	bl	8003410 <_sbrk_r>
 80030be:	9b01      	ldr	r3, [sp, #4]
 80030c0:	4283      	cmp	r3, r0
 80030c2:	d148      	bne.n	8003156 <_malloc_r+0xea>
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	0028      	movs	r0, r5
 80030c8:	1aff      	subs	r7, r7, r3
 80030ca:	0039      	movs	r1, r7
 80030cc:	f7ff ffac 	bl	8003028 <sbrk_aligned>
 80030d0:	3001      	adds	r0, #1
 80030d2:	d040      	beq.n	8003156 <_malloc_r+0xea>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	19db      	adds	r3, r3, r7
 80030d8:	6023      	str	r3, [r4, #0]
 80030da:	6833      	ldr	r3, [r6, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	2a00      	cmp	r2, #0
 80030e0:	d133      	bne.n	800314a <_malloc_r+0xde>
 80030e2:	9b00      	ldr	r3, [sp, #0]
 80030e4:	6033      	str	r3, [r6, #0]
 80030e6:	e019      	b.n	800311c <_malloc_r+0xb0>
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	dac9      	bge.n	8003080 <_malloc_r+0x14>
 80030ec:	230c      	movs	r3, #12
 80030ee:	602b      	str	r3, [r5, #0]
 80030f0:	2000      	movs	r0, #0
 80030f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80030f4:	6821      	ldr	r1, [r4, #0]
 80030f6:	1bc9      	subs	r1, r1, r7
 80030f8:	d420      	bmi.n	800313c <_malloc_r+0xd0>
 80030fa:	290b      	cmp	r1, #11
 80030fc:	d90a      	bls.n	8003114 <_malloc_r+0xa8>
 80030fe:	19e2      	adds	r2, r4, r7
 8003100:	6027      	str	r7, [r4, #0]
 8003102:	42a3      	cmp	r3, r4
 8003104:	d104      	bne.n	8003110 <_malloc_r+0xa4>
 8003106:	6032      	str	r2, [r6, #0]
 8003108:	6863      	ldr	r3, [r4, #4]
 800310a:	6011      	str	r1, [r2, #0]
 800310c:	6053      	str	r3, [r2, #4]
 800310e:	e005      	b.n	800311c <_malloc_r+0xb0>
 8003110:	605a      	str	r2, [r3, #4]
 8003112:	e7f9      	b.n	8003108 <_malloc_r+0x9c>
 8003114:	6862      	ldr	r2, [r4, #4]
 8003116:	42a3      	cmp	r3, r4
 8003118:	d10e      	bne.n	8003138 <_malloc_r+0xcc>
 800311a:	6032      	str	r2, [r6, #0]
 800311c:	0028      	movs	r0, r5
 800311e:	f000 f82d 	bl	800317c <__malloc_unlock>
 8003122:	0020      	movs	r0, r4
 8003124:	2207      	movs	r2, #7
 8003126:	300b      	adds	r0, #11
 8003128:	1d23      	adds	r3, r4, #4
 800312a:	4390      	bics	r0, r2
 800312c:	1ac2      	subs	r2, r0, r3
 800312e:	4298      	cmp	r0, r3
 8003130:	d0df      	beq.n	80030f2 <_malloc_r+0x86>
 8003132:	1a1b      	subs	r3, r3, r0
 8003134:	50a3      	str	r3, [r4, r2]
 8003136:	e7dc      	b.n	80030f2 <_malloc_r+0x86>
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	e7ef      	b.n	800311c <_malloc_r+0xb0>
 800313c:	0023      	movs	r3, r4
 800313e:	6864      	ldr	r4, [r4, #4]
 8003140:	e7a6      	b.n	8003090 <_malloc_r+0x24>
 8003142:	9c00      	ldr	r4, [sp, #0]
 8003144:	6863      	ldr	r3, [r4, #4]
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	e7ad      	b.n	80030a6 <_malloc_r+0x3a>
 800314a:	001a      	movs	r2, r3
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	42a3      	cmp	r3, r4
 8003150:	d1fb      	bne.n	800314a <_malloc_r+0xde>
 8003152:	2300      	movs	r3, #0
 8003154:	e7da      	b.n	800310c <_malloc_r+0xa0>
 8003156:	230c      	movs	r3, #12
 8003158:	0028      	movs	r0, r5
 800315a:	602b      	str	r3, [r5, #0]
 800315c:	f000 f80e 	bl	800317c <__malloc_unlock>
 8003160:	e7c6      	b.n	80030f0 <_malloc_r+0x84>
 8003162:	6007      	str	r7, [r0, #0]
 8003164:	e7da      	b.n	800311c <_malloc_r+0xb0>
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	20000354 	.word	0x20000354

0800316c <__malloc_lock>:
 800316c:	b510      	push	{r4, lr}
 800316e:	4802      	ldr	r0, [pc, #8]	@ (8003178 <__malloc_lock+0xc>)
 8003170:	f7ff ff0d 	bl	8002f8e <__retarget_lock_acquire_recursive>
 8003174:	bd10      	pop	{r4, pc}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	2000034c 	.word	0x2000034c

0800317c <__malloc_unlock>:
 800317c:	b510      	push	{r4, lr}
 800317e:	4802      	ldr	r0, [pc, #8]	@ (8003188 <__malloc_unlock+0xc>)
 8003180:	f7ff ff06 	bl	8002f90 <__retarget_lock_release_recursive>
 8003184:	bd10      	pop	{r4, pc}
 8003186:	46c0      	nop			@ (mov r8, r8)
 8003188:	2000034c 	.word	0x2000034c

0800318c <__sflush_r>:
 800318c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800318e:	220c      	movs	r2, #12
 8003190:	5e8b      	ldrsh	r3, [r1, r2]
 8003192:	0005      	movs	r5, r0
 8003194:	000c      	movs	r4, r1
 8003196:	071a      	lsls	r2, r3, #28
 8003198:	d456      	bmi.n	8003248 <__sflush_r+0xbc>
 800319a:	684a      	ldr	r2, [r1, #4]
 800319c:	2a00      	cmp	r2, #0
 800319e:	dc02      	bgt.n	80031a6 <__sflush_r+0x1a>
 80031a0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80031a2:	2a00      	cmp	r2, #0
 80031a4:	dd4e      	ble.n	8003244 <__sflush_r+0xb8>
 80031a6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80031a8:	2f00      	cmp	r7, #0
 80031aa:	d04b      	beq.n	8003244 <__sflush_r+0xb8>
 80031ac:	2200      	movs	r2, #0
 80031ae:	2080      	movs	r0, #128	@ 0x80
 80031b0:	682e      	ldr	r6, [r5, #0]
 80031b2:	602a      	str	r2, [r5, #0]
 80031b4:	001a      	movs	r2, r3
 80031b6:	0140      	lsls	r0, r0, #5
 80031b8:	6a21      	ldr	r1, [r4, #32]
 80031ba:	4002      	ands	r2, r0
 80031bc:	4203      	tst	r3, r0
 80031be:	d033      	beq.n	8003228 <__sflush_r+0x9c>
 80031c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031c2:	89a3      	ldrh	r3, [r4, #12]
 80031c4:	075b      	lsls	r3, r3, #29
 80031c6:	d506      	bpl.n	80031d6 <__sflush_r+0x4a>
 80031c8:	6863      	ldr	r3, [r4, #4]
 80031ca:	1ad2      	subs	r2, r2, r3
 80031cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <__sflush_r+0x4a>
 80031d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031d4:	1ad2      	subs	r2, r2, r3
 80031d6:	2300      	movs	r3, #0
 80031d8:	0028      	movs	r0, r5
 80031da:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80031dc:	6a21      	ldr	r1, [r4, #32]
 80031de:	47b8      	blx	r7
 80031e0:	89a2      	ldrh	r2, [r4, #12]
 80031e2:	1c43      	adds	r3, r0, #1
 80031e4:	d106      	bne.n	80031f4 <__sflush_r+0x68>
 80031e6:	6829      	ldr	r1, [r5, #0]
 80031e8:	291d      	cmp	r1, #29
 80031ea:	d846      	bhi.n	800327a <__sflush_r+0xee>
 80031ec:	4b29      	ldr	r3, [pc, #164]	@ (8003294 <__sflush_r+0x108>)
 80031ee:	40cb      	lsrs	r3, r1
 80031f0:	07db      	lsls	r3, r3, #31
 80031f2:	d542      	bpl.n	800327a <__sflush_r+0xee>
 80031f4:	2300      	movs	r3, #0
 80031f6:	6063      	str	r3, [r4, #4]
 80031f8:	6923      	ldr	r3, [r4, #16]
 80031fa:	6023      	str	r3, [r4, #0]
 80031fc:	04d2      	lsls	r2, r2, #19
 80031fe:	d505      	bpl.n	800320c <__sflush_r+0x80>
 8003200:	1c43      	adds	r3, r0, #1
 8003202:	d102      	bne.n	800320a <__sflush_r+0x7e>
 8003204:	682b      	ldr	r3, [r5, #0]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d100      	bne.n	800320c <__sflush_r+0x80>
 800320a:	6560      	str	r0, [r4, #84]	@ 0x54
 800320c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800320e:	602e      	str	r6, [r5, #0]
 8003210:	2900      	cmp	r1, #0
 8003212:	d017      	beq.n	8003244 <__sflush_r+0xb8>
 8003214:	0023      	movs	r3, r4
 8003216:	3344      	adds	r3, #68	@ 0x44
 8003218:	4299      	cmp	r1, r3
 800321a:	d002      	beq.n	8003222 <__sflush_r+0x96>
 800321c:	0028      	movs	r0, r5
 800321e:	f7ff feb9 	bl	8002f94 <_free_r>
 8003222:	2300      	movs	r3, #0
 8003224:	6363      	str	r3, [r4, #52]	@ 0x34
 8003226:	e00d      	b.n	8003244 <__sflush_r+0xb8>
 8003228:	2301      	movs	r3, #1
 800322a:	0028      	movs	r0, r5
 800322c:	47b8      	blx	r7
 800322e:	0002      	movs	r2, r0
 8003230:	1c43      	adds	r3, r0, #1
 8003232:	d1c6      	bne.n	80031c2 <__sflush_r+0x36>
 8003234:	682b      	ldr	r3, [r5, #0]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0c3      	beq.n	80031c2 <__sflush_r+0x36>
 800323a:	2b1d      	cmp	r3, #29
 800323c:	d001      	beq.n	8003242 <__sflush_r+0xb6>
 800323e:	2b16      	cmp	r3, #22
 8003240:	d11a      	bne.n	8003278 <__sflush_r+0xec>
 8003242:	602e      	str	r6, [r5, #0]
 8003244:	2000      	movs	r0, #0
 8003246:	e01e      	b.n	8003286 <__sflush_r+0xfa>
 8003248:	690e      	ldr	r6, [r1, #16]
 800324a:	2e00      	cmp	r6, #0
 800324c:	d0fa      	beq.n	8003244 <__sflush_r+0xb8>
 800324e:	680f      	ldr	r7, [r1, #0]
 8003250:	600e      	str	r6, [r1, #0]
 8003252:	1bba      	subs	r2, r7, r6
 8003254:	9201      	str	r2, [sp, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	079b      	lsls	r3, r3, #30
 800325a:	d100      	bne.n	800325e <__sflush_r+0xd2>
 800325c:	694a      	ldr	r2, [r1, #20]
 800325e:	60a2      	str	r2, [r4, #8]
 8003260:	9b01      	ldr	r3, [sp, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	ddee      	ble.n	8003244 <__sflush_r+0xb8>
 8003266:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003268:	0032      	movs	r2, r6
 800326a:	001f      	movs	r7, r3
 800326c:	0028      	movs	r0, r5
 800326e:	9b01      	ldr	r3, [sp, #4]
 8003270:	6a21      	ldr	r1, [r4, #32]
 8003272:	47b8      	blx	r7
 8003274:	2800      	cmp	r0, #0
 8003276:	dc07      	bgt.n	8003288 <__sflush_r+0xfc>
 8003278:	89a2      	ldrh	r2, [r4, #12]
 800327a:	2340      	movs	r3, #64	@ 0x40
 800327c:	2001      	movs	r0, #1
 800327e:	4313      	orrs	r3, r2
 8003280:	b21b      	sxth	r3, r3
 8003282:	81a3      	strh	r3, [r4, #12]
 8003284:	4240      	negs	r0, r0
 8003286:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003288:	9b01      	ldr	r3, [sp, #4]
 800328a:	1836      	adds	r6, r6, r0
 800328c:	1a1b      	subs	r3, r3, r0
 800328e:	9301      	str	r3, [sp, #4]
 8003290:	e7e6      	b.n	8003260 <__sflush_r+0xd4>
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	20400001 	.word	0x20400001

08003298 <_fflush_r>:
 8003298:	690b      	ldr	r3, [r1, #16]
 800329a:	b570      	push	{r4, r5, r6, lr}
 800329c:	0005      	movs	r5, r0
 800329e:	000c      	movs	r4, r1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <_fflush_r+0x12>
 80032a4:	2500      	movs	r5, #0
 80032a6:	0028      	movs	r0, r5
 80032a8:	bd70      	pop	{r4, r5, r6, pc}
 80032aa:	2800      	cmp	r0, #0
 80032ac:	d004      	beq.n	80032b8 <_fflush_r+0x20>
 80032ae:	6a03      	ldr	r3, [r0, #32]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <_fflush_r+0x20>
 80032b4:	f7ff fc6a 	bl	8002b8c <__sinit>
 80032b8:	220c      	movs	r2, #12
 80032ba:	5ea3      	ldrsh	r3, [r4, r2]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d0f1      	beq.n	80032a4 <_fflush_r+0xc>
 80032c0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80032c2:	07d2      	lsls	r2, r2, #31
 80032c4:	d404      	bmi.n	80032d0 <_fflush_r+0x38>
 80032c6:	059b      	lsls	r3, r3, #22
 80032c8:	d402      	bmi.n	80032d0 <_fflush_r+0x38>
 80032ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032cc:	f7ff fe5f 	bl	8002f8e <__retarget_lock_acquire_recursive>
 80032d0:	0028      	movs	r0, r5
 80032d2:	0021      	movs	r1, r4
 80032d4:	f7ff ff5a 	bl	800318c <__sflush_r>
 80032d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032da:	0005      	movs	r5, r0
 80032dc:	07db      	lsls	r3, r3, #31
 80032de:	d4e2      	bmi.n	80032a6 <_fflush_r+0xe>
 80032e0:	89a3      	ldrh	r3, [r4, #12]
 80032e2:	059b      	lsls	r3, r3, #22
 80032e4:	d4df      	bmi.n	80032a6 <_fflush_r+0xe>
 80032e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032e8:	f7ff fe52 	bl	8002f90 <__retarget_lock_release_recursive>
 80032ec:	e7db      	b.n	80032a6 <_fflush_r+0xe>
	...

080032f0 <__swhatbuf_r>:
 80032f0:	b570      	push	{r4, r5, r6, lr}
 80032f2:	000e      	movs	r6, r1
 80032f4:	001d      	movs	r5, r3
 80032f6:	230e      	movs	r3, #14
 80032f8:	5ec9      	ldrsh	r1, [r1, r3]
 80032fa:	0014      	movs	r4, r2
 80032fc:	b096      	sub	sp, #88	@ 0x58
 80032fe:	2900      	cmp	r1, #0
 8003300:	da0c      	bge.n	800331c <__swhatbuf_r+0x2c>
 8003302:	89b2      	ldrh	r2, [r6, #12]
 8003304:	2380      	movs	r3, #128	@ 0x80
 8003306:	0011      	movs	r1, r2
 8003308:	4019      	ands	r1, r3
 800330a:	421a      	tst	r2, r3
 800330c:	d114      	bne.n	8003338 <__swhatbuf_r+0x48>
 800330e:	2380      	movs	r3, #128	@ 0x80
 8003310:	00db      	lsls	r3, r3, #3
 8003312:	2000      	movs	r0, #0
 8003314:	6029      	str	r1, [r5, #0]
 8003316:	6023      	str	r3, [r4, #0]
 8003318:	b016      	add	sp, #88	@ 0x58
 800331a:	bd70      	pop	{r4, r5, r6, pc}
 800331c:	466a      	mov	r2, sp
 800331e:	f000 f853 	bl	80033c8 <_fstat_r>
 8003322:	2800      	cmp	r0, #0
 8003324:	dbed      	blt.n	8003302 <__swhatbuf_r+0x12>
 8003326:	23f0      	movs	r3, #240	@ 0xf0
 8003328:	9901      	ldr	r1, [sp, #4]
 800332a:	021b      	lsls	r3, r3, #8
 800332c:	4019      	ands	r1, r3
 800332e:	4b04      	ldr	r3, [pc, #16]	@ (8003340 <__swhatbuf_r+0x50>)
 8003330:	18c9      	adds	r1, r1, r3
 8003332:	424b      	negs	r3, r1
 8003334:	4159      	adcs	r1, r3
 8003336:	e7ea      	b.n	800330e <__swhatbuf_r+0x1e>
 8003338:	2100      	movs	r1, #0
 800333a:	2340      	movs	r3, #64	@ 0x40
 800333c:	e7e9      	b.n	8003312 <__swhatbuf_r+0x22>
 800333e:	46c0      	nop			@ (mov r8, r8)
 8003340:	ffffe000 	.word	0xffffe000

08003344 <__smakebuf_r>:
 8003344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003346:	2602      	movs	r6, #2
 8003348:	898b      	ldrh	r3, [r1, #12]
 800334a:	0005      	movs	r5, r0
 800334c:	000c      	movs	r4, r1
 800334e:	b085      	sub	sp, #20
 8003350:	4233      	tst	r3, r6
 8003352:	d007      	beq.n	8003364 <__smakebuf_r+0x20>
 8003354:	0023      	movs	r3, r4
 8003356:	3347      	adds	r3, #71	@ 0x47
 8003358:	6023      	str	r3, [r4, #0]
 800335a:	6123      	str	r3, [r4, #16]
 800335c:	2301      	movs	r3, #1
 800335e:	6163      	str	r3, [r4, #20]
 8003360:	b005      	add	sp, #20
 8003362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003364:	ab03      	add	r3, sp, #12
 8003366:	aa02      	add	r2, sp, #8
 8003368:	f7ff ffc2 	bl	80032f0 <__swhatbuf_r>
 800336c:	9f02      	ldr	r7, [sp, #8]
 800336e:	9001      	str	r0, [sp, #4]
 8003370:	0039      	movs	r1, r7
 8003372:	0028      	movs	r0, r5
 8003374:	f7ff fe7a 	bl	800306c <_malloc_r>
 8003378:	2800      	cmp	r0, #0
 800337a:	d108      	bne.n	800338e <__smakebuf_r+0x4a>
 800337c:	220c      	movs	r2, #12
 800337e:	5ea3      	ldrsh	r3, [r4, r2]
 8003380:	059a      	lsls	r2, r3, #22
 8003382:	d4ed      	bmi.n	8003360 <__smakebuf_r+0x1c>
 8003384:	2203      	movs	r2, #3
 8003386:	4393      	bics	r3, r2
 8003388:	431e      	orrs	r6, r3
 800338a:	81a6      	strh	r6, [r4, #12]
 800338c:	e7e2      	b.n	8003354 <__smakebuf_r+0x10>
 800338e:	2380      	movs	r3, #128	@ 0x80
 8003390:	89a2      	ldrh	r2, [r4, #12]
 8003392:	6020      	str	r0, [r4, #0]
 8003394:	4313      	orrs	r3, r2
 8003396:	81a3      	strh	r3, [r4, #12]
 8003398:	9b03      	ldr	r3, [sp, #12]
 800339a:	6120      	str	r0, [r4, #16]
 800339c:	6167      	str	r7, [r4, #20]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00c      	beq.n	80033bc <__smakebuf_r+0x78>
 80033a2:	0028      	movs	r0, r5
 80033a4:	230e      	movs	r3, #14
 80033a6:	5ee1      	ldrsh	r1, [r4, r3]
 80033a8:	f000 f820 	bl	80033ec <_isatty_r>
 80033ac:	2800      	cmp	r0, #0
 80033ae:	d005      	beq.n	80033bc <__smakebuf_r+0x78>
 80033b0:	2303      	movs	r3, #3
 80033b2:	89a2      	ldrh	r2, [r4, #12]
 80033b4:	439a      	bics	r2, r3
 80033b6:	3b02      	subs	r3, #2
 80033b8:	4313      	orrs	r3, r2
 80033ba:	81a3      	strh	r3, [r4, #12]
 80033bc:	89a3      	ldrh	r3, [r4, #12]
 80033be:	9a01      	ldr	r2, [sp, #4]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	81a3      	strh	r3, [r4, #12]
 80033c4:	e7cc      	b.n	8003360 <__smakebuf_r+0x1c>
	...

080033c8 <_fstat_r>:
 80033c8:	2300      	movs	r3, #0
 80033ca:	b570      	push	{r4, r5, r6, lr}
 80033cc:	4d06      	ldr	r5, [pc, #24]	@ (80033e8 <_fstat_r+0x20>)
 80033ce:	0004      	movs	r4, r0
 80033d0:	0008      	movs	r0, r1
 80033d2:	0011      	movs	r1, r2
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	f7fd fa29 	bl	800082c <_fstat>
 80033da:	1c43      	adds	r3, r0, #1
 80033dc:	d103      	bne.n	80033e6 <_fstat_r+0x1e>
 80033de:	682b      	ldr	r3, [r5, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d000      	beq.n	80033e6 <_fstat_r+0x1e>
 80033e4:	6023      	str	r3, [r4, #0]
 80033e6:	bd70      	pop	{r4, r5, r6, pc}
 80033e8:	20000348 	.word	0x20000348

080033ec <_isatty_r>:
 80033ec:	2300      	movs	r3, #0
 80033ee:	b570      	push	{r4, r5, r6, lr}
 80033f0:	4d06      	ldr	r5, [pc, #24]	@ (800340c <_isatty_r+0x20>)
 80033f2:	0004      	movs	r4, r0
 80033f4:	0008      	movs	r0, r1
 80033f6:	602b      	str	r3, [r5, #0]
 80033f8:	f7fd fa26 	bl	8000848 <_isatty>
 80033fc:	1c43      	adds	r3, r0, #1
 80033fe:	d103      	bne.n	8003408 <_isatty_r+0x1c>
 8003400:	682b      	ldr	r3, [r5, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d000      	beq.n	8003408 <_isatty_r+0x1c>
 8003406:	6023      	str	r3, [r4, #0]
 8003408:	bd70      	pop	{r4, r5, r6, pc}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	20000348 	.word	0x20000348

08003410 <_sbrk_r>:
 8003410:	2300      	movs	r3, #0
 8003412:	b570      	push	{r4, r5, r6, lr}
 8003414:	4d06      	ldr	r5, [pc, #24]	@ (8003430 <_sbrk_r+0x20>)
 8003416:	0004      	movs	r4, r0
 8003418:	0008      	movs	r0, r1
 800341a:	602b      	str	r3, [r5, #0]
 800341c:	f7fd fa28 	bl	8000870 <_sbrk>
 8003420:	1c43      	adds	r3, r0, #1
 8003422:	d103      	bne.n	800342c <_sbrk_r+0x1c>
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d000      	beq.n	800342c <_sbrk_r+0x1c>
 800342a:	6023      	str	r3, [r4, #0]
 800342c:	bd70      	pop	{r4, r5, r6, pc}
 800342e:	46c0      	nop			@ (mov r8, r8)
 8003430:	20000348 	.word	0x20000348

08003434 <_init>:
 8003434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800343a:	bc08      	pop	{r3}
 800343c:	469e      	mov	lr, r3
 800343e:	4770      	bx	lr

08003440 <_fini>:
 8003440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003442:	46c0      	nop			@ (mov r8, r8)
 8003444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003446:	bc08      	pop	{r3}
 8003448:	469e      	mov	lr, r3
 800344a:	4770      	bx	lr
