
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'marimeyer' on host 'alveo0.ethz.ch' (Linux_x86_64 version 4.14.156-U) on Tue Apr 14 20:08:06 CEST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/stream_kernels_multi/calc_0'
Sourcing Tcl script 'calc_0.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/stream_kernels_multi/calc_0/calc_0'.
INFO: [HLS 200-10] Adding design file '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/_x/stream_kernels_multi/calc_0/calc_0/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.222ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.6ns.
INFO: [HLS 200-10] Starting synthesis with clang3.9 flow ...
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl' ... 
WARNING: [HLS 200-651] Found issues in source files:
clang: warning: argument unused during compilation: '--gcc-toolchain=/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0' [-Wunused-command-line-argument]
/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl:11:16: warning: unknown attribute 'uses_global_work_offset' ignored [-Wunknown-attributes]
__attribute__((uses_global_work_offset(0)))
               ^
1 warning generated.

INFO: [HLS 214-115] Burst read of variable length and bit width 512 has been inferred on port 'gmem0' (/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl:22:5)
INFO: [HLS 214-115] Burst write of variable length and bit width 512 has been inferred on port 'gmem1' (/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl:22:5)
WARNING: [HLS 200-651] Found issues in source files:
clang: warning: argument unused during compilation: '-I /home/marimeyer/repos/stream_fpga/cmake-build-multi/src/common' [-Wunused-command-line-argument]

INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311323 ; free virtual = 441329
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311323 ; free virtual = 441329
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311308 ; free virtual = 441320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311307 ; free virtual = 441320
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl:36) in function 'calc_0' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311295 ; free virtual = 441309
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/replicated_stream_kernels_multi_xilinx.cl:22:5) in function 'calc_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311295 ; free virtual = 441309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_0' ...
WARNING: [SYN 201-107] Renaming port name 'calc_0/out' to 'calc_0/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.86 seconds; current allocated memory: 98.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 100.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/scalar' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/array_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_0/operation_type' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in1', 'out_r', 'scalar', 'array_size' and 'operation_type' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'calc_0_fmul_32ns_32ns_32_7_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_0'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 103.413 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 616.52 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 937.469 ; gain = 496.730 ; free physical = 311163 ; free virtual = 441209
INFO: [VHDL 208-304] Generating VHDL RTL for calc_0 with prefix calc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_0 with prefix calc_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'calc_0_calc_0_ap_fmul_5_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'calc_0_calc_0_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'calc_0_calc_0_ap_fmul_5_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 20:08:34 2020...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 38.3 seconds; peak allocated memory: 103.413 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Apr 14 20:08:44 2020...
