<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AU_7_seg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AU_7_seg.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AU_7_seg.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AU_7_seg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AU_7_seg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AU_7_seg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AU_7_seg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AU_7_seg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AU_7_seg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AU_7_seg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AU_7_seg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AU_7_seg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AU_7_seg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AU_7_seg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AU_7_seg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AU_7_seg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AU_7_seg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AU_7_seg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AU_7_seg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AU_7_seg.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AU_7_seg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AU_7_seg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AU_7_seg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AU_7_seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AU_7_seg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AU_7_seg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AU_7_seg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AU_7_seg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AU_7_seg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AU_7_seg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AU_7_seg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AU_7_seg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AU_7_seg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AU_7_seg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AU_7_seg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AU_7_seg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AU_7_seg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="FA.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HA.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LUT.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LUT_LUT_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LUT_LUT_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LUT_LUT_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LUT_LUT_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RCA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RCA.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Register_4_bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="au_7_seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="au_7_seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="au_7_seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479373694" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479373694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509601179" xil_pn:in_ck="3650523553194970" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1509601179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LUT_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479373858" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7917052668371529729" xil_pn:start_ts="1479373858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509601186" xil_pn:in_ck="-5995952815716108283" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6304042501078254653" xil_pn:start_ts="1509601184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AU_7_seg.vf"/>
      <outfile xil_pn:name="LUT.vf"/>
    </transform>
    <transform xil_pn:end_ts="1479881561" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3450113478039849876" xil_pn:start_ts="1479881561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509601186" xil_pn:in_ck="6177721528781128365" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1509601186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AU_7_seg.vf"/>
      <outfile xil_pn:name="LUT.vf"/>
      <outfile xil_pn:name="LUT_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509601194" xil_pn:in_ck="6177721528781128365" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6454741539724213812" xil_pn:start_ts="1509601186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LUT_LUT_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LUT_LUT_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1509601194" xil_pn:in_ck="478644773569359914" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3746684097615396355" xil_pn:start_ts="1509601194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LUT_LUT_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1479379869" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479379868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479379871" xil_pn:in_ck="-9160522666773232253" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8127676328244156156" xil_pn:start_ts="1479379869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AU.vf"/>
      <outfile xil_pn:name="AU_7_seg.vf"/>
      <outfile xil_pn:name="FA.vf"/>
      <outfile xil_pn:name="HA.vf"/>
      <outfile xil_pn:name="LUT.vf"/>
      <outfile xil_pn:name="RCA.vf"/>
    </transform>
    <transform xil_pn:end_ts="1479379871" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3450113478039849876" xil_pn:start_ts="1479379871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479379871" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479379871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479379871" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4181822798501095878" xil_pn:start_ts="1479379871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479379966" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1479379966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479379966" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1506895362963025546" xil_pn:start_ts="1479379966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479379982" xil_pn:in_ck="-1663680831620427817" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="717257675349419736" xil_pn:start_ts="1479379966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AU_7_seg.jhd"/>
      <outfile xil_pn:name="AU_7_seg.lso"/>
      <outfile xil_pn:name="AU_7_seg.ngc"/>
      <outfile xil_pn:name="AU_7_seg.ngr"/>
      <outfile xil_pn:name="AU_7_seg.prj"/>
      <outfile xil_pn:name="AU_7_seg.stx"/>
      <outfile xil_pn:name="AU_7_seg.syr"/>
      <outfile xil_pn:name="AU_7_seg.xst"/>
      <outfile xil_pn:name="AU_7_seg_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479379877" xil_pn:in_ck="4115411039050127916" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892024530499788" xil_pn:start_ts="1479379877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1479379987" xil_pn:in_ck="682630237859525500" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="916103383353539503" xil_pn:start_ts="1479379982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AU_7_seg.bld"/>
      <outfile xil_pn:name="AU_7_seg.ngd"/>
      <outfile xil_pn:name="AU_7_seg_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479379991" xil_pn:in_ck="3573978611790960029" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1479379987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AU_7_seg.pcf"/>
      <outfile xil_pn:name="AU_7_seg_map.map"/>
      <outfile xil_pn:name="AU_7_seg_map.mrp"/>
      <outfile xil_pn:name="AU_7_seg_map.ncd"/>
      <outfile xil_pn:name="AU_7_seg_map.ngm"/>
      <outfile xil_pn:name="AU_7_seg_map.xrpt"/>
      <outfile xil_pn:name="AU_7_seg_summary.xml"/>
      <outfile xil_pn:name="AU_7_seg_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479379997" xil_pn:in_ck="-4255620445241529770" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1479379991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AU_7_seg.ncd"/>
      <outfile xil_pn:name="AU_7_seg.pad"/>
      <outfile xil_pn:name="AU_7_seg.par"/>
      <outfile xil_pn:name="AU_7_seg.ptwx"/>
      <outfile xil_pn:name="AU_7_seg.unroutes"/>
      <outfile xil_pn:name="AU_7_seg.xpi"/>
      <outfile xil_pn:name="AU_7_seg_pad.csv"/>
      <outfile xil_pn:name="AU_7_seg_pad.txt"/>
      <outfile xil_pn:name="AU_7_seg_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479380005" xil_pn:in_ck="3419911781979410125" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1479379997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AU_7_seg.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="au_7_seg.bgn"/>
      <outfile xil_pn:name="au_7_seg.bit"/>
      <outfile xil_pn:name="au_7_seg.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1479379997" xil_pn:in_ck="-9149125272967365479" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1479379995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AU_7_seg.twr"/>
      <outfile xil_pn:name="AU_7_seg.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
