foreach  one  $DESIGN_LIST {
    read_verilog  $one
}
