!PADS-POWERPCB-V9.0-MILS-CP936! NETLIST FILE FROM PADS LOGIC VVX.2.3
*REMARK* GetWay_LORA_ZM_V1.0_20180910.sch -- Thu Oct 11 16:59:22 2018
*REMARK*  

*PART*       ITEMS
C1      C1206@C1206
D3      LED_0603@LED_0603
R15     ER0603@ER0603
C2      C1206@C1206
T1      TEST@PAD60
T2      TEST@PAD60
T3      TEST@PAD60
J4      CON5@CON5P
U6      MINIPCIE_FINGER@MINIPCIE_FINGER
J7      CON7@CON7P
J1      CON7@CON7P
U8      STM32F103C8T6@CQFP50P920X920X127-49M
C8      EC0603
R17     ER0603@ER0603
R18     ER0603@ER0603
R19     ER0603@ER0603
C18     C0603@C0603
C19     C0603@C0603
C20     C0603@C0603
C21     C0603@C0603
*NET*
*SIGNAL* SWCLK
J4.2 U8.37 
*SIGNAL* SWDIO
U8.34 J4.4 
*SIGNAL* GND
C8.2 U8.8 U8.23 U8.35 U8.47 
R18.2 C19.2 C18.2 C20.2 C21.2 
J4.3 U6.4 U6.15 U6.9 U6.50 
U6.40 U6.34 U6.26 U6.18 U6.43 
U6.37 U6.35 U6.29 U6.27 U6.21 
J7.7 J1.7 C1.2 C2.2 
*SIGNAL* VCC_3.3V
U8.1 R17.2 U8.9 U8.24 U8.36 
U8.48 R19.1 C18.1 C19.1 C20.1 
C21.1 R15.1 J4.1 U6.52 U6.24 
U6.2 U6.41 U6.39 J7.6 J1.6 
C1.1 C2.1 
*SIGNAL* $$$6956
U8.38 T1.1 
*SIGNAL* $$$6962
U8.40 T2.1 
*SIGNAL* SWO
U8.39 T3.1 J4.5 
*SIGNAL* $$$26822
D3.2 U8.17 
*SIGNAL* $$$26536
R15.2 D3.1 
*SIGNAL* RF_RST
U6.16 
*SIGNAL* RF_TXD
U8.12 U6.19 
*SIGNAL* RF_RXD
U8.13 U6.17 
*SIGNAL* $$$25883
R17.1 U8.7 C8.1 
*SIGNAL* RF_IRQ
U8.28 U6.23 
*SIGNAL* TXLORA_TXD
U8.21 J7.3 
*SIGNAL* TXLORA_RXD
U8.22 J7.4 
*SIGNAL* TXLORA_M0
U8.26 J7.1 
*SIGNAL* TXLORA_M1
U8.25 J7.2 
*SIGNAL* $$$25994
U8.44 R18.1 
*SIGNAL* TXLORA_AUX
U8.14 J7.5 
*SIGNAL* $$$26057
R19.2 U8.20 
*SIGNAL* RF_IRQ2
U8.27 
*SIGNAL* RXLORA_RXD
U8.31 J1.4 
*SIGNAL* RXLORA_M0
U8.29 J1.1 
*SIGNAL* RXLORA_M1
U8.33 J1.2 
*SIGNAL* RXLORA_TXD
U8.30 J1.3 
*SIGNAL* RXLORA_AUX
U8.32 J1.5 

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTE VALUES
{
PART C1
{
"Value" 47uF
"Source_Path" E:\LIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
"PAGE" 1
}
PART R15
{
"Value" 1K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART C2
{
"Value" 47uF
"Source_Path" E:\LIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
"PAGE" 1
}
PART T1
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART T2
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART T3
{
"Value" TEST
"Source_Path" D:\DROPBOX\ORCAD LIBRARY\ROCK-CHIPS.OLB
}
PART C8
{
"Value" 0.1uF/16V
"Source_Path" E:\PROJECT\BGA441\MAINCHIP_DDR2_DDR3_V1.0.DSN
"PAGE" 2
}
PART R17
{
"Value" 10K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART R18
{
"Value" 100K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART R19
{
"Value" 10K
"Source_Path" D:\ORCAD LIB\LIB_E1A.OLB
}
PART C18
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C19
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C20
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
PART C21
{
"Value" 0.1uF
"Source_Path" D:\WORK\HCH\ORCADLIB\LIBRARY1.OLB
"Description" RoHS CHIP CAP 1nF +10/-10% X5R
}
}

*END*     OF ASCII OUTPUT FILE
