.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_SCL */
.set I2C_SCL__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set I2C_SCL__0__MASK, 0x04
.set I2C_SCL__0__PC, CYREG_PRT0_PC2
.set I2C_SCL__0__PORT, 0
.set I2C_SCL__0__SHIFT, 2
.set I2C_SCL__AG, CYREG_PRT0_AG
.set I2C_SCL__AMUX, CYREG_PRT0_AMUX
.set I2C_SCL__BIE, CYREG_PRT0_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT0_BYP
.set I2C_SCL__CTL, CYREG_PRT0_CTL
.set I2C_SCL__DM0, CYREG_PRT0_DM0
.set I2C_SCL__DM1, CYREG_PRT0_DM1
.set I2C_SCL__DM2, CYREG_PRT0_DM2
.set I2C_SCL__DR, CYREG_PRT0_DR
.set I2C_SCL__INP_DIS, CYREG_PRT0_INP_DIS
.set I2C_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set I2C_SCL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set I2C_SCL__LCD_EN, CYREG_PRT0_LCD_EN
.set I2C_SCL__MASK, 0x04
.set I2C_SCL__PORT, 0
.set I2C_SCL__PRT, CYREG_PRT0_PRT
.set I2C_SCL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT0_PS
.set I2C_SCL__SHIFT, 2
.set I2C_SCL__SLW, CYREG_PRT0_SLW

/* I2C_SDA */
.set I2C_SDA__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set I2C_SDA__0__MASK, 0x08
.set I2C_SDA__0__PC, CYREG_PRT0_PC3
.set I2C_SDA__0__PORT, 0
.set I2C_SDA__0__SHIFT, 3
.set I2C_SDA__AG, CYREG_PRT0_AG
.set I2C_SDA__AMUX, CYREG_PRT0_AMUX
.set I2C_SDA__BIE, CYREG_PRT0_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT0_BYP
.set I2C_SDA__CTL, CYREG_PRT0_CTL
.set I2C_SDA__DM0, CYREG_PRT0_DM0
.set I2C_SDA__DM1, CYREG_PRT0_DM1
.set I2C_SDA__DM2, CYREG_PRT0_DM2
.set I2C_SDA__DR, CYREG_PRT0_DR
.set I2C_SDA__INP_DIS, CYREG_PRT0_INP_DIS
.set I2C_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set I2C_SDA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set I2C_SDA__LCD_EN, CYREG_PRT0_LCD_EN
.set I2C_SDA__MASK, 0x08
.set I2C_SDA__PORT, 0
.set I2C_SDA__PRT, CYREG_PRT0_PRT
.set I2C_SDA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT0_PS
.set I2C_SDA__SHIFT, 3
.set I2C_SDA__SLW, CYREG_PRT0_SLW

/* GPS_Rx */
.set GPS_Rx__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set GPS_Rx__0__MASK, 0x10
.set GPS_Rx__0__PC, CYREG_PRT1_PC4
.set GPS_Rx__0__PORT, 1
.set GPS_Rx__0__SHIFT, 4
.set GPS_Rx__AG, CYREG_PRT1_AG
.set GPS_Rx__AMUX, CYREG_PRT1_AMUX
.set GPS_Rx__BIE, CYREG_PRT1_BIE
.set GPS_Rx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GPS_Rx__BYP, CYREG_PRT1_BYP
.set GPS_Rx__CTL, CYREG_PRT1_CTL
.set GPS_Rx__DM0, CYREG_PRT1_DM0
.set GPS_Rx__DM1, CYREG_PRT1_DM1
.set GPS_Rx__DM2, CYREG_PRT1_DM2
.set GPS_Rx__DR, CYREG_PRT1_DR
.set GPS_Rx__INP_DIS, CYREG_PRT1_INP_DIS
.set GPS_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GPS_Rx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GPS_Rx__LCD_EN, CYREG_PRT1_LCD_EN
.set GPS_Rx__MASK, 0x10
.set GPS_Rx__PORT, 1
.set GPS_Rx__PRT, CYREG_PRT1_PRT
.set GPS_Rx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GPS_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GPS_Rx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GPS_Rx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GPS_Rx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GPS_Rx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GPS_Rx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GPS_Rx__PS, CYREG_PRT1_PS
.set GPS_Rx__SHIFT, 4
.set GPS_Rx__SLW, CYREG_PRT1_SLW

/* GPS_Tx */
.set GPS_Tx__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set GPS_Tx__0__MASK, 0x08
.set GPS_Tx__0__PC, CYREG_PRT1_PC3
.set GPS_Tx__0__PORT, 1
.set GPS_Tx__0__SHIFT, 3
.set GPS_Tx__AG, CYREG_PRT1_AG
.set GPS_Tx__AMUX, CYREG_PRT1_AMUX
.set GPS_Tx__BIE, CYREG_PRT1_BIE
.set GPS_Tx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set GPS_Tx__BYP, CYREG_PRT1_BYP
.set GPS_Tx__CTL, CYREG_PRT1_CTL
.set GPS_Tx__DM0, CYREG_PRT1_DM0
.set GPS_Tx__DM1, CYREG_PRT1_DM1
.set GPS_Tx__DM2, CYREG_PRT1_DM2
.set GPS_Tx__DR, CYREG_PRT1_DR
.set GPS_Tx__INP_DIS, CYREG_PRT1_INP_DIS
.set GPS_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set GPS_Tx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set GPS_Tx__LCD_EN, CYREG_PRT1_LCD_EN
.set GPS_Tx__MASK, 0x08
.set GPS_Tx__PORT, 1
.set GPS_Tx__PRT, CYREG_PRT1_PRT
.set GPS_Tx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set GPS_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set GPS_Tx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set GPS_Tx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set GPS_Tx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set GPS_Tx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set GPS_Tx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set GPS_Tx__PS, CYREG_PRT1_PS
.set GPS_Tx__SHIFT, 3
.set GPS_Tx__SLW, CYREG_PRT1_SLW

/* ESP07_Rx */
.set ESP07_Rx__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set ESP07_Rx__0__MASK, 0x01
.set ESP07_Rx__0__PC, CYREG_PRT0_PC0
.set ESP07_Rx__0__PORT, 0
.set ESP07_Rx__0__SHIFT, 0
.set ESP07_Rx__AG, CYREG_PRT0_AG
.set ESP07_Rx__AMUX, CYREG_PRT0_AMUX
.set ESP07_Rx__BIE, CYREG_PRT0_BIE
.set ESP07_Rx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ESP07_Rx__BYP, CYREG_PRT0_BYP
.set ESP07_Rx__CTL, CYREG_PRT0_CTL
.set ESP07_Rx__DM0, CYREG_PRT0_DM0
.set ESP07_Rx__DM1, CYREG_PRT0_DM1
.set ESP07_Rx__DM2, CYREG_PRT0_DM2
.set ESP07_Rx__DR, CYREG_PRT0_DR
.set ESP07_Rx__INP_DIS, CYREG_PRT0_INP_DIS
.set ESP07_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ESP07_Rx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ESP07_Rx__LCD_EN, CYREG_PRT0_LCD_EN
.set ESP07_Rx__MASK, 0x01
.set ESP07_Rx__PORT, 0
.set ESP07_Rx__PRT, CYREG_PRT0_PRT
.set ESP07_Rx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ESP07_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ESP07_Rx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ESP07_Rx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ESP07_Rx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ESP07_Rx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ESP07_Rx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ESP07_Rx__PS, CYREG_PRT0_PS
.set ESP07_Rx__SHIFT, 0
.set ESP07_Rx__SLW, CYREG_PRT0_SLW

/* ESP07_Tx */
.set ESP07_Tx__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set ESP07_Tx__0__MASK, 0x02
.set ESP07_Tx__0__PC, CYREG_PRT0_PC1
.set ESP07_Tx__0__PORT, 0
.set ESP07_Tx__0__SHIFT, 1
.set ESP07_Tx__AG, CYREG_PRT0_AG
.set ESP07_Tx__AMUX, CYREG_PRT0_AMUX
.set ESP07_Tx__BIE, CYREG_PRT0_BIE
.set ESP07_Tx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ESP07_Tx__BYP, CYREG_PRT0_BYP
.set ESP07_Tx__CTL, CYREG_PRT0_CTL
.set ESP07_Tx__DM0, CYREG_PRT0_DM0
.set ESP07_Tx__DM1, CYREG_PRT0_DM1
.set ESP07_Tx__DM2, CYREG_PRT0_DM2
.set ESP07_Tx__DR, CYREG_PRT0_DR
.set ESP07_Tx__INP_DIS, CYREG_PRT0_INP_DIS
.set ESP07_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ESP07_Tx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ESP07_Tx__LCD_EN, CYREG_PRT0_LCD_EN
.set ESP07_Tx__MASK, 0x02
.set ESP07_Tx__PORT, 0
.set ESP07_Tx__PRT, CYREG_PRT0_PRT
.set ESP07_Tx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ESP07_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ESP07_Tx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ESP07_Tx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ESP07_Tx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ESP07_Tx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ESP07_Tx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ESP07_Tx__PS, CYREG_PRT0_PS
.set ESP07_Tx__SHIFT, 1
.set ESP07_Tx__SLW, CYREG_PRT0_SLW

/* FT232_Rx */
.set FT232_Rx__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set FT232_Rx__0__MASK, 0x40
.set FT232_Rx__0__PC, CYREG_PRT1_PC6
.set FT232_Rx__0__PORT, 1
.set FT232_Rx__0__SHIFT, 6
.set FT232_Rx__AG, CYREG_PRT1_AG
.set FT232_Rx__AMUX, CYREG_PRT1_AMUX
.set FT232_Rx__BIE, CYREG_PRT1_BIE
.set FT232_Rx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set FT232_Rx__BYP, CYREG_PRT1_BYP
.set FT232_Rx__CTL, CYREG_PRT1_CTL
.set FT232_Rx__DM0, CYREG_PRT1_DM0
.set FT232_Rx__DM1, CYREG_PRT1_DM1
.set FT232_Rx__DM2, CYREG_PRT1_DM2
.set FT232_Rx__DR, CYREG_PRT1_DR
.set FT232_Rx__INP_DIS, CYREG_PRT1_INP_DIS
.set FT232_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set FT232_Rx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set FT232_Rx__LCD_EN, CYREG_PRT1_LCD_EN
.set FT232_Rx__MASK, 0x40
.set FT232_Rx__PORT, 1
.set FT232_Rx__PRT, CYREG_PRT1_PRT
.set FT232_Rx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set FT232_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set FT232_Rx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set FT232_Rx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set FT232_Rx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set FT232_Rx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set FT232_Rx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set FT232_Rx__PS, CYREG_PRT1_PS
.set FT232_Rx__SHIFT, 6
.set FT232_Rx__SLW, CYREG_PRT1_SLW

/* FT232_Tx */
.set FT232_Tx__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set FT232_Tx__0__MASK, 0x20
.set FT232_Tx__0__PC, CYREG_PRT1_PC5
.set FT232_Tx__0__PORT, 1
.set FT232_Tx__0__SHIFT, 5
.set FT232_Tx__AG, CYREG_PRT1_AG
.set FT232_Tx__AMUX, CYREG_PRT1_AMUX
.set FT232_Tx__BIE, CYREG_PRT1_BIE
.set FT232_Tx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set FT232_Tx__BYP, CYREG_PRT1_BYP
.set FT232_Tx__CTL, CYREG_PRT1_CTL
.set FT232_Tx__DM0, CYREG_PRT1_DM0
.set FT232_Tx__DM1, CYREG_PRT1_DM1
.set FT232_Tx__DM2, CYREG_PRT1_DM2
.set FT232_Tx__DR, CYREG_PRT1_DR
.set FT232_Tx__INP_DIS, CYREG_PRT1_INP_DIS
.set FT232_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set FT232_Tx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set FT232_Tx__LCD_EN, CYREG_PRT1_LCD_EN
.set FT232_Tx__MASK, 0x20
.set FT232_Tx__PORT, 1
.set FT232_Tx__PRT, CYREG_PRT1_PRT
.set FT232_Tx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set FT232_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set FT232_Tx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set FT232_Tx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set FT232_Tx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set FT232_Tx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set FT232_Tx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set FT232_Tx__PS, CYREG_PRT1_PS
.set FT232_Tx__SHIFT, 5
.set FT232_Tx__SLW, CYREG_PRT1_SLW

/* GPS_UART_BUART */
.set GPS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set GPS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set GPS_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set GPS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set GPS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set GPS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set GPS_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set GPS_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set GPS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set GPS_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set GPS_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set GPS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GPS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set GPS_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set GPS_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set GPS_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set GPS_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set GPS_UART_BUART_sRX_RxSts__3__POS, 3
.set GPS_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set GPS_UART_BUART_sRX_RxSts__4__POS, 4
.set GPS_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set GPS_UART_BUART_sRX_RxSts__5__POS, 5
.set GPS_UART_BUART_sRX_RxSts__MASK, 0x38
.set GPS_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set GPS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set GPS_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set GPS_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set GPS_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set GPS_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set GPS_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set GPS_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set GPS_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set GPS_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set GPS_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set GPS_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set GPS_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set GPS_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set GPS_UART_BUART_sTX_TxSts__0__POS, 0
.set GPS_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set GPS_UART_BUART_sTX_TxSts__1__POS, 1
.set GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set GPS_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set GPS_UART_BUART_sTX_TxSts__2__POS, 2
.set GPS_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set GPS_UART_BUART_sTX_TxSts__3__POS, 3
.set GPS_UART_BUART_sTX_TxSts__MASK, 0x0F
.set GPS_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set GPS_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set GPS_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST

/* GPS_UART_IntClock */
.set GPS_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set GPS_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set GPS_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set GPS_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set GPS_UART_IntClock__INDEX, 0x05
.set GPS_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set GPS_UART_IntClock__PM_ACT_MSK, 0x20
.set GPS_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set GPS_UART_IntClock__PM_STBY_MSK, 0x20

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__INDEX, 0x04
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x10
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x10

/* RF_Enable */
.set RF_Enable__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set RF_Enable__0__MASK, 0x04
.set RF_Enable__0__PC, CYREG_PRT12_PC2
.set RF_Enable__0__PORT, 12
.set RF_Enable__0__SHIFT, 2
.set RF_Enable__AG, CYREG_PRT12_AG
.set RF_Enable__BIE, CYREG_PRT12_BIE
.set RF_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RF_Enable__BYP, CYREG_PRT12_BYP
.set RF_Enable__DM0, CYREG_PRT12_DM0
.set RF_Enable__DM1, CYREG_PRT12_DM1
.set RF_Enable__DM2, CYREG_PRT12_DM2
.set RF_Enable__DR, CYREG_PRT12_DR
.set RF_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set RF_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RF_Enable__MASK, 0x04
.set RF_Enable__PORT, 12
.set RF_Enable__PRT, CYREG_PRT12_PRT
.set RF_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RF_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RF_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RF_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RF_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RF_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RF_Enable__PS, CYREG_PRT12_PS
.set RF_Enable__SHIFT, 2
.set RF_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RF_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RF_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RF_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RF_Enable__SLW, CYREG_PRT12_SLW

/* ESP07_UART_BUART */
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set ESP07_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set ESP07_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set ESP07_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set ESP07_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set ESP07_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set ESP07_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set ESP07_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ESP07_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set ESP07_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set ESP07_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set ESP07_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set ESP07_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set ESP07_UART_BUART_sRX_RxSts__3__POS, 3
.set ESP07_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set ESP07_UART_BUART_sRX_RxSts__4__POS, 4
.set ESP07_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set ESP07_UART_BUART_sRX_RxSts__5__POS, 5
.set ESP07_UART_BUART_sRX_RxSts__MASK, 0x38
.set ESP07_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set ESP07_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ESP07_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set ESP07_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set ESP07_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set ESP07_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set ESP07_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set ESP07_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set ESP07_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set ESP07_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ESP07_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set ESP07_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set ESP07_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set ESP07_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ESP07_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ESP07_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set ESP07_UART_BUART_sTX_TxSts__0__POS, 0
.set ESP07_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set ESP07_UART_BUART_sTX_TxSts__1__POS, 1
.set ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ESP07_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set ESP07_UART_BUART_sTX_TxSts__2__POS, 2
.set ESP07_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set ESP07_UART_BUART_sTX_TxSts__3__POS, 3
.set ESP07_UART_BUART_sTX_TxSts__MASK, 0x0F
.set ESP07_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set ESP07_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ESP07_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ESP07_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ESP07_UART_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set ESP07_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set ESP07_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB13_ST

/* ESP07_UART_IntClock */
.set ESP07_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ESP07_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ESP07_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ESP07_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ESP07_UART_IntClock__INDEX, 0x03
.set ESP07_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ESP07_UART_IntClock__PM_ACT_MSK, 0x08
.set ESP07_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ESP07_UART_IntClock__PM_STBY_MSK, 0x08

/* FT232_UART_BUART */
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set FT232_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set FT232_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set FT232_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set FT232_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set FT232_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set FT232_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set FT232_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set FT232_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set FT232_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set FT232_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set FT232_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set FT232_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set FT232_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set FT232_UART_BUART_sRX_RxSts__3__POS, 3
.set FT232_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set FT232_UART_BUART_sRX_RxSts__4__POS, 4
.set FT232_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set FT232_UART_BUART_sRX_RxSts__5__POS, 5
.set FT232_UART_BUART_sRX_RxSts__MASK, 0x38
.set FT232_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set FT232_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set FT232_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set FT232_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set FT232_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set FT232_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set FT232_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set FT232_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set FT232_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set FT232_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set FT232_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set FT232_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set FT232_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set FT232_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set FT232_UART_BUART_sTX_TxSts__0__POS, 0
.set FT232_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set FT232_UART_BUART_sTX_TxSts__1__POS, 1
.set FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set FT232_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set FT232_UART_BUART_sTX_TxSts__2__POS, 2
.set FT232_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set FT232_UART_BUART_sTX_TxSts__3__POS, 3
.set FT232_UART_BUART_sTX_TxSts__MASK, 0x0F
.set FT232_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set FT232_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set FT232_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* FT232_UART_IntClock */
.set FT232_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set FT232_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set FT232_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set FT232_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set FT232_UART_IntClock__INDEX, 0x02
.set FT232_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set FT232_UART_IntClock__PM_ACT_MSK, 0x04
.set FT232_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set FT232_UART_IntClock__PM_STBY_MSK, 0x04

/* FT232_UART_RXInternalInterrupt */
.set FT232_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FT232_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FT232_UART_RXInternalInterrupt__INTC_MASK, 0x40
.set FT232_UART_RXInternalInterrupt__INTC_NUMBER, 6
.set FT232_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set FT232_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set FT232_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FT232_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Onboard_LED */
.set Onboard_LED__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Onboard_LED__0__MASK, 0x10
.set Onboard_LED__0__PC, CYREG_IO_PC_PRT15_PC4
.set Onboard_LED__0__PORT, 15
.set Onboard_LED__0__SHIFT, 4
.set Onboard_LED__AG, CYREG_PRT15_AG
.set Onboard_LED__AMUX, CYREG_PRT15_AMUX
.set Onboard_LED__BIE, CYREG_PRT15_BIE
.set Onboard_LED__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Onboard_LED__BYP, CYREG_PRT15_BYP
.set Onboard_LED__CTL, CYREG_PRT15_CTL
.set Onboard_LED__DM0, CYREG_PRT15_DM0
.set Onboard_LED__DM1, CYREG_PRT15_DM1
.set Onboard_LED__DM2, CYREG_PRT15_DM2
.set Onboard_LED__DR, CYREG_PRT15_DR
.set Onboard_LED__INP_DIS, CYREG_PRT15_INP_DIS
.set Onboard_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Onboard_LED__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Onboard_LED__LCD_EN, CYREG_PRT15_LCD_EN
.set Onboard_LED__MASK, 0x10
.set Onboard_LED__PORT, 15
.set Onboard_LED__PRT, CYREG_PRT15_PRT
.set Onboard_LED__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Onboard_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Onboard_LED__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Onboard_LED__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Onboard_LED__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Onboard_LED__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Onboard_LED__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Onboard_LED__PS, CYREG_PRT15_PS
.set Onboard_LED__SHIFT, 4
.set Onboard_LED__SLW, CYREG_PRT15_SLW

/* RX_PWM_Left */
.set RX_PWM_Left__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RX_PWM_Left__0__MASK, 0x40
.set RX_PWM_Left__0__PC, CYREG_PRT2_PC6
.set RX_PWM_Left__0__PORT, 2
.set RX_PWM_Left__0__SHIFT, 6
.set RX_PWM_Left__AG, CYREG_PRT2_AG
.set RX_PWM_Left__AMUX, CYREG_PRT2_AMUX
.set RX_PWM_Left__BIE, CYREG_PRT2_BIE
.set RX_PWM_Left__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RX_PWM_Left__BYP, CYREG_PRT2_BYP
.set RX_PWM_Left__CTL, CYREG_PRT2_CTL
.set RX_PWM_Left__DM0, CYREG_PRT2_DM0
.set RX_PWM_Left__DM1, CYREG_PRT2_DM1
.set RX_PWM_Left__DM2, CYREG_PRT2_DM2
.set RX_PWM_Left__DR, CYREG_PRT2_DR
.set RX_PWM_Left__INP_DIS, CYREG_PRT2_INP_DIS
.set RX_PWM_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RX_PWM_Left__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RX_PWM_Left__LCD_EN, CYREG_PRT2_LCD_EN
.set RX_PWM_Left__MASK, 0x40
.set RX_PWM_Left__PORT, 2
.set RX_PWM_Left__PRT, CYREG_PRT2_PRT
.set RX_PWM_Left__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RX_PWM_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RX_PWM_Left__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RX_PWM_Left__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RX_PWM_Left__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RX_PWM_Left__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RX_PWM_Left__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RX_PWM_Left__PS, CYREG_PRT2_PS
.set RX_PWM_Left__SHIFT, 6
.set RX_PWM_Left__SLW, CYREG_PRT2_SLW

/* Decoder_Left_A */
.set Decoder_Left_A__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Decoder_Left_A__0__MASK, 0x04
.set Decoder_Left_A__0__PC, CYREG_IO_PC_PRT15_PC2
.set Decoder_Left_A__0__PORT, 15
.set Decoder_Left_A__0__SHIFT, 2
.set Decoder_Left_A__AG, CYREG_PRT15_AG
.set Decoder_Left_A__AMUX, CYREG_PRT15_AMUX
.set Decoder_Left_A__BIE, CYREG_PRT15_BIE
.set Decoder_Left_A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Decoder_Left_A__BYP, CYREG_PRT15_BYP
.set Decoder_Left_A__CTL, CYREG_PRT15_CTL
.set Decoder_Left_A__DM0, CYREG_PRT15_DM0
.set Decoder_Left_A__DM1, CYREG_PRT15_DM1
.set Decoder_Left_A__DM2, CYREG_PRT15_DM2
.set Decoder_Left_A__DR, CYREG_PRT15_DR
.set Decoder_Left_A__INP_DIS, CYREG_PRT15_INP_DIS
.set Decoder_Left_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Decoder_Left_A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Decoder_Left_A__LCD_EN, CYREG_PRT15_LCD_EN
.set Decoder_Left_A__MASK, 0x04
.set Decoder_Left_A__PORT, 15
.set Decoder_Left_A__PRT, CYREG_PRT15_PRT
.set Decoder_Left_A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Decoder_Left_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Decoder_Left_A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Decoder_Left_A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Decoder_Left_A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Decoder_Left_A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Decoder_Left_A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Decoder_Left_A__PS, CYREG_PRT15_PS
.set Decoder_Left_A__SHIFT, 2
.set Decoder_Left_A__SLW, CYREG_PRT15_SLW

/* Decoder_Left_B */
.set Decoder_Left_B__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Decoder_Left_B__0__MASK, 0x08
.set Decoder_Left_B__0__PC, CYREG_IO_PC_PRT15_PC3
.set Decoder_Left_B__0__PORT, 15
.set Decoder_Left_B__0__SHIFT, 3
.set Decoder_Left_B__AG, CYREG_PRT15_AG
.set Decoder_Left_B__AMUX, CYREG_PRT15_AMUX
.set Decoder_Left_B__BIE, CYREG_PRT15_BIE
.set Decoder_Left_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Decoder_Left_B__BYP, CYREG_PRT15_BYP
.set Decoder_Left_B__CTL, CYREG_PRT15_CTL
.set Decoder_Left_B__DM0, CYREG_PRT15_DM0
.set Decoder_Left_B__DM1, CYREG_PRT15_DM1
.set Decoder_Left_B__DM2, CYREG_PRT15_DM2
.set Decoder_Left_B__DR, CYREG_PRT15_DR
.set Decoder_Left_B__INP_DIS, CYREG_PRT15_INP_DIS
.set Decoder_Left_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Decoder_Left_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Decoder_Left_B__LCD_EN, CYREG_PRT15_LCD_EN
.set Decoder_Left_B__MASK, 0x08
.set Decoder_Left_B__PORT, 15
.set Decoder_Left_B__PRT, CYREG_PRT15_PRT
.set Decoder_Left_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Decoder_Left_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Decoder_Left_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Decoder_Left_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Decoder_Left_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Decoder_Left_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Decoder_Left_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Decoder_Left_B__PS, CYREG_PRT15_PS
.set Decoder_Left_B__SHIFT, 3
.set Decoder_Left_B__SLW, CYREG_PRT15_SLW

/* Decoder_Left_bQuadDec */
.set Decoder_Left_bQuadDec_Stsreg__0__MASK, 0x01
.set Decoder_Left_bQuadDec_Stsreg__0__POS, 0
.set Decoder_Left_bQuadDec_Stsreg__1__MASK, 0x02
.set Decoder_Left_bQuadDec_Stsreg__1__POS, 1
.set Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Decoder_Left_bQuadDec_Stsreg__2__MASK, 0x04
.set Decoder_Left_bQuadDec_Stsreg__2__POS, 2
.set Decoder_Left_bQuadDec_Stsreg__3__MASK, 0x08
.set Decoder_Left_bQuadDec_Stsreg__3__POS, 3
.set Decoder_Left_bQuadDec_Stsreg__MASK, 0x0F
.set Decoder_Left_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Decoder_Left_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Decoder_Left_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Decoder_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Decoder_Left_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Decoder_Left_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Decoder_Left_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* Decoder_Left_Cnt16_CounterUDB */
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Decoder_Left_isr */
.set Decoder_Left_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Decoder_Left_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Decoder_Left_isr__INTC_MASK, 0x10
.set Decoder_Left_isr__INTC_NUMBER, 4
.set Decoder_Left_isr__INTC_PRIOR_NUM, 7
.set Decoder_Left_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set Decoder_Left_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Decoder_Left_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FT232_Detect */
.set FT232_Detect__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set FT232_Detect__0__MASK, 0x80
.set FT232_Detect__0__PC, CYREG_PRT1_PC7
.set FT232_Detect__0__PORT, 1
.set FT232_Detect__0__SHIFT, 7
.set FT232_Detect__AG, CYREG_PRT1_AG
.set FT232_Detect__AMUX, CYREG_PRT1_AMUX
.set FT232_Detect__BIE, CYREG_PRT1_BIE
.set FT232_Detect__BIT_MASK, CYREG_PRT1_BIT_MASK
.set FT232_Detect__BYP, CYREG_PRT1_BYP
.set FT232_Detect__CTL, CYREG_PRT1_CTL
.set FT232_Detect__DM0, CYREG_PRT1_DM0
.set FT232_Detect__DM1, CYREG_PRT1_DM1
.set FT232_Detect__DM2, CYREG_PRT1_DM2
.set FT232_Detect__DR, CYREG_PRT1_DR
.set FT232_Detect__INP_DIS, CYREG_PRT1_INP_DIS
.set FT232_Detect__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set FT232_Detect__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set FT232_Detect__LCD_EN, CYREG_PRT1_LCD_EN
.set FT232_Detect__MASK, 0x80
.set FT232_Detect__PORT, 1
.set FT232_Detect__PRT, CYREG_PRT1_PRT
.set FT232_Detect__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set FT232_Detect__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set FT232_Detect__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set FT232_Detect__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set FT232_Detect__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set FT232_Detect__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set FT232_Detect__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set FT232_Detect__PS, CYREG_PRT1_PS
.set FT232_Detect__SHIFT, 7
.set FT232_Detect__SLW, CYREG_PRT1_SLW

/* RX_PWM_Right */
.set RX_PWM_Right__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set RX_PWM_Right__0__MASK, 0x80
.set RX_PWM_Right__0__PC, CYREG_PRT2_PC7
.set RX_PWM_Right__0__PORT, 2
.set RX_PWM_Right__0__SHIFT, 7
.set RX_PWM_Right__AG, CYREG_PRT2_AG
.set RX_PWM_Right__AMUX, CYREG_PRT2_AMUX
.set RX_PWM_Right__BIE, CYREG_PRT2_BIE
.set RX_PWM_Right__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RX_PWM_Right__BYP, CYREG_PRT2_BYP
.set RX_PWM_Right__CTL, CYREG_PRT2_CTL
.set RX_PWM_Right__DM0, CYREG_PRT2_DM0
.set RX_PWM_Right__DM1, CYREG_PRT2_DM1
.set RX_PWM_Right__DM2, CYREG_PRT2_DM2
.set RX_PWM_Right__DR, CYREG_PRT2_DR
.set RX_PWM_Right__INP_DIS, CYREG_PRT2_INP_DIS
.set RX_PWM_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RX_PWM_Right__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RX_PWM_Right__LCD_EN, CYREG_PRT2_LCD_EN
.set RX_PWM_Right__MASK, 0x80
.set RX_PWM_Right__PORT, 2
.set RX_PWM_Right__PRT, CYREG_PRT2_PRT
.set RX_PWM_Right__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RX_PWM_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RX_PWM_Right__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RX_PWM_Right__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RX_PWM_Right__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RX_PWM_Right__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RX_PWM_Right__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RX_PWM_Right__PS, CYREG_PRT2_PS
.set RX_PWM_Right__SHIFT, 7
.set RX_PWM_Right__SLW, CYREG_PRT2_SLW

/* Counter_Clock */
.set Counter_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Counter_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Counter_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Counter_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Counter_Clock__INDEX, 0x01
.set Counter_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Counter_Clock__PM_ACT_MSK, 0x02
.set Counter_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Counter_Clock__PM_STBY_MSK, 0x02

/* Decoder_Clock */
.set Decoder_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Decoder_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Decoder_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Decoder_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Decoder_Clock__INDEX, 0x00
.set Decoder_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Decoder_Clock__PM_ACT_MSK, 0x01
.set Decoder_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Decoder_Clock__PM_STBY_MSK, 0x01

/* Decoder_Right_A */
.set Decoder_Right_A__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Decoder_Right_A__0__MASK, 0x02
.set Decoder_Right_A__0__PC, CYREG_IO_PC_PRT15_PC1
.set Decoder_Right_A__0__PORT, 15
.set Decoder_Right_A__0__SHIFT, 1
.set Decoder_Right_A__AG, CYREG_PRT15_AG
.set Decoder_Right_A__AMUX, CYREG_PRT15_AMUX
.set Decoder_Right_A__BIE, CYREG_PRT15_BIE
.set Decoder_Right_A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Decoder_Right_A__BYP, CYREG_PRT15_BYP
.set Decoder_Right_A__CTL, CYREG_PRT15_CTL
.set Decoder_Right_A__DM0, CYREG_PRT15_DM0
.set Decoder_Right_A__DM1, CYREG_PRT15_DM1
.set Decoder_Right_A__DM2, CYREG_PRT15_DM2
.set Decoder_Right_A__DR, CYREG_PRT15_DR
.set Decoder_Right_A__INP_DIS, CYREG_PRT15_INP_DIS
.set Decoder_Right_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Decoder_Right_A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Decoder_Right_A__LCD_EN, CYREG_PRT15_LCD_EN
.set Decoder_Right_A__MASK, 0x02
.set Decoder_Right_A__PORT, 15
.set Decoder_Right_A__PRT, CYREG_PRT15_PRT
.set Decoder_Right_A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Decoder_Right_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Decoder_Right_A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Decoder_Right_A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Decoder_Right_A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Decoder_Right_A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Decoder_Right_A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Decoder_Right_A__PS, CYREG_PRT15_PS
.set Decoder_Right_A__SHIFT, 1
.set Decoder_Right_A__SLW, CYREG_PRT15_SLW

/* Decoder_Right_B */
.set Decoder_Right_B__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Decoder_Right_B__0__MASK, 0x01
.set Decoder_Right_B__0__PC, CYREG_IO_PC_PRT15_PC0
.set Decoder_Right_B__0__PORT, 15
.set Decoder_Right_B__0__SHIFT, 0
.set Decoder_Right_B__AG, CYREG_PRT15_AG
.set Decoder_Right_B__AMUX, CYREG_PRT15_AMUX
.set Decoder_Right_B__BIE, CYREG_PRT15_BIE
.set Decoder_Right_B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Decoder_Right_B__BYP, CYREG_PRT15_BYP
.set Decoder_Right_B__CTL, CYREG_PRT15_CTL
.set Decoder_Right_B__DM0, CYREG_PRT15_DM0
.set Decoder_Right_B__DM1, CYREG_PRT15_DM1
.set Decoder_Right_B__DM2, CYREG_PRT15_DM2
.set Decoder_Right_B__DR, CYREG_PRT15_DR
.set Decoder_Right_B__INP_DIS, CYREG_PRT15_INP_DIS
.set Decoder_Right_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Decoder_Right_B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Decoder_Right_B__LCD_EN, CYREG_PRT15_LCD_EN
.set Decoder_Right_B__MASK, 0x01
.set Decoder_Right_B__PORT, 15
.set Decoder_Right_B__PRT, CYREG_PRT15_PRT
.set Decoder_Right_B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Decoder_Right_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Decoder_Right_B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Decoder_Right_B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Decoder_Right_B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Decoder_Right_B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Decoder_Right_B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Decoder_Right_B__PS, CYREG_PRT15_PS
.set Decoder_Right_B__SHIFT, 0
.set Decoder_Right_B__SLW, CYREG_PRT15_SLW

/* Decoder_Right_bQuadDec */
.set Decoder_Right_bQuadDec_Stsreg__0__MASK, 0x01
.set Decoder_Right_bQuadDec_Stsreg__0__POS, 0
.set Decoder_Right_bQuadDec_Stsreg__1__MASK, 0x02
.set Decoder_Right_bQuadDec_Stsreg__1__POS, 1
.set Decoder_Right_bQuadDec_Stsreg__2__MASK, 0x04
.set Decoder_Right_bQuadDec_Stsreg__2__POS, 2
.set Decoder_Right_bQuadDec_Stsreg__3__MASK, 0x08
.set Decoder_Right_bQuadDec_Stsreg__3__POS, 3
.set Decoder_Right_bQuadDec_Stsreg__MASK, 0x0F
.set Decoder_Right_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Decoder_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Decoder_Right_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Decoder_Right_Cnt16_CounterUDB */
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB01_ST

/* Decoder_Right_isr */
.set Decoder_Right_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Decoder_Right_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Decoder_Right_isr__INTC_MASK, 0x20
.set Decoder_Right_isr__INTC_NUMBER, 5
.set Decoder_Right_isr__INTC_PRIOR_NUM, 7
.set Decoder_Right_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set Decoder_Right_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Decoder_Right_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* GPS_Interrupt */
.set GPS_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set GPS_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set GPS_Interrupt__INTC_MASK, 0x02
.set GPS_Interrupt__INTC_NUMBER, 1
.set GPS_Interrupt__INTC_PRIOR_NUM, 7
.set GPS_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set GPS_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set GPS_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Left_Rear_PWMHW */
.set PWM_Left_Rear_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_Left_Rear_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_Left_Rear_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_Left_Rear_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_Left_Rear_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_Left_Rear_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_Left_Rear_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_Left_Rear_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_Left_Rear_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_Left_Rear_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Left_Rear_PWMHW__PM_ACT_MSK, 0x02
.set PWM_Left_Rear_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Left_Rear_PWMHW__PM_STBY_MSK, 0x02
.set PWM_Left_Rear_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_Left_Rear_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_Left_Rear_PWMHW__SR0, CYREG_TMR1_SR0

/* PWM_Left_Front_PWMHW */
.set PWM_Left_Front_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_Left_Front_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_Left_Front_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_Left_Front_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_Left_Front_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_Left_Front_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_Left_Front_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_Left_Front_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_Left_Front_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_Left_Front_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Left_Front_PWMHW__PM_ACT_MSK, 0x01
.set PWM_Left_Front_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Left_Front_PWMHW__PM_STBY_MSK, 0x01
.set PWM_Left_Front_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_Left_Front_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_Left_Front_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_Right_Rear_PWMHW */
.set PWM_Right_Rear_PWMHW__CAP0, CYREG_TMR3_CAP0
.set PWM_Right_Rear_PWMHW__CAP1, CYREG_TMR3_CAP1
.set PWM_Right_Rear_PWMHW__CFG0, CYREG_TMR3_CFG0
.set PWM_Right_Rear_PWMHW__CFG1, CYREG_TMR3_CFG1
.set PWM_Right_Rear_PWMHW__CFG2, CYREG_TMR3_CFG2
.set PWM_Right_Rear_PWMHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set PWM_Right_Rear_PWMHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set PWM_Right_Rear_PWMHW__PER0, CYREG_TMR3_PER0
.set PWM_Right_Rear_PWMHW__PER1, CYREG_TMR3_PER1
.set PWM_Right_Rear_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Right_Rear_PWMHW__PM_ACT_MSK, 0x08
.set PWM_Right_Rear_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Right_Rear_PWMHW__PM_STBY_MSK, 0x08
.set PWM_Right_Rear_PWMHW__RT0, CYREG_TMR3_RT0
.set PWM_Right_Rear_PWMHW__RT1, CYREG_TMR3_RT1
.set PWM_Right_Rear_PWMHW__SR0, CYREG_TMR3_SR0

/* Debouncer_Clock */
.set Debouncer_Clock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Debouncer_Clock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Debouncer_Clock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Debouncer_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Debouncer_Clock__INDEX, 0x06
.set Debouncer_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debouncer_Clock__PM_ACT_MSK, 0x40
.set Debouncer_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debouncer_Clock__PM_STBY_MSK, 0x40

/* ESP07_Interrupt */
.set ESP07_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ESP07_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ESP07_Interrupt__INTC_MASK, 0x01
.set ESP07_Interrupt__INTC_NUMBER, 0
.set ESP07_Interrupt__INTC_PRIOR_NUM, 7
.set ESP07_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ESP07_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ESP07_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Right_Front_PWMHW */
.set PWM_Right_Front_PWMHW__CAP0, CYREG_TMR2_CAP0
.set PWM_Right_Front_PWMHW__CAP1, CYREG_TMR2_CAP1
.set PWM_Right_Front_PWMHW__CFG0, CYREG_TMR2_CFG0
.set PWM_Right_Front_PWMHW__CFG1, CYREG_TMR2_CFG1
.set PWM_Right_Front_PWMHW__CFG2, CYREG_TMR2_CFG2
.set PWM_Right_Front_PWMHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set PWM_Right_Front_PWMHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set PWM_Right_Front_PWMHW__PER0, CYREG_TMR2_PER0
.set PWM_Right_Front_PWMHW__PER1, CYREG_TMR2_PER1
.set PWM_Right_Front_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Right_Front_PWMHW__PM_ACT_MSK, 0x04
.set PWM_Right_Front_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Right_Front_PWMHW__PM_STBY_MSK, 0x04
.set PWM_Right_Front_PWMHW__RT0, CYREG_TMR2_RT0
.set PWM_Right_Front_PWMHW__RT1, CYREG_TMR2_RT1
.set PWM_Right_Front_PWMHW__SR0, CYREG_TMR2_SR0

/* Timer_Channel_Left_TimerUDB */
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB14_A0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB14_A1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB14_D0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB14_D1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB14_F0
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB14_F1
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL

/* Direction_Left_Rear */
.set Direction_Left_Rear_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_Left_Rear_Sync_ctrl_reg__0__POS, 0
.set Direction_Left_Rear_Sync_ctrl_reg__1__MASK, 0x02
.set Direction_Left_Rear_Sync_ctrl_reg__1__POS, 1
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Direction_Left_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Direction_Left_Rear_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Direction_Left_Rear_Sync_ctrl_reg__MASK, 0x03
.set Direction_Left_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Direction_Left_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Direction_Left_Rear_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Motor_Left_Rear_PWM */
.set Motor_Left_Rear_PWM__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Motor_Left_Rear_PWM__0__MASK, 0x40
.set Motor_Left_Rear_PWM__0__PC, CYREG_PRT0_PC6
.set Motor_Left_Rear_PWM__0__PORT, 0
.set Motor_Left_Rear_PWM__0__SHIFT, 6
.set Motor_Left_Rear_PWM__AG, CYREG_PRT0_AG
.set Motor_Left_Rear_PWM__AMUX, CYREG_PRT0_AMUX
.set Motor_Left_Rear_PWM__BIE, CYREG_PRT0_BIE
.set Motor_Left_Rear_PWM__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Left_Rear_PWM__BYP, CYREG_PRT0_BYP
.set Motor_Left_Rear_PWM__CTL, CYREG_PRT0_CTL
.set Motor_Left_Rear_PWM__DM0, CYREG_PRT0_DM0
.set Motor_Left_Rear_PWM__DM1, CYREG_PRT0_DM1
.set Motor_Left_Rear_PWM__DM2, CYREG_PRT0_DM2
.set Motor_Left_Rear_PWM__DR, CYREG_PRT0_DR
.set Motor_Left_Rear_PWM__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Left_Rear_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Left_Rear_PWM__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Left_Rear_PWM__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Left_Rear_PWM__MASK, 0x40
.set Motor_Left_Rear_PWM__PORT, 0
.set Motor_Left_Rear_PWM__PRT, CYREG_PRT0_PRT
.set Motor_Left_Rear_PWM__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Left_Rear_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Left_Rear_PWM__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Left_Rear_PWM__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Left_Rear_PWM__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Left_Rear_PWM__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Left_Rear_PWM__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Left_Rear_PWM__PS, CYREG_PRT0_PS
.set Motor_Left_Rear_PWM__SHIFT, 6
.set Motor_Left_Rear_PWM__SLW, CYREG_PRT0_SLW

/* Timer_Channel_Right_TimerUDB */
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* Direction_Left_Front */
.set Direction_Left_Front_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_Left_Front_Sync_ctrl_reg__0__POS, 0
.set Direction_Left_Front_Sync_ctrl_reg__1__MASK, 0x02
.set Direction_Left_Front_Sync_ctrl_reg__1__POS, 1
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Direction_Left_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Direction_Left_Front_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Direction_Left_Front_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Direction_Left_Front_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Direction_Left_Front_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Direction_Left_Front_Sync_ctrl_reg__MASK, 0x03
.set Direction_Left_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Direction_Left_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Direction_Left_Front_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* Direction_Right_Rear */
.set Direction_Right_Rear_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_Right_Rear_Sync_ctrl_reg__0__POS, 0
.set Direction_Right_Rear_Sync_ctrl_reg__1__MASK, 0x02
.set Direction_Right_Rear_Sync_ctrl_reg__1__POS, 1
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Direction_Right_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Direction_Right_Rear_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Direction_Right_Rear_Sync_ctrl_reg__MASK, 0x03
.set Direction_Right_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Direction_Right_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Direction_Right_Rear_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* Motor_Left_Front_PWM */
.set Motor_Left_Front_PWM__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Motor_Left_Front_PWM__0__MASK, 0x20
.set Motor_Left_Front_PWM__0__PC, CYREG_PRT2_PC5
.set Motor_Left_Front_PWM__0__PORT, 2
.set Motor_Left_Front_PWM__0__SHIFT, 5
.set Motor_Left_Front_PWM__AG, CYREG_PRT2_AG
.set Motor_Left_Front_PWM__AMUX, CYREG_PRT2_AMUX
.set Motor_Left_Front_PWM__BIE, CYREG_PRT2_BIE
.set Motor_Left_Front_PWM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Left_Front_PWM__BYP, CYREG_PRT2_BYP
.set Motor_Left_Front_PWM__CTL, CYREG_PRT2_CTL
.set Motor_Left_Front_PWM__DM0, CYREG_PRT2_DM0
.set Motor_Left_Front_PWM__DM1, CYREG_PRT2_DM1
.set Motor_Left_Front_PWM__DM2, CYREG_PRT2_DM2
.set Motor_Left_Front_PWM__DR, CYREG_PRT2_DR
.set Motor_Left_Front_PWM__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Left_Front_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Left_Front_PWM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Left_Front_PWM__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Left_Front_PWM__MASK, 0x20
.set Motor_Left_Front_PWM__PORT, 2
.set Motor_Left_Front_PWM__PRT, CYREG_PRT2_PRT
.set Motor_Left_Front_PWM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Left_Front_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Left_Front_PWM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Left_Front_PWM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Left_Front_PWM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Left_Front_PWM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Left_Front_PWM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Left_Front_PWM__PS, CYREG_PRT2_PS
.set Motor_Left_Front_PWM__SHIFT, 5
.set Motor_Left_Front_PWM__SLW, CYREG_PRT2_SLW

/* Motor_Right_Rear_PWM */
.set Motor_Right_Rear_PWM__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set Motor_Right_Rear_PWM__0__MASK, 0x01
.set Motor_Right_Rear_PWM__0__PC, CYREG_PRT1_PC0
.set Motor_Right_Rear_PWM__0__PORT, 1
.set Motor_Right_Rear_PWM__0__SHIFT, 0
.set Motor_Right_Rear_PWM__AG, CYREG_PRT1_AG
.set Motor_Right_Rear_PWM__AMUX, CYREG_PRT1_AMUX
.set Motor_Right_Rear_PWM__BIE, CYREG_PRT1_BIE
.set Motor_Right_Rear_PWM__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_Right_Rear_PWM__BYP, CYREG_PRT1_BYP
.set Motor_Right_Rear_PWM__CTL, CYREG_PRT1_CTL
.set Motor_Right_Rear_PWM__DM0, CYREG_PRT1_DM0
.set Motor_Right_Rear_PWM__DM1, CYREG_PRT1_DM1
.set Motor_Right_Rear_PWM__DM2, CYREG_PRT1_DM2
.set Motor_Right_Rear_PWM__DR, CYREG_PRT1_DR
.set Motor_Right_Rear_PWM__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_Right_Rear_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_Right_Rear_PWM__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_Right_Rear_PWM__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_Right_Rear_PWM__MASK, 0x01
.set Motor_Right_Rear_PWM__PORT, 1
.set Motor_Right_Rear_PWM__PRT, CYREG_PRT1_PRT
.set Motor_Right_Rear_PWM__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_Right_Rear_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_Right_Rear_PWM__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_Right_Rear_PWM__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_Right_Rear_PWM__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_Right_Rear_PWM__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_Right_Rear_PWM__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_Right_Rear_PWM__PS, CYREG_PRT1_PS
.set Motor_Right_Rear_PWM__SHIFT, 0
.set Motor_Right_Rear_PWM__SLW, CYREG_PRT1_SLW

/* Direction_Right_Front */
.set Direction_Right_Front_Sync_ctrl_reg__0__MASK, 0x01
.set Direction_Right_Front_Sync_ctrl_reg__0__POS, 0
.set Direction_Right_Front_Sync_ctrl_reg__1__MASK, 0x02
.set Direction_Right_Front_Sync_ctrl_reg__1__POS, 1
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Direction_Right_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Direction_Right_Front_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Direction_Right_Front_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Direction_Right_Front_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Direction_Right_Front_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Direction_Right_Front_Sync_ctrl_reg__MASK, 0x03
.set Direction_Right_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Direction_Right_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Direction_Right_Front_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* Motor_Right_Front_PWM */
.set Motor_Right_Front_PWM__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Motor_Right_Front_PWM__0__MASK, 0x04
.set Motor_Right_Front_PWM__0__PC, CYREG_PRT2_PC2
.set Motor_Right_Front_PWM__0__PORT, 2
.set Motor_Right_Front_PWM__0__SHIFT, 2
.set Motor_Right_Front_PWM__AG, CYREG_PRT2_AG
.set Motor_Right_Front_PWM__AMUX, CYREG_PRT2_AMUX
.set Motor_Right_Front_PWM__BIE, CYREG_PRT2_BIE
.set Motor_Right_Front_PWM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Right_Front_PWM__BYP, CYREG_PRT2_BYP
.set Motor_Right_Front_PWM__CTL, CYREG_PRT2_CTL
.set Motor_Right_Front_PWM__DM0, CYREG_PRT2_DM0
.set Motor_Right_Front_PWM__DM1, CYREG_PRT2_DM1
.set Motor_Right_Front_PWM__DM2, CYREG_PRT2_DM2
.set Motor_Right_Front_PWM__DR, CYREG_PRT2_DR
.set Motor_Right_Front_PWM__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Right_Front_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Right_Front_PWM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Right_Front_PWM__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Right_Front_PWM__MASK, 0x04
.set Motor_Right_Front_PWM__PORT, 2
.set Motor_Right_Front_PWM__PRT, CYREG_PRT2_PRT
.set Motor_Right_Front_PWM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Right_Front_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Right_Front_PWM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Right_Front_PWM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Right_Front_PWM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Right_Front_PWM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Right_Front_PWM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Right_Front_PWM__PS, CYREG_PRT2_PS
.set Motor_Right_Front_PWM__SHIFT, 2
.set Motor_Right_Front_PWM__SLW, CYREG_PRT2_SLW

/* Interrupt_Channel_Left */
.set Interrupt_Channel_Left__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt_Channel_Left__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt_Channel_Left__INTC_MASK, 0x04
.set Interrupt_Channel_Left__INTC_NUMBER, 2
.set Interrupt_Channel_Left__INTC_PRIOR_NUM, 7
.set Interrupt_Channel_Left__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Interrupt_Channel_Left__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt_Channel_Left__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Motor_Left_Rear_Input1 */
.set Motor_Left_Rear_Input1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Motor_Left_Rear_Input1__0__MASK, 0x20
.set Motor_Left_Rear_Input1__0__PC, CYREG_PRT0_PC5
.set Motor_Left_Rear_Input1__0__PORT, 0
.set Motor_Left_Rear_Input1__0__SHIFT, 5
.set Motor_Left_Rear_Input1__AG, CYREG_PRT0_AG
.set Motor_Left_Rear_Input1__AMUX, CYREG_PRT0_AMUX
.set Motor_Left_Rear_Input1__BIE, CYREG_PRT0_BIE
.set Motor_Left_Rear_Input1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Left_Rear_Input1__BYP, CYREG_PRT0_BYP
.set Motor_Left_Rear_Input1__CTL, CYREG_PRT0_CTL
.set Motor_Left_Rear_Input1__DM0, CYREG_PRT0_DM0
.set Motor_Left_Rear_Input1__DM1, CYREG_PRT0_DM1
.set Motor_Left_Rear_Input1__DM2, CYREG_PRT0_DM2
.set Motor_Left_Rear_Input1__DR, CYREG_PRT0_DR
.set Motor_Left_Rear_Input1__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Left_Rear_Input1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Left_Rear_Input1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Left_Rear_Input1__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Left_Rear_Input1__MASK, 0x20
.set Motor_Left_Rear_Input1__PORT, 0
.set Motor_Left_Rear_Input1__PRT, CYREG_PRT0_PRT
.set Motor_Left_Rear_Input1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Left_Rear_Input1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Left_Rear_Input1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Left_Rear_Input1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Left_Rear_Input1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Left_Rear_Input1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Left_Rear_Input1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Left_Rear_Input1__PS, CYREG_PRT0_PS
.set Motor_Left_Rear_Input1__SHIFT, 5
.set Motor_Left_Rear_Input1__SLW, CYREG_PRT0_SLW

/* Motor_Left_Rear_Input2 */
.set Motor_Left_Rear_Input2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Motor_Left_Rear_Input2__0__MASK, 0x10
.set Motor_Left_Rear_Input2__0__PC, CYREG_PRT0_PC4
.set Motor_Left_Rear_Input2__0__PORT, 0
.set Motor_Left_Rear_Input2__0__SHIFT, 4
.set Motor_Left_Rear_Input2__AG, CYREG_PRT0_AG
.set Motor_Left_Rear_Input2__AMUX, CYREG_PRT0_AMUX
.set Motor_Left_Rear_Input2__BIE, CYREG_PRT0_BIE
.set Motor_Left_Rear_Input2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Left_Rear_Input2__BYP, CYREG_PRT0_BYP
.set Motor_Left_Rear_Input2__CTL, CYREG_PRT0_CTL
.set Motor_Left_Rear_Input2__DM0, CYREG_PRT0_DM0
.set Motor_Left_Rear_Input2__DM1, CYREG_PRT0_DM1
.set Motor_Left_Rear_Input2__DM2, CYREG_PRT0_DM2
.set Motor_Left_Rear_Input2__DR, CYREG_PRT0_DR
.set Motor_Left_Rear_Input2__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Left_Rear_Input2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Left_Rear_Input2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Left_Rear_Input2__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Left_Rear_Input2__MASK, 0x10
.set Motor_Left_Rear_Input2__PORT, 0
.set Motor_Left_Rear_Input2__PRT, CYREG_PRT0_PRT
.set Motor_Left_Rear_Input2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Left_Rear_Input2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Left_Rear_Input2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Left_Rear_Input2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Left_Rear_Input2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Left_Rear_Input2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Left_Rear_Input2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Left_Rear_Input2__PS, CYREG_PRT0_PS
.set Motor_Left_Rear_Input2__SHIFT, 4
.set Motor_Left_Rear_Input2__SLW, CYREG_PRT0_SLW

/* Interrupt_Channel_Right */
.set Interrupt_Channel_Right__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt_Channel_Right__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt_Channel_Right__INTC_MASK, 0x08
.set Interrupt_Channel_Right__INTC_NUMBER, 3
.set Interrupt_Channel_Right__INTC_PRIOR_NUM, 7
.set Interrupt_Channel_Right__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Interrupt_Channel_Right__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt_Channel_Right__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Motor_Left_Front_Input1 */
.set Motor_Left_Front_Input1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Motor_Left_Front_Input1__0__MASK, 0x10
.set Motor_Left_Front_Input1__0__PC, CYREG_PRT2_PC4
.set Motor_Left_Front_Input1__0__PORT, 2
.set Motor_Left_Front_Input1__0__SHIFT, 4
.set Motor_Left_Front_Input1__AG, CYREG_PRT2_AG
.set Motor_Left_Front_Input1__AMUX, CYREG_PRT2_AMUX
.set Motor_Left_Front_Input1__BIE, CYREG_PRT2_BIE
.set Motor_Left_Front_Input1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Left_Front_Input1__BYP, CYREG_PRT2_BYP
.set Motor_Left_Front_Input1__CTL, CYREG_PRT2_CTL
.set Motor_Left_Front_Input1__DM0, CYREG_PRT2_DM0
.set Motor_Left_Front_Input1__DM1, CYREG_PRT2_DM1
.set Motor_Left_Front_Input1__DM2, CYREG_PRT2_DM2
.set Motor_Left_Front_Input1__DR, CYREG_PRT2_DR
.set Motor_Left_Front_Input1__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Left_Front_Input1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Left_Front_Input1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Left_Front_Input1__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Left_Front_Input1__MASK, 0x10
.set Motor_Left_Front_Input1__PORT, 2
.set Motor_Left_Front_Input1__PRT, CYREG_PRT2_PRT
.set Motor_Left_Front_Input1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Left_Front_Input1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Left_Front_Input1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Left_Front_Input1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Left_Front_Input1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Left_Front_Input1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Left_Front_Input1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Left_Front_Input1__PS, CYREG_PRT2_PS
.set Motor_Left_Front_Input1__SHIFT, 4
.set Motor_Left_Front_Input1__SLW, CYREG_PRT2_SLW

/* Motor_Left_Front_Input2 */
.set Motor_Left_Front_Input2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Motor_Left_Front_Input2__0__MASK, 0x08
.set Motor_Left_Front_Input2__0__PC, CYREG_PRT2_PC3
.set Motor_Left_Front_Input2__0__PORT, 2
.set Motor_Left_Front_Input2__0__SHIFT, 3
.set Motor_Left_Front_Input2__AG, CYREG_PRT2_AG
.set Motor_Left_Front_Input2__AMUX, CYREG_PRT2_AMUX
.set Motor_Left_Front_Input2__BIE, CYREG_PRT2_BIE
.set Motor_Left_Front_Input2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Left_Front_Input2__BYP, CYREG_PRT2_BYP
.set Motor_Left_Front_Input2__CTL, CYREG_PRT2_CTL
.set Motor_Left_Front_Input2__DM0, CYREG_PRT2_DM0
.set Motor_Left_Front_Input2__DM1, CYREG_PRT2_DM1
.set Motor_Left_Front_Input2__DM2, CYREG_PRT2_DM2
.set Motor_Left_Front_Input2__DR, CYREG_PRT2_DR
.set Motor_Left_Front_Input2__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Left_Front_Input2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Left_Front_Input2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Left_Front_Input2__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Left_Front_Input2__MASK, 0x08
.set Motor_Left_Front_Input2__PORT, 2
.set Motor_Left_Front_Input2__PRT, CYREG_PRT2_PRT
.set Motor_Left_Front_Input2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Left_Front_Input2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Left_Front_Input2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Left_Front_Input2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Left_Front_Input2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Left_Front_Input2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Left_Front_Input2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Left_Front_Input2__PS, CYREG_PRT2_PS
.set Motor_Left_Front_Input2__SHIFT, 3
.set Motor_Left_Front_Input2__SLW, CYREG_PRT2_SLW

/* Motor_Right_Rear_Input1 */
.set Motor_Right_Rear_Input1__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set Motor_Right_Rear_Input1__0__MASK, 0x02
.set Motor_Right_Rear_Input1__0__PC, CYREG_PRT1_PC1
.set Motor_Right_Rear_Input1__0__PORT, 1
.set Motor_Right_Rear_Input1__0__SHIFT, 1
.set Motor_Right_Rear_Input1__AG, CYREG_PRT1_AG
.set Motor_Right_Rear_Input1__AMUX, CYREG_PRT1_AMUX
.set Motor_Right_Rear_Input1__BIE, CYREG_PRT1_BIE
.set Motor_Right_Rear_Input1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_Right_Rear_Input1__BYP, CYREG_PRT1_BYP
.set Motor_Right_Rear_Input1__CTL, CYREG_PRT1_CTL
.set Motor_Right_Rear_Input1__DM0, CYREG_PRT1_DM0
.set Motor_Right_Rear_Input1__DM1, CYREG_PRT1_DM1
.set Motor_Right_Rear_Input1__DM2, CYREG_PRT1_DM2
.set Motor_Right_Rear_Input1__DR, CYREG_PRT1_DR
.set Motor_Right_Rear_Input1__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_Right_Rear_Input1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_Right_Rear_Input1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_Right_Rear_Input1__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_Right_Rear_Input1__MASK, 0x02
.set Motor_Right_Rear_Input1__PORT, 1
.set Motor_Right_Rear_Input1__PRT, CYREG_PRT1_PRT
.set Motor_Right_Rear_Input1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_Right_Rear_Input1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_Right_Rear_Input1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_Right_Rear_Input1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_Right_Rear_Input1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_Right_Rear_Input1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_Right_Rear_Input1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_Right_Rear_Input1__PS, CYREG_PRT1_PS
.set Motor_Right_Rear_Input1__SHIFT, 1
.set Motor_Right_Rear_Input1__SLW, CYREG_PRT1_SLW

/* Motor_Right_Rear_Input2 */
.set Motor_Right_Rear_Input2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Motor_Right_Rear_Input2__0__MASK, 0x04
.set Motor_Right_Rear_Input2__0__PC, CYREG_PRT1_PC2
.set Motor_Right_Rear_Input2__0__PORT, 1
.set Motor_Right_Rear_Input2__0__SHIFT, 2
.set Motor_Right_Rear_Input2__AG, CYREG_PRT1_AG
.set Motor_Right_Rear_Input2__AMUX, CYREG_PRT1_AMUX
.set Motor_Right_Rear_Input2__BIE, CYREG_PRT1_BIE
.set Motor_Right_Rear_Input2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Motor_Right_Rear_Input2__BYP, CYREG_PRT1_BYP
.set Motor_Right_Rear_Input2__CTL, CYREG_PRT1_CTL
.set Motor_Right_Rear_Input2__DM0, CYREG_PRT1_DM0
.set Motor_Right_Rear_Input2__DM1, CYREG_PRT1_DM1
.set Motor_Right_Rear_Input2__DM2, CYREG_PRT1_DM2
.set Motor_Right_Rear_Input2__DR, CYREG_PRT1_DR
.set Motor_Right_Rear_Input2__INP_DIS, CYREG_PRT1_INP_DIS
.set Motor_Right_Rear_Input2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Motor_Right_Rear_Input2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Motor_Right_Rear_Input2__LCD_EN, CYREG_PRT1_LCD_EN
.set Motor_Right_Rear_Input2__MASK, 0x04
.set Motor_Right_Rear_Input2__PORT, 1
.set Motor_Right_Rear_Input2__PRT, CYREG_PRT1_PRT
.set Motor_Right_Rear_Input2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Motor_Right_Rear_Input2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Motor_Right_Rear_Input2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Motor_Right_Rear_Input2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Motor_Right_Rear_Input2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Motor_Right_Rear_Input2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Motor_Right_Rear_Input2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Motor_Right_Rear_Input2__PS, CYREG_PRT1_PS
.set Motor_Right_Rear_Input2__SHIFT, 2
.set Motor_Right_Rear_Input2__SLW, CYREG_PRT1_SLW

/* Motor_Right_Front_Input1 */
.set Motor_Right_Front_Input1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Motor_Right_Front_Input1__0__MASK, 0x02
.set Motor_Right_Front_Input1__0__PC, CYREG_PRT2_PC1
.set Motor_Right_Front_Input1__0__PORT, 2
.set Motor_Right_Front_Input1__0__SHIFT, 1
.set Motor_Right_Front_Input1__AG, CYREG_PRT2_AG
.set Motor_Right_Front_Input1__AMUX, CYREG_PRT2_AMUX
.set Motor_Right_Front_Input1__BIE, CYREG_PRT2_BIE
.set Motor_Right_Front_Input1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Right_Front_Input1__BYP, CYREG_PRT2_BYP
.set Motor_Right_Front_Input1__CTL, CYREG_PRT2_CTL
.set Motor_Right_Front_Input1__DM0, CYREG_PRT2_DM0
.set Motor_Right_Front_Input1__DM1, CYREG_PRT2_DM1
.set Motor_Right_Front_Input1__DM2, CYREG_PRT2_DM2
.set Motor_Right_Front_Input1__DR, CYREG_PRT2_DR
.set Motor_Right_Front_Input1__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Right_Front_Input1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Right_Front_Input1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Right_Front_Input1__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Right_Front_Input1__MASK, 0x02
.set Motor_Right_Front_Input1__PORT, 2
.set Motor_Right_Front_Input1__PRT, CYREG_PRT2_PRT
.set Motor_Right_Front_Input1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Right_Front_Input1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Right_Front_Input1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Right_Front_Input1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Right_Front_Input1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Right_Front_Input1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Right_Front_Input1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Right_Front_Input1__PS, CYREG_PRT2_PS
.set Motor_Right_Front_Input1__SHIFT, 1
.set Motor_Right_Front_Input1__SLW, CYREG_PRT2_SLW

/* Motor_Right_Front_Input2 */
.set Motor_Right_Front_Input2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Motor_Right_Front_Input2__0__MASK, 0x01
.set Motor_Right_Front_Input2__0__PC, CYREG_PRT2_PC0
.set Motor_Right_Front_Input2__0__PORT, 2
.set Motor_Right_Front_Input2__0__SHIFT, 0
.set Motor_Right_Front_Input2__AG, CYREG_PRT2_AG
.set Motor_Right_Front_Input2__AMUX, CYREG_PRT2_AMUX
.set Motor_Right_Front_Input2__BIE, CYREG_PRT2_BIE
.set Motor_Right_Front_Input2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Motor_Right_Front_Input2__BYP, CYREG_PRT2_BYP
.set Motor_Right_Front_Input2__CTL, CYREG_PRT2_CTL
.set Motor_Right_Front_Input2__DM0, CYREG_PRT2_DM0
.set Motor_Right_Front_Input2__DM1, CYREG_PRT2_DM1
.set Motor_Right_Front_Input2__DM2, CYREG_PRT2_DM2
.set Motor_Right_Front_Input2__DR, CYREG_PRT2_DR
.set Motor_Right_Front_Input2__INP_DIS, CYREG_PRT2_INP_DIS
.set Motor_Right_Front_Input2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Motor_Right_Front_Input2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Motor_Right_Front_Input2__LCD_EN, CYREG_PRT2_LCD_EN
.set Motor_Right_Front_Input2__MASK, 0x01
.set Motor_Right_Front_Input2__PORT, 2
.set Motor_Right_Front_Input2__PRT, CYREG_PRT2_PRT
.set Motor_Right_Front_Input2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Motor_Right_Front_Input2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Motor_Right_Front_Input2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Motor_Right_Front_Input2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Motor_Right_Front_Input2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Motor_Right_Front_Input2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Motor_Right_Front_Input2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Motor_Right_Front_Input2__PS, CYREG_PRT2_PS
.set Motor_Right_Front_Input2__SHIFT, 0
.set Motor_Right_Front_Input2__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000807F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
