LCANET,6
PROG,xsynth,0.0.1,"the order of gates isn't actually relevant here. if the test fails, verify gate order"
PART,3030pc84-70
SYM,re,DFF,LIBVER=2.0.0
PIN,C,I,clock
PIN,D,I,data1
PIN,Q,O,re
END
SYM,data2/INV,INV,LIBVER=2.0.0
PIN,I,I,data2
PIN,O,O,data2/INV
END
SYM,fe,INV,LIBVER=2.0.0
PIN,I,I,fe/INV
PIN,O,O,fe
END
SYM,fe/INV,DFF,LIBVER=2.0.0
PIN,C,I,clock,,INV
PIN,D,I,data2/INV
PIN,Q,O,fe/INV
END
SYM,data1/INV,INV,LIBVER=2.0.0
PIN,I,I,data1
PIN,O,O,data1/INV
END
SYM,ah,INV,LIBVER=2.0.0
PIN,I,I,ah/INV
PIN,O,O,ah
END
SYM,ah/INV,DLAT,LIBVER=2.0.0
PIN,G,I,clock
PIN,D,I,data1/INV
PIN,Q,O,ah/INV
END
SYM,al,DLAT,LIBVER=2.0.0
PIN,G,I,clock,,INV
PIN,D,I,data2
PIN,Q,O,al
END
EOF
