
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DecoYConta.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b DecoYConta.vhd -u DecoYConta.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Tue Jan 16 18:25:55 2024

Library 'work' => directory 'lc22v10'
Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'c:\tools\lib\ieee\work'
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
DecoYConta.vhd (line 25, col 46):  Note: Substituting module 'cmp_vv_us_bl' for '='.
DecoYConta.vhd (line 28, col 58):  Note: Substituting module 'add_vi_v_us' for '+'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Tue Jan 16 18:25:55 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
Linking 'c:\tools\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\tools\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Tue Jan 16 18:25:55 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
Linking 'c:\tools\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\tools\lib\common\stdlogic\syntocyp.vif'.
Linking 'c:\tools\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 30 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (18:25:57)

Input File(s): DecoYConta.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : DecoYConta.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (18:25:57)

Messages:
  Information: Process virtual 'cuenta_interna_0D'cuenta_interna_0D ... expanded.
  Information: Process virtual 'cuenta_interna_1D'cuenta_interna_1D ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         salida_contador(1).D

  Information: Selected logic optimization OFF for signals:
         routx(0) routx(1) routx(2) routx(3) salida_contador(0).D
         salida_contador(0).C salida_contador(1).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (18:25:57)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (18:25:57)
</CYPRESSTAG>

    routx(0) =
          enabledecroutx * /xx(0) * /xx(1) 

    routx(1) =
          enabledecroutx * xx(0) * /xx(1) 

    routx(2) =
          enabledecroutx * /xx(0) * xx(1) 

    routx(3) =
          enabledecroutx * xx(0) * xx(1) 

    salida_contador(0).D =
          /reset * /salida_contador(0).Q 

    salida_contador(0).AR =
          GND

    salida_contador(0).SP =
          GND

    salida_contador(0).C =
          clk 

    salida_contador(1).D =
          /reset * /salida_contador(0).Q * salida_contador(1).Q 
        + /reset * salida_contador(0).Q * /salida_contador(1).Q 

    salida_contador(1).AR =
          GND

    salida_contador(1).SP =
          GND

    salida_contador(1).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (18:25:57)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (18:25:57)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
          xx(1) =| 2|                                  |23|= salida_conta.. 
          xx(0) =| 3|                                  |22|= routx(2)       
          reset =| 4|                                  |21|= routx(0)       
 enabledecroutx =| 5|                                  |20|* not used       
       not used *| 6|                                  |19|* not used       
       not used *| 7|                                  |18|* not used       
       not used *| 8|                                  |17|* not used       
       not used *| 9|                                  |16|= routx(1)       
       not used *|10|                                  |15|= routx(3)       
       not used *|11|                                  |14|= salida_conta.. 
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (18:25:57)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    4  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    6  |   10  |
                 ______________________________________
                                          11  /   22   = 50  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  salida_conta..  |   2  |   8  |
                 | 15  |  routx(3)        |   1  |  10  |
                 | 16  |  routx(1)        |   1  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  routx(0)        |   1  |  12  |
                 | 22  |  routx(2)        |   1  |  10  |
                 | 23  |  salida_conta..  |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                              7  / 121   = 5   %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (18:25:57)

Messages:
  Information: Output file 'DecoYConta.pin' created.
  Information: Output file 'DecoYConta.jed' created.

  Usercode:    
  Checksum:    466E



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 18:25:57
