Anant Agarwal , Beng-Hong Lim , David Kranz , John Kubiatowicz, APRIL: a processor architecture for multiprocessing, Proceedings of the 17th annual international symposium on Computer Architecture, p.104-114, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325119]
AMD. 2010.ATI Stream Computing OpenCL Programming Guide.http://developer.amd.com/gpu/ATIStreamSDK/assets/ATI_Stream_SDK_OpenCL_Programming_Guide.pdf.
AMD. 2011. HD 6900 series instruction set architecture. http://developer.amd.com/gpu/amdappsdk/assets/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf.
José L. Ayala , Alexander Veidenbaum , Marisa López-Vallejo, Power-aware compilation for register file energy reduction, International Journal of Parallel Programming, v.31 n.6, p.451-467, December 2003[doi>10.1023/B:IJPP.0000004510.66751.2e]
Bakhoda, A., Yuan, G. L., Fung, W. W. L., Wong, H., and Aamodt, T. M.2009. Analyzing CUDA workloads using a detailed gpu simulator. InProceedings of the International Symposium on Performance Analysis of Systems and Software. 163--174.
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
James Balfour , Richard Harting , William Dally, Operand Registers and Explicit Operand Forwarding, IEEE Computer Architecture Letters, v.8 n.2, p.60-63, July 2009[doi>10.1109/L-CA.2009.45]
Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002
Edward Brekelbaum , Jeff Rupley , Chris Wilkerson , Bryan Black, Hierarchical Scheduling Windows, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Jeffery A. Brown , Dean M. Tullsen, The shared-thread multiprocessor, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375541]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Keith D. Cooper , Timothy J. Harvey, Compiler-controlled memory, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.2-11, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291010]
Neal Clayton Crago , Sanjay Jeram Patel, OUTRIDER: efficient memory latency tolerance with decoupled strands, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000079]
José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339708]
William J. Dally , Francois Labonte , Abhishek Das , Patrick Hanrahan , Jung-Ho Ahn , Jayanth Gummaraju , Mattan Erez , Nuwan Jayasena , Ian Buck , Timothy J. Knight , Ujval J. Kapasi, Merrimac: Supercomputing with Streams, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.35, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050187]
Gregory Frederick Diamos , Andrew Robert Kerr , Sudhakar Yalamanchili , Nathan Clark, Ocelot: a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854318]
Dan Ernst , Andrew Hamel , Todd Austin, Cyclone: a broadcast-free dynamic instruction scheduler with selective replay, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859647]
Kayvon Fatahalian , Mike Houston, A closer look at GPUs, Communications of the ACM, v.51 n.10, October 2008[doi>10.1145/1400181.1400197]
Manoj Franklin , Gurindar S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, Proceedings of the 25th annual international symposium on Microarchitecture, p.236-245, December 01-04, 1992, Portland, Oregon, USA
Sameh Galal , Mark Horowitz, Energy-Efficient Floating-Point Unit Design, IEEE Transactions on Computers, v.60 n.7, p.913-922, July 2011[doi>10.1109/TC.2010.121]
Catherine H. Gebotys, Low energy memory and register allocation using network flow, Proceedings of the 34th annual Design Automation Conference, p.435-440, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266192]
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Hu, Z. and Martonosi, M.2000. Reducing register file power consumption by exploiting value lifetime characteristics. InProceedings of the Workshop on Complexity-Effective Design.
ITRS. 2009. International Technology Roadmap for Semiconductors. http://itrs.net/links/2009ITRS/Home2009.htm.
Timothy M. Jones , Michael F. P. O'Boyle , Jaume Abella , Antonio González , Oğuz Ergin, Energy-efficient register caching with compiler assistance, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.4, p.1-23, October 2009[doi>10.1145/1596510.1596511]
Kogge, P., Ed. 2008. ExaScale computing study: Technology challenges in achieving exascale systems. Tech. rep. TR-2008-13, University of Notre Dame.
Alvin R. Lebeck , Jinson Koppanalil , Tong Li , Jaidev Patwardhan , Eric Rotenberg, A large, fast instruction window for tolerating cache misses, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Leon, A. S., Langley, B., and Shin, J. L.2007. The UltraSPARC T1 processor: CMT reliability. InProceedings of the IEEE Custom Integrated Circuits Conference. 555--562.
MAGMA.MAGMA: Matrix Algebra for GPU and Multicore Architectures. http://icl.eecs.utk.edu/magma.
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P.2009. CACTI 6.0: A tool to model large caches. Tech. rep., HP Laboratories.
Peter R. Nuth , William J. Dally, A Mechanism for Efficient Context Switching, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.301-304, October 14-16, 1991
P. R. Nuth , W. J. Dally, The Named-State Register File: Implementation and Performance, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.4, January 22-25, 1995
NVIDIA.2008. Compute Unified Device Architecture Programming Guide Version 2.0. http://developer.download.nvidia.com/compute/cuda/2_0/docs/NVIDIA_CUDA_Programming_Guide_2.0.pdf.
NVIDIA.2009. NVIDIA’s Next Generation CUDA Compute Architecture: Fermi. http://nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
NVIDIA.2011. PTX: Parallel Thread Execution ISA Version 2.3. http://developer.download.nvidia.com/compute/cuda/4_0_rc2/toolkit/ docs/ptx_isa_2.3.pdf.
Parboil. Parboil Benchmark Suite. http://impact.crhc.illinois.edu/parboil.php.
Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Park, J. and Dally, W. J.2011. Guaranteeing Forward Progress of Unified Register Allocation and Instruction Scheduling. Tech. rep. Concurrent VLSI Architecture Group Memo 127, Stanford University.
Sanghyun Park , Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Yunheung Paek , Eugene Earlie, Bypass aware instruction scheduling for register file power reduction, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134650.1134675]
Steven E. Raasch , Nathan L. Binkert , Steven K. Reinhardt, A scalable instruction queue design using dependence chains, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Rixner, S., Dally, W., Khailany, B., Mattson, P., Kapasi, U., and Owens, J.2000. Register organization for media processing. InProceedings of the International Symposium on High Performance Computer Architecture. 375--386.
Richard M. Russell, The CRAY-1 computer system, Communications of the ACM, v.21 n.1, p.63-72, Jan. 1978[doi>10.1145/359327.359336]
Larry Seiler , Doug Carmean , Eric Sprangle , Tom Forsyth , Michael Abrash , Pradeep Dubey , Stephen Junkins , Adam Lake , Jeremy Sugerman , Robert Cavin , Roger Espasa , Ed Grochowski , Toni Juan , Pat Hanrahan, Larrabee: a many-core x86 architecture for visual computing, ACM SIGGRAPH 2008 papers, August 11-15, 2008, Los Angeles, California[doi>10.1145/1399504.1360617]
Ryota Shioya , Kazuo Horio , Masahiro Goshima , Shuichi Sakai, Register Cache System Not for Latency Reduction Purpose, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.301-312, December 04-08, 2010[doi>10.1109/MICRO.2010.43]
Smith, R.2011. AMD Radeon HD 7970 review: 28nm and graphics core next, together as one. www.anandtech.com/show/5261/amd-radeon-hd-7970-review.
J. A. Swensen , Y. N. Patt, Hierarchical registers for scientific computers, Proceedings of the 2nd international conference on Supercomputing, p.346-354, June 1988, St. Malo, France[doi>10.1145/55364.55398]
J. H. Tseng , K. Asanovic, Energy-Efficient Register Access, Proceedings of the 13th symposium on Integrated circuits and systems design, p.377, September 18-24, 2000
Eric Tune , Rakesh Kumar , Dean M. Tullsen , Brad Calder, Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.183-194, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.8]
Wong, H., Papadopoulou, M.-M., Sadooghi-Alvandi, M., and Moshovos, A.2010. Demystifying GPU microarchitecture through microbenchmarking. InProceedings of the International Symposium on Performance Analysis of Systems and Software. 235--246.
Mark N. Yankelevsky , Constantine D. Polychronopoulos, α-coral: a multigrain, multithreaded processor architecture, Proceedings of the 15th international conference on Supercomputing, p.358-367, June 2001, Sorrento, Italy[doi>10.1145/377792.377861]
Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000094]
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Two-level hierarchical register file organization for VLIW processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.137-146, December 2000, Monterey, California, USA[doi>10.1145/360128.360143]
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Software and hardware techniques to optimize register file utilization in VLIW architectures, International Journal of Parallel Programming, v.32 n.6, p.447-474, December 2004[doi>10.1023/B:IJPP.0000042082.31819.6d]
Hui Zeng , Kanad Ghose, Register file caching for energy efficiency, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165633]
Yanjun Zhang , Hu he , Yihe Sun, A new register file access architecture for software pipelining in VLIW processors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120979]
Xiaotong Zhuang , Santosh Pande, Resolving Register Bank Conflicts for a Network Processor, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.269, September 27-October 01, 2003
