run
-opt_mode speed
-opt_level 1
-p xc2vp100ff1704-6
-top clock_reset_block_wrapper
-ifmt MIXED
-ifn clock_reset_block_wrapper_xst.prj
-ofn ../implementation/clock_reset_block_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"C:\Baseline_9_Working_Folder\K-Fall09-Working_Copy\pcores\" "C:\edk_user_repository\MyProcessorIPLib\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }
