// Seed: 2574027238
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3
);
  tri0 id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_8 = id_0;
endmodule
program module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wand  id_4,
    output wor   id_5
);
  assign id_5 = 1;
  module_0(
      id_2, id_0, id_2, id_1
  );
endprogram
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    output logic id_7,
    input tri1 id_8,
    output tri1 id_9,
    output tri id_10,
    input wor id_11,
    input tri id_12,
    input supply1 id_13,
    input wor id_14,
    input logic id_15,
    input tri1 id_16,
    input logic id_17,
    output wor id_18,
    output tri1 id_19,
    input tri0 id_20,
    input wor id_21,
    output uwire id_22,
    output supply0 id_23
    , id_35,
    input uwire id_24,
    input wor id_25,
    input uwire id_26,
    output logic id_27,
    input tri0 id_28,
    output wand id_29,
    input wor id_30,
    input supply1 id_31,
    input tri0 id_32,
    output logic id_33
);
  always @(posedge 1 or id_24) id_33 <= id_17;
  assign id_27 = id_15;
  assign id_19 = ~1;
  tri0 id_36;
  tri0 id_37 = 1;
  wire id_38;
  initial id_27 = #1 id_15;
  reg id_39 = id_28 == 1;
  module_0(
      id_6, id_16, id_31, id_18
  );
  initial begin
    id_7 <= 1;
    $display(id_36, "" == id_13);
    id_39 <= 1;
  end
  wire id_40;
endmodule
