Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 22 03:34:14 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file timingreport.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7948)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2989)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7948)
---------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/gcd_o_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2989)
---------------------------------------------------
 There are 2989 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.954        0.000                      0                12292        0.033        0.000                      0                12292       48.750        0.000                       0                  5122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.954        0.000                      0                12087        0.033        0.000                      0                12087       48.750        0.000                       0                  5122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              89.699        0.000                      0                  205        0.360        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.530ns  (logic 59.216ns (62.643%)  route 35.314ns (37.357%))
  Logic Levels:           315  (CARRY4=281 LUT1=1 LUT3=29 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 105.222 - 100.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        2.163     3.457    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.581 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.578     4.158    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     4.259 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          1.659     5.918    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X47Y32         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.456     6.374 f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[5]/Q
                         net (fo=39, routed)          1.215     7.589    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[5]
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.713 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1198/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1198_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.246 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1131/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1131_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1126/CO[3]
                         net (fo=1, routed)           0.000     8.363    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.480 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.480    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.597 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     8.597    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1116_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.714 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1111/CO[3]
                         net (fo=1, routed)           0.000     8.714    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1111_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.831 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1106/CO[3]
                         net (fo=1, routed)           0.000     8.831    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1106_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.948 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1103/CO[3]
                         net (fo=1, routed)           0.000     8.948    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1103_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.202 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1102/CO[0]
                         net (fo=35, routed)          0.844    10.046    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1102_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    10.869 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.869    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1094_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    10.983    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1089_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    11.097    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1084_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    11.211    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1079_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.325 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    11.325    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1074_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    11.439    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1069_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1064_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1061_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.824 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1060/CO[1]
                         net (fo=35, routed)          0.972    12.797    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1060_n_2
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.329    13.126 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1101/O
                         net (fo=1, routed)           0.000    13.126    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1101_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.676 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    13.676    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1052_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    13.790    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1047_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    13.904    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1042_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    14.018    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1037_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    14.132    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1032_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1027/CO[3]
                         net (fo=1, routed)           0.000    14.246    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1027_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    14.360    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1022_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    14.474    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1019_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.631 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1018/CO[1]
                         net (fo=35, routed)          0.960    15.591    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1018_n_2
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.329    15.920 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1059/O
                         net (fo=1, routed)           0.000    15.920    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1059_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.470 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    16.470    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1010_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.584 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    16.584    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1005_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.698 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    16.698    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1000_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_995/CO[3]
                         net (fo=1, routed)           0.000    16.812    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_995_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_990/CO[3]
                         net (fo=1, routed)           0.000    16.926    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_990_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.040    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_985_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    17.154    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_980_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_977/CO[3]
                         net (fo=1, routed)           0.000    17.268    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_977_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.425 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_976/CO[1]
                         net (fo=35, routed)          0.781    18.206    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_976_n_2
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.329    18.535 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1017/O
                         net (fo=1, routed)           0.000    18.535    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1017_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.068 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_968/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_968_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.185 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_963/CO[3]
                         net (fo=1, routed)           0.000    19.185    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_963_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.302 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_958/CO[3]
                         net (fo=1, routed)           0.000    19.302    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_958_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_953/CO[3]
                         net (fo=1, routed)           0.000    19.419    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_953_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_948/CO[3]
                         net (fo=1, routed)           0.000    19.536    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_948_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_943/CO[3]
                         net (fo=1, routed)           0.000    19.653    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_943_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_938/CO[3]
                         net (fo=1, routed)           0.000    19.770    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_938_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_935/CO[3]
                         net (fo=1, routed)           0.000    19.887    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_935_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.044 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_934/CO[1]
                         net (fo=35, routed)          0.927    20.970    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_934_n_2
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.332    21.302 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_975/O
                         net (fo=1, routed)           0.000    21.302    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_975_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.852 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.852    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_926_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.966 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_921_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.080 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_916/CO[3]
                         net (fo=1, routed)           0.000    22.080    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_916_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.194 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_911/CO[3]
                         net (fo=1, routed)           0.000    22.194    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_911_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.308 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_906/CO[3]
                         net (fo=1, routed)           0.000    22.308    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_906_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.422 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_901/CO[3]
                         net (fo=1, routed)           0.000    22.422    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_901_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.536 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    22.536    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_896_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.650 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_893/CO[3]
                         net (fo=1, routed)           0.000    22.650    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_893_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.807 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_892/CO[1]
                         net (fo=35, routed)          1.199    24.006    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_892_n_2
    SLICE_X46Y39         LUT3 (Prop_lut3_I0_O)        0.329    24.335 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_930/O
                         net (fo=1, routed)           0.000    24.335    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_930_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.848 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_879/CO[3]
                         net (fo=1, routed)           0.000    24.848    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_879_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.965 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_874/CO[3]
                         net (fo=1, routed)           0.000    24.965    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_874_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.082 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_869/CO[3]
                         net (fo=1, routed)           0.000    25.082    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_869_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.199 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_864/CO[3]
                         net (fo=1, routed)           0.000    25.199    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_864_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.316 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_859/CO[3]
                         net (fo=1, routed)           0.000    25.316    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_859_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.433 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_854/CO[3]
                         net (fo=1, routed)           0.000    25.433    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_854_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.550 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_851/CO[3]
                         net (fo=1, routed)           0.000    25.550    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_851_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.707 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_850/CO[1]
                         net (fo=35, routed)          0.946    26.653    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_850_n_2
    SLICE_X51Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.441 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.441    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_842_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_837/CO[3]
                         net (fo=1, routed)           0.000    27.555    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_837_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_832/CO[3]
                         net (fo=1, routed)           0.000    27.669    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_832_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_827/CO[3]
                         net (fo=1, routed)           0.000    27.783    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_827_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.897    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_822_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_817/CO[3]
                         net (fo=1, routed)           0.000    28.011    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_817_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.000    28.125    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_812_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_809/CO[3]
                         net (fo=1, routed)           0.000    28.239    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_809_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_808/CO[1]
                         net (fo=35, routed)          0.953    29.349    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_808_n_2
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.329    29.678 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_849/O
                         net (fo=1, routed)           0.000    29.678    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_849_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.228 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_800/CO[3]
                         net (fo=1, routed)           0.000    30.228    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_800_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_795/CO[3]
                         net (fo=1, routed)           0.000    30.342    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_795_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.456 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_790/CO[3]
                         net (fo=1, routed)           0.000    30.456    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_790_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.570 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_785/CO[3]
                         net (fo=1, routed)           0.000    30.570    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_785_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.684 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_780/CO[3]
                         net (fo=1, routed)           0.000    30.684    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_780_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.798 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_775/CO[3]
                         net (fo=1, routed)           0.000    30.798    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_775_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.912 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_770/CO[3]
                         net (fo=1, routed)           0.000    30.912    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_770_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.026 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_767/CO[3]
                         net (fo=1, routed)           0.000    31.026    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_767_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.183 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_766/CO[1]
                         net (fo=35, routed)          1.298    32.480    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_766_n_2
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    32.809 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_807/O
                         net (fo=1, routed)           0.000    32.809    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_807_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.359 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_758/CO[3]
                         net (fo=1, routed)           0.000    33.359    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_758_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_753/CO[3]
                         net (fo=1, routed)           0.000    33.473    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_753_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_748/CO[3]
                         net (fo=1, routed)           0.000    33.587    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_748_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_743/CO[3]
                         net (fo=1, routed)           0.000    33.701    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_743_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_738/CO[3]
                         net (fo=1, routed)           0.000    33.815    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_738_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.929 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_733/CO[3]
                         net (fo=1, routed)           0.000    33.929    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_733_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    34.043    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_728_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_725/CO[3]
                         net (fo=1, routed)           0.000    34.157    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_725_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.314 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_724/CO[1]
                         net (fo=35, routed)          1.003    35.317    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_724_n_2
    SLICE_X57Y31         LUT3 (Prop_lut3_I0_O)        0.329    35.646 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_765/O
                         net (fo=1, routed)           0.000    35.646    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_765_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.196 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_716/CO[3]
                         net (fo=1, routed)           0.000    36.196    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_716_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.310 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_711/CO[3]
                         net (fo=1, routed)           0.000    36.310    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_711_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.424 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_706/CO[3]
                         net (fo=1, routed)           0.000    36.424    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_706_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.538 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_701/CO[3]
                         net (fo=1, routed)           0.000    36.538    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_701_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.652 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_696/CO[3]
                         net (fo=1, routed)           0.000    36.652    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_696_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.766 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_691/CO[3]
                         net (fo=1, routed)           0.000    36.766    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_691_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.880 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_686/CO[3]
                         net (fo=1, routed)           0.000    36.880    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_686_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.994 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_683/CO[3]
                         net (fo=1, routed)           0.000    36.994    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_683_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.151 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_682/CO[1]
                         net (fo=35, routed)          0.876    38.027    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_682_n_2
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.329    38.356 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_723/O
                         net (fo=1, routed)           0.000    38.356    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_723_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.889 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_674/CO[3]
                         net (fo=1, routed)           0.000    38.889    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_674_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.006 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.006    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_669_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.123 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_664/CO[3]
                         net (fo=1, routed)           0.000    39.123    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_664_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.240 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_659/CO[3]
                         net (fo=1, routed)           0.000    39.240    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_659_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.357 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_654/CO[3]
                         net (fo=1, routed)           0.000    39.357    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_654_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.474 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_649/CO[3]
                         net (fo=1, routed)           0.000    39.474    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_649_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.591 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    39.591    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_644_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.708 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_641/CO[3]
                         net (fo=1, routed)           0.000    39.708    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_641_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.865 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_640/CO[1]
                         net (fo=35, routed)          0.923    40.788    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_640_n_2
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.332    41.120 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_681/O
                         net (fo=1, routed)           0.000    41.120    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_681_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.670 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_632/CO[3]
                         net (fo=1, routed)           0.000    41.670    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_632_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.784 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_627/CO[3]
                         net (fo=1, routed)           0.000    41.784    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_627_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.898 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_622/CO[3]
                         net (fo=1, routed)           0.000    41.898    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_622_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.012 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_617/CO[3]
                         net (fo=1, routed)           0.000    42.012    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_617_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.126 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_612/CO[3]
                         net (fo=1, routed)           0.000    42.126    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_612_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.240 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_607/CO[3]
                         net (fo=1, routed)           0.000    42.240    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_607_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.354 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_602/CO[3]
                         net (fo=1, routed)           0.000    42.354    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_602_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.468 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_599/CO[3]
                         net (fo=1, routed)           0.000    42.468    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_599_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.625 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_598/CO[1]
                         net (fo=35, routed)          1.284    43.909    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_598_n_2
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.329    44.238 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_639/O
                         net (fo=1, routed)           0.000    44.238    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_639_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.788 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_590/CO[3]
                         net (fo=1, routed)           0.000    44.788    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_590_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.902 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_585/CO[3]
                         net (fo=1, routed)           0.000    44.902    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_585_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.016 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_580/CO[3]
                         net (fo=1, routed)           0.000    45.016    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_580_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.130 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_575/CO[3]
                         net (fo=1, routed)           0.000    45.130    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_575_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.244 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_570/CO[3]
                         net (fo=1, routed)           0.000    45.244    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_570_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.358 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_565/CO[3]
                         net (fo=1, routed)           0.000    45.358    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_565_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.472 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    45.472    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_560_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.586 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_557/CO[3]
                         net (fo=1, routed)           0.000    45.586    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_557_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.743 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_556/CO[1]
                         net (fo=35, routed)          0.699    46.442    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_556_n_2
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.329    46.771 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_597/O
                         net (fo=1, routed)           0.000    46.771    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_597_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.321 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_548/CO[3]
                         net (fo=1, routed)           0.000    47.321    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_548_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.435 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_543/CO[3]
                         net (fo=1, routed)           0.000    47.435    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_543_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.549 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.549    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_538_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.663 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_533/CO[3]
                         net (fo=1, routed)           0.000    47.663    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_533_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.777 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_528/CO[3]
                         net (fo=1, routed)           0.000    47.777    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_528_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.891 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    47.891    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_523_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.005 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_518/CO[3]
                         net (fo=1, routed)           0.000    48.005    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_518_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.119 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_515/CO[3]
                         net (fo=1, routed)           0.000    48.119    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_515_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.276 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_514/CO[1]
                         net (fo=35, routed)          0.621    48.897    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_514_n_2
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.329    49.226 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_554/O
                         net (fo=1, routed)           0.000    49.226    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_554_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.624 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_506/CO[3]
                         net (fo=1, routed)           0.000    49.624    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_506_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_501/CO[3]
                         net (fo=1, routed)           0.000    49.738    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_501_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_496/CO[3]
                         net (fo=1, routed)           0.000    49.852    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_496_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.966 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_491/CO[3]
                         net (fo=1, routed)           0.000    49.966    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_491_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.080 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_486/CO[3]
                         net (fo=1, routed)           0.000    50.080    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_486_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.194 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_481/CO[3]
                         net (fo=1, routed)           0.000    50.194    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_481_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.308 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.001    50.309    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_476_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.423 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    50.423    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_473_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.580 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_472/CO[1]
                         net (fo=35, routed)          1.209    51.788    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_472_n_2
    SLICE_X56Y42         LUT3 (Prop_lut3_I0_O)        0.329    52.117 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_509/O
                         net (fo=1, routed)           0.000    52.117    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_509_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.667 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.667    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_459_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.781 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    52.781    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_454_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.895 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    52.895    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_449_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.009 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    53.009    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_444_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.123 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    53.123    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_439_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.237 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    53.237    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_434_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.351 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.351    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_431_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.508 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_430/CO[1]
                         net (fo=35, routed)          1.113    54.621    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_430_n_2
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    54.950 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_471/O
                         net (fo=1, routed)           0.000    54.950    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_471_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.500 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_422/CO[3]
                         net (fo=1, routed)           0.000    55.500    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_422_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_417/CO[3]
                         net (fo=1, routed)           0.000    55.614    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_417_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.728 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_412/CO[3]
                         net (fo=1, routed)           0.000    55.728    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_412_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.842 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_407/CO[3]
                         net (fo=1, routed)           0.000    55.842    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_407_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.956 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    55.956    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_402_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.070 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    56.070    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_397_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.184 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    56.184    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_392_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.298 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_389/CO[3]
                         net (fo=1, routed)           0.000    56.298    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_389_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.455 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_388/CO[1]
                         net (fo=35, routed)          0.967    57.422    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_388_n_2
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.329    57.751 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_429/O
                         net (fo=1, routed)           0.000    57.751    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_429_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.284 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000    58.284    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_380_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.401 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_375/CO[3]
                         net (fo=1, routed)           0.000    58.401    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_375_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.518 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_370/CO[3]
                         net (fo=1, routed)           0.000    58.518    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_370_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.635 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_365/CO[3]
                         net (fo=1, routed)           0.000    58.635    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_365_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.752 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_360/CO[3]
                         net (fo=1, routed)           0.000    58.752    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_360_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.869 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    58.869    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_355_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.986 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    58.986    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_350_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.103 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    59.103    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_347_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.260 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_346/CO[1]
                         net (fo=35, routed)          1.267    60.528    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_346_n_2
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.332    60.860 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_387/O
                         net (fo=1, routed)           0.000    60.860    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_387_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.410 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_338/CO[3]
                         net (fo=1, routed)           0.000    61.410    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_338_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.524 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_333/CO[3]
                         net (fo=1, routed)           0.000    61.524    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_333_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.638 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_328/CO[3]
                         net (fo=1, routed)           0.000    61.638    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_328_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.752 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_323/CO[3]
                         net (fo=1, routed)           0.000    61.752    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_323_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.866 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    61.866    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_318_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.980 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000    61.980    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_313_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.094 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    62.094    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_308_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.208 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.208    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_305_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.365 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_304/CO[1]
                         net (fo=35, routed)          0.982    63.347    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_304_n_2
    SLICE_X48Y35         LUT3 (Prop_lut3_I0_O)        0.329    63.676 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_345/O
                         net (fo=1, routed)           0.000    63.676    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_345_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.226 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    64.226    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_296_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.340 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    64.340    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_291_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.454 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    64.454    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_286_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.568 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_281/CO[3]
                         net (fo=1, routed)           0.000    64.568    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_281_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.682 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_276/CO[3]
                         net (fo=1, routed)           0.000    64.682    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_276_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_271/CO[3]
                         net (fo=1, routed)           0.000    64.796    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_271_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.910 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    64.910    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_266_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.024 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_263/CO[3]
                         net (fo=1, routed)           0.000    65.024    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_263_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.181 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_262/CO[1]
                         net (fo=35, routed)          1.104    66.285    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_262_n_2
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.329    66.614 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_303/O
                         net (fo=1, routed)           0.000    66.614    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_303_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.164 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_254/CO[3]
                         net (fo=1, routed)           0.000    67.164    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_254_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_249/CO[3]
                         net (fo=1, routed)           0.000    67.278    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_249_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    67.392    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_244_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.506    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_239_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    67.620    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_234_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000    67.734    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_229_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.848 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    67.848    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_224_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.962 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    67.962    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_221_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.119 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_220/CO[1]
                         net (fo=35, routed)          0.793    68.912    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_220_n_2
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.329    69.241 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_261/O
                         net (fo=1, routed)           0.000    69.241    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_261_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.791 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    69.791    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_212_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    69.905    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_207_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.019 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    70.019    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_202_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.133    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_197_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    70.247    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_192_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    70.361    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_187_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    70.475    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_182_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    70.589    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_179_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.746 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_178/CO[1]
                         net (fo=35, routed)          0.820    71.566    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_178_n_2
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.329    71.895 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_219/O
                         net (fo=1, routed)           0.000    71.895    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_219_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.445 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    72.445    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_173_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.559 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    72.559    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_168_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.673 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    72.673    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_163_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.787 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    72.787    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_158_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.901 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    72.901    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_153_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.015 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.015    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_148_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.129 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    73.129    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_143_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.243 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_140_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.400 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_139/CO[1]
                         net (fo=35, routed)          0.937    74.337    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_139_n_2
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.329    74.666 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_41/O
                         net (fo=1, routed)           0.000    74.666    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_41_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.216 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.216    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_34_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.330 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    75.330    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_134_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.444 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    75.444    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_129_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.558 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    75.558    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_124_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.672 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.672    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_119_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.786 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.786    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_114_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.900 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.900    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_109_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.014 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    76.014    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_106_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.171 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_105/CO[1]
                         net (fo=35, routed)          1.025    77.196    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_105_n_2
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.329    77.525 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[26]_i_36/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[26]_i_36_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.058 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.058    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_29_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.175 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.175    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_29_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.292 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.292    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_100_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.409 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.409    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_95_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.526 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_90/CO[3]
                         net (fo=1, routed)           0.000    78.526    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_90_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.643 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    78.643    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_85_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.760 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.760    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_80_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.877 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    78.877    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_77_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.034 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_76/CO[1]
                         net (fo=35, routed)          0.914    79.948    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_76_n_2
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.332    80.280 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[22]_i_31/O
                         net (fo=1, routed)           0.000    80.280    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[22]_i_31_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.813 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.813    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_24_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.930 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.930    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_24_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.047 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.047    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_24_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.164 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.164    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_71_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.281 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    81.281    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_66_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.398 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.398    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_61_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.515 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    81.515    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_56_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.632 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.632    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_53_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.789 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_52/CO[1]
                         net (fo=35, routed)          0.945    82.734    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_52_n_2
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.332    83.066 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[18]_i_26/O
                         net (fo=1, routed)           0.000    83.066    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[18]_i_26_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.616 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.616    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_19_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.730 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.730    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_19_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.844 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.844    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_19_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.958 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.958    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_19_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.072 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.072    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_47_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.186 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.186    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_42_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.300 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.300    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_37_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.414 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.414    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_34_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.571 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_33/CO[1]
                         net (fo=35, routed)          1.045    85.616    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_33_n_2
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.329    85.945 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[14]_i_21/O
                         net (fo=1, routed)           0.000    85.945    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[14]_i_21_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.495 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.495    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_14_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.609 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.609    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_14_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.723 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.723    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_14_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.837 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.837    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_14_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.951 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.951    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_14_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.065 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    87.065    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_28_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.179 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.179    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_23_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.293 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.293    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_20_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.450 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_19/CO[1]
                         net (fo=35, routed)          1.049    88.499    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_19_n_2
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.329    88.828 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[10]_i_16/O
                         net (fo=1, routed)           0.000    88.828    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[10]_i_16_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.361 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.361    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_9_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.478 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.478    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.595 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.595    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_9_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.712 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.712    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_9_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.829 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.829    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_9_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.946 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.946    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.063 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.063    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_14_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.180 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.180    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_11_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.337 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_10/CO[1]
                         net (fo=35, routed)          0.821    91.158    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_10_n_2
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.332    91.490 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[6]_i_11/O
                         net (fo=1, routed)           0.000    91.490    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[6]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.040 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.040    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.154 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.154    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_4_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.268 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.268    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.382 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.382    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_4_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.496 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.496    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_4_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.610 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.610    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_4_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.724 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.724    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_4_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.838 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.838    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.995 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_4/CO[1]
                         net (fo=35, routed)          0.817    93.812    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_4_n_2
    SLICE_X49Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.597 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.597    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[2]_i_3_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.711 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.711    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_3_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.825 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.825    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_3_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.939 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    94.939    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_3_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    95.178 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_3/O[2]
                         net (fo=5, routed)           0.948    96.126    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_3_n_5
    SLICE_X52Y34         LUT6 (Prop_lut6_I3_O)        0.302    96.428 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[20]_i_4/O
                         net (fo=4, routed)           1.033    97.461    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[20]_i_4_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.150    97.611 f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_5/O
                         net (fo=3, routed)           1.148    98.759    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_5_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I3_O)        0.348    99.107 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_2/O
                         net (fo=4, routed)           0.590    99.697    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_2_n_0
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.117    99.814 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_2/O
                         net (fo=1, routed)           0.286   100.100    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_2_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.348   100.448 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_1/O
                         net (fo=1, routed)           0.000   100.448    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_muxed[30]
    SLICE_X54Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        1.790   102.970    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100   103.070 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.512   103.581    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   103.672 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          1.550   105.222    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X54Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/C
                         clock pessimism              0.601   105.824    
                         clock uncertainty           -1.500   104.323    
    SLICE_X54Y38         FDCE (Setup_fdce_C_D)        0.079   104.402    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.402    
                         arrival time                        -100.448    
  -------------------------------------------------------------------
                         slack                                  3.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        0.594     0.930    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X23Y41         FDRE                                         r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/Q
                         net (fo=1, routed)           0.106     1.177    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[16]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        0.905     1.271    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.144    design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y5   design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y37  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       89.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.699ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 0.580ns (7.083%)  route 7.608ns (92.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 102.645 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        1.687     2.981    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X31Y80         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.795     5.232    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.356 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.813    11.169    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X53Y54         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        1.466   102.645    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X53Y54         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                         clock pessimism              0.129   102.774    
                         clock uncertainty           -1.500   101.273    
    SLICE_X53Y54         FDCE (Recov_fdce_C_CLR)     -0.405   100.868    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg
  -------------------------------------------------------------------
                         required time                        100.868    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 89.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.186ns (9.615%)  route 1.749ns (90.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        0.551     0.887    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X52Y31         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=2, routed)           0.852     1.879    design_1_i/caravel_0/inst/housekeeping/hkspi/la_output[0]
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.924 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=134, routed)         0.897     2.821    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/user_io_oeb[0]
    SLICE_X54Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5028, routed)        1.026     1.392    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.448 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.239     1.686    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.715 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          0.843     2.558    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X54Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[13]/C
                         clock pessimism             -0.030     2.528    
    SLICE_X54Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.461    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.360    





