
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mconsonni/Utility_Ip_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_FT245Sync_0_0/design_1_AXI4Stream_FT245Sync_0_0.dcp' for cell 'design_1_i/AXI4Stream_FT245Sync_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_LedCounter_0_0/design_1_BeltBus_LedCounter_0_0.dcp' for cell 'design_1_i/BeltBus_LedCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TDCCounter_0_0/design_1_BeltBus_TDCCounter_0_0.dcp' for cell 'design_1_i/BeltBus_TDCCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TDCHistogrammer_0_0/design_1_BeltBus_TDCHistogrammer_0_0.dcp' for cell 'design_1_i/BeltBus_TDCHistogrammer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TDCHistogrammer_1_0/design_1_BeltBus_TDCHistogrammer_1_0.dcp' for cell 'design_1_i/BeltBus_TDCHistogrammer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TTM_0_0/design_1_BeltBus_TTM_0_0.dcp' for cell 'design_1_i/BeltBus_TTM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_MME_0_0/design_1_MME_0_0.dcp' for cell 'design_1_i/MME_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1.dcp' for cell 'design_1_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_1_0/design_1_axis_broadcaster_1_0.dcp' for cell 'design_1_i/axis_broadcaster_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0.dcp' for cell 'design_1_i/dlconstant_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0.dcp' for cell 'design_1_i/dlconstant_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0.dcp' for cell 'design_1_i/dlconstant_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0.dcp' for cell 'design_1_i/dlconstant_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_3/design_1_system_ila_0_3.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_BitstreamUpdater_0_0/design_1_AXI4_BitstreamUpdater_0_0.dcp' for cell 'design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_qspi_programmer_0_0/design_1_qspi_programmer_0_0.dcp' for cell 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_AXIToIIC_0_0/design_1_AXI4_AXIToIIC_0_0.dcp' for cell 'design_1_i/IIC/AXI4_AXIToIIC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/IIC/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/Master/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/Master/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MuxDebugg_0_0/design_1_AXI4Stream_MuxDebugg_0_0.dcp' for cell 'design_1_i/TDC_Calib/AXI4Stream_MuxDebugg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_TDC_Wrapper_0_0/design_1_AXI4_TDC_Wrapper_0_0.dcp' for cell 'design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0.dcp' for cell 'design_1_i/TDC_Calib/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_4_0/design_1_util_ds_buf_4_0.dcp' for cell 'design_1_i/TDC_Calib/util_ds_buf_4'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_CoarseTreeDistributor_0_0/design_1_CoarseTreeDistributor_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/CoarseTreeDistributor_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_StartStopGenerator_0_0/design_1_StartStopGenerator_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/StartStopGenerator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_1_0/design_1_InputLogic_1_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_TDCChannelSlice_1_0/design_1_TDCChannelSlice_1_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_CoarseExtensionCore_0_0/design_1_AXI4Stream_CoarseExtensionCore_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecoder_0_0/design_1_AXI4Stream_IperDecoder_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_IperDecoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_0/design_1_AXI4Stream_MagicCalibrator_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowCounter_0_0/design_1_AXI4Stream_OverflowCounter_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_OverflowCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_Synchronizer_0_0/design_1_AXI4Stream_Synchronizer_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_0/design_1_AXI4Stream_X7S_VirtualTDL_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_NodeInserter_0_0/design_1_BeltBus_NodeInserter_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_2_0/design_1_InputLogic_2_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_TDCChannelSlice_2_0/design_1_TDCChannelSlice_2_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_CoarseExtensionCore_0_1/design_1_AXI4Stream_CoarseExtensionCore_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecoder_0_1/design_1_AXI4Stream_IperDecoder_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_IperDecoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_1/design_1_AXI4Stream_MagicCalibrator_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowCounter_0_1/design_1_AXI4Stream_OverflowCounter_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_OverflowCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_Synchronizer_0_1/design_1_AXI4Stream_Synchronizer_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_1/design_1_AXI4Stream_X7S_VirtualTDL_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_NodeInserter_0_1/design_1_BeltBus_NodeInserter_0_1.dcp' for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_PeriodMet_0_0/design_1_AXI4Stream_PeriodMet_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_0_0/design_1_InputLogic_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_TDCChannelSlice_0_0/design_1_TDCChannelSlice_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_CoarseExtensionCore_0_2/design_1_AXI4Stream_CoarseExtensionCore_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecoder_0_2/design_1_AXI4Stream_IperDecoder_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_2/design_1_AXI4Stream_MagicCalibrator_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowCounter_0_2/design_1_AXI4Stream_OverflowCounter_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_OverflowCounter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_Synchronizer_0_2/design_1_AXI4Stream_Synchronizer_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_2/design_1_AXI4Stream_X7S_VirtualTDL_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_NodeInserter_0_2/design_1_BeltBus_NodeInserter_0_2.dcp' for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_0/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axis_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_auto_ss_slidr_0/design_1_auto_ss_slidr_0.dcp' for cell 'design_1_i/axis_interconnect_0/m00_couplers/auto_ss_slidr'
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2300.727 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12392
INFO: [Netlist 29-17] Analyzing 6454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/TDC_Calib/util_ds_buf_3/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/TDC_Calib/util_ds_buf_3/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/U0/ila_lib UUID: e0698dbb-7e4f-5bce-a82c-fc5d3d48baa4 
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[5]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[6]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[7]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[8]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt[9]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_1[5]'; it is marked with attributes prohibiting Vivado debug.
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_0_0/design_1_dlconstant_gpio_0_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_0_0/design_1_InputLogic_0_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_0_0/design_1_InputLogic_0_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_0_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_0_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_3/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_3/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_4_0/design_1_util_ds_buf_4_0_board.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_4/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_4_0/design_1_util_ds_buf_4_0_board.xdc] for cell 'design_1_i/TDC_Calib/util_ds_buf_4/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2955.125 ; gain = 560.773 ; free physical = 6776 ; free virtual = 11782
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.166660 which will be rounded to 0.167 to ensure it is an integer multiple of 1 picosecond [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_2/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_2/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_1/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_1_0/design_1_dlconstant_gpio_1_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_1/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_2/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_2/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_3/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0_board.xdc] for cell 'design_1_i/dlconstant_gpio_3/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_0/src/timing_ooc.xdc:1]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_LedCounter_0_0/design_1_BeltBus_LedCounter_0_0_board.xdc] for cell 'design_1_i/BeltBus_LedCounter_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_LedCounter_0_0/design_1_BeltBus_LedCounter_0_0_board.xdc] for cell 'design_1_i/BeltBus_LedCounter_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TDCCounter_0_0/xdc/timinig.xdc] for cell 'design_1_i/BeltBus_TDCCounter_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_BeltBus_TDCCounter_0_0/xdc/timinig.xdc] for cell 'design_1_i/BeltBus_TDCCounter_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/IIC/axi_iic_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/IIC/axi_iic_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_MME_0_0/bd_0/ip/ip_5/bd_cd85_axi_datamover_0_0.xdc] for cell 'design_1_i/MME_0/U0/axi_datamover_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_MME_0_0/bd_0/ip/ip_5/bd_cd85_axi_datamover_0_0.xdc] for cell 'design_1_i/MME_0/U0/axi_datamover_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_TDC_Wrapper_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_TDC_Wrapper_0_0/src/timing_ooc.xdc:2]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4_TDC_Wrapper_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_FT245Sync_0_0/design_1_AXI4Stream_FT245Sync_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_FT245Sync_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_FT245Sync_0_0/design_1_AXI4Stream_FT245Sync_0_0_board.xdc] for cell 'design_1_i/AXI4Stream_FT245Sync_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_1_0/design_1_InputLogic_1_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_1_0/design_1_InputLogic_1_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_1_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_1_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_1/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_1/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_1/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_1/src/timing_ooc.xdc:1]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_MagicCalibrator_0_1/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_2_0/design_1_InputLogic_2_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_2_0/design_1_InputLogic_2_0_board.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_2_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_InputLogic_2_0/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_PeriodMet_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_PeriodMet_0_0/src/timing_ooc.xdc:1]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_PeriodMet_0_0/src/timing_ooc.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_2/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_X7S_VirtualTDL_0_2/src/timing.xdc] for cell 'design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/xdc/FTDI.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/xdc/FTDI.xdc]
Parsing XDC File [/home/mconsonni/Desktop/xdc/QSPI.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_sck' already exists, overwriting the previous clock with the same name. [/home/mconsonni/Desktop/xdc/QSPI.xdc:4]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/mconsonni/Desktop/xdc/QSPI.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/mconsonni/Desktop/xdc/QSPI.xdc:8]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/mconsonni/Desktop/xdc/QSPI.xdc]
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_MME_0_0/bd_0/ip/ip_5/bd_cd85_axi_datamover_0_0_clocks.xdc] for cell 'design_1_i/MME_0/U0/axi_datamover_0/U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_MME_0_0/bd_0/ip/ip_5/bd_cd85_axi_datamover_0_0_clocks.xdc] for cell 'design_1_i/MME_0/U0/axi_datamover_0/U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_late.xdc] for cell 'design_1_i/clk_wiz_1/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/BeltBus_TTM_0/U0/counter_cdc_inst/counter_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1715] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.125 ; gain = 0.000 ; free physical = 6831 ; free virtual = 11837
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 402 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 200 instances
  IOBUF => IOBUF (IBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 91 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

87 Infos, 54 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2963.125 ; gain = 662.473 ; free physical = 6831 ; free virtual = 11837
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2995.141 ; gain = 32.016 ; free physical = 6823 ; free virtual = 11830

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9ae13df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3003.141 ; gain = 8.000 ; free physical = 6758 ; free virtual = 11765

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 9605c9fad049588b.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3184.914 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11564
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2bf792a8f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6559 ; free virtual = 11564

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 126 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 21c064b1f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6618 ; free virtual = 11623
INFO: [Opt 31-389] Phase Retarget created 404 cells and removed 479 cells
INFO: [Opt 31-1021] In phase Retarget, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 26 load pin(s).
Phase 3 Constant propagation | Checksum: 1983b6d59

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6632 ; free virtual = 11637
INFO: [Opt 31-389] Phase Constant propagation created 698 cells and removed 2444 cells
INFO: [Opt 31-1021] In phase Constant propagation, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 26f15c36f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6631 ; free virtual = 11636
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4164 cells
INFO: [Opt 31-1021] In phase Sweep, 1525 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/data_fifo_out_reg[31]_i_2_n_0_BUFG_inst to drive 32 load(s) on clock net design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/data_fifo_out_reg[31]_i_2_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/meta_fifo_out_reg[31]_i_2_n_0_BUFG_inst to drive 32 load(s) on clock net design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/meta_fifo_out_reg[31]_i_2_n_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 2292d4604

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6634 ; free virtual = 11639
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2292d4604

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6634 ; free virtual = 11639
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1b09ef4aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6634 ; free virtual = 11639
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             404  |             479  |                                            106  |
|  Constant propagation         |             698  |            2444  |                                             85  |
|  Sweep                        |               0  |            4164  |                                           1525  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3184.914 ; gain = 0.000 ; free physical = 6634 ; free virtual = 11639
Ending Logic Optimization Task | Checksum: 20a96574f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3184.914 ; gain = 43.773 ; free physical = 6634 ; free virtual = 11639

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 86 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 22 Total Ports: 172
Number of Flops added for Enable Generation: 9

Ending PowerOpt Patch Enables Task | Checksum: 1b6b16f95

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6503 ; free virtual = 11509
Ending Power Optimization Task | Checksum: 1b6b16f95

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3791.070 ; gain = 606.156 ; free physical = 6567 ; free virtual = 11573

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1fccf795e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11564
Ending Final Cleanup Task | Checksum: 1fccf795e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11564
Ending Netlist Obfuscation Task | Checksum: 1fccf795e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11564
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 54 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:01 . Memory (MB): peak = 3791.070 ; gain = 827.945 ; free physical = 6559 ; free virtual = 11564
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6508 ; free virtual = 11516
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3791.070 ; gain = 0.000 ; free physical = 6490 ; free virtual = 11510
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
INFO: [Coretcl 2-168] The results of DRC are in file /home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/FIFO_CMD_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/ReceiverData_S2MM_inst/FIFO_CMD_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/full_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6394 ; free virtual = 11413
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 162727f50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6394 ; free virtual = 11413
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6394 ; free virtual = 11413

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/Inst_FDCE {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[0] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[1] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[2] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[0] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/Inst_FDCE {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[3] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[2] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividedEvent_reg {FDCE}
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[3] {FDCE}
	design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/Inst_FDCE {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[2] {FDCE}
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[3] {FDCE}
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividedEvent_reg {FDCE}
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[1] {FDCE}
	design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[0] {FDCE}
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	design_1_i/clk_wiz_1/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y68
	design_1_i/clk_wiz_1/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y0
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f02f89c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6438 ; free virtual = 11457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 112c1bc6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6359 ; free virtual = 11378

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 112c1bc6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6359 ; free virtual = 11378
Phase 1 Placer Initialization | Checksum: 112c1bc6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6356 ; free virtual = 11376

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1451b3000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6324 ; free virtual = 11343

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 168bf0c22

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6320 ; free virtual = 11340

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 1664 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 1, total 8, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 719 nets or cells. Created 8 new cells, deleted 711 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en could not be optimized because driver design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6293 ; free virtual = 11316
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6295 ; free virtual = 11318

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            711  |                   719  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |            711  |                   721  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 144a366f0

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6297 ; free virtual = 11320
Phase 2.3 Global Placement Core | Checksum: 1be895f5f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6291 ; free virtual = 11314
Phase 2 Global Placement | Checksum: 1be895f5f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6315 ; free virtual = 11337

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16488705e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6309 ; free virtual = 11332

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a8a0d781

Time (s): cpu = 00:01:40 ; elapsed = 00:00:55 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6300 ; free virtual = 11323

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ca260a02

Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6301 ; free virtual = 11324

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ecfd5d0

Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6301 ; free virtual = 11324

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7618ea5a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:00 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6293 ; free virtual = 11321

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 142bc4d2a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:21 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6216 ; free virtual = 11255

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 147917cdc

Time (s): cpu = 00:02:15 ; elapsed = 00:01:24 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6233 ; free virtual = 11257

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b2e37aa6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6233 ; free virtual = 11257

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fc81545f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:33 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11212
Phase 3 Detail Placement | Checksum: 1fc81545f

Time (s): cpu = 00:02:34 ; elapsed = 00:01:33 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6192 ; free virtual = 11212

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfffd544

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.790 | TNS=-1766.752 |
Phase 1 Physical Synthesis Initialization | Checksum: 14297047a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6200 ; free virtual = 11221
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 150f99a4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6199 ; free virtual = 11220
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfffd544

Time (s): cpu = 00:02:57 ; elapsed = 00:01:44 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6201 ; free virtual = 11221
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.791. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:04:49 ; elapsed = 00:03:35 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11216
Phase 4.1 Post Commit Optimization | Checksum: 19869f08f

Time (s): cpu = 00:04:49 ; elapsed = 00:03:35 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11216

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19869f08f

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11216

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              32x32|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19869f08f

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217
Phase 4.3 Placer Reporting | Checksum: 19869f08f

Time (s): cpu = 00:04:51 ; elapsed = 00:03:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217

Time (s): cpu = 00:04:51 ; elapsed = 00:03:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21cd09b0c

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217
Ending Placer Task | Checksum: 13aa8db22

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6197 ; free virtual = 11217
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 103 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:55 ; elapsed = 00:03:39 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6259 ; free virtual = 11279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6125 ; free virtual = 11251
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6220 ; free virtual = 11269
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6214 ; free virtual = 11262
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6215 ; free virtual = 11265
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6111 ; free virtual = 11209

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.791 | TNS=-1576.818 |
Phase 1 Physical Synthesis Initialization | Checksum: 22fa1ad5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6128 ; free virtual = 11178
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.791 | TNS=-1576.818 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 22fa1ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6125 ; free virtual = 11175

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.791 | TNS=-1576.818 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][28].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][28]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-1576.427 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][20].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][20]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-1576.570 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][21].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][21]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-1576.373 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][31].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][31]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.728 | TNS=-1576.136 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][37].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][37]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.942 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][12].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][12]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.829 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][15].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][15]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.716 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][23].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][23]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.603 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][40].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][40]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][40]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.601 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][44].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][44]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.647 | TNS=-1575.599 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][6].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][6]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.645 | TNS=-1575.597 |
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][40].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][40]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[22].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[22]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[22]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.631 | TNS=-1564.363 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][21].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][21]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.599 | TNS=-1564.055 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[19].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[19]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[19]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.593 | TNS=-1556.943 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[26].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[26]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[26]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1548.134 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][38].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][38]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1547.923 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][39].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][39]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1547.690 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][4].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][4]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1547.145 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][16].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][16]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1546.893 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][17].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][17]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1546.705 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][19].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][19]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1546.517 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][37].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][37]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-1546.432 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][38].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][38]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.574 | TNS=-1546.347 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[10].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[10]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[10]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.549 | TNS=-1522.636 |
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][11].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][11]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[29].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[29]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[29]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.529 | TNS=-1513.748 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[2].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.526 | TNS=-1512.882 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[7].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[7]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.515 | TNS=-1504.481 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[1].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[1]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-1495.019 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[2].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[2]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.434 | TNS=-1482.072 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[17].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[17]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[17]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.401 | TNS=-1472.333 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[23].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[23]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[23]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.389 | TNS=-1463.703 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[18].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[18]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[18]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.377 | TNS=-1455.101 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[24].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[24]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[24]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.371 | TNS=-1446.787 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[21].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[21]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[21]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.357 | TNS=-1438.519 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[37].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[37]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[37]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.355 | TNS=-1428.027 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[9].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[9]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[9]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.327 | TNS=-1418.186 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[6].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[6]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.324 | TNS=-1410.978 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[8].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[8]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[8]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.313 | TNS=-1403.141 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[12].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[12]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[12]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.313 | TNS=-1395.140 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[11].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.307 | TNS=-1392.907 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[4].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[4]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.295 | TNS=-1384.866 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[35].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[35]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[35]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.285 | TNS=-1376.701 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[25].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[25]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[25]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.282 | TNS=-1364.877 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[20].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[20]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[20]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.274 | TNS=-1357.270 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[11].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[11]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[11]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.241 | TNS=-1347.407 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[27].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[27]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[27]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.222 | TNS=-1337.619 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[31].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[31]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[31]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.212 | TNS=-1321.728 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[32].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[32]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[32]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.209 | TNS=-1314.331 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[28]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.162 | TNS=-1310.002 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[36]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.120 | TNS=-1306.220 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[28]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.116 | TNS=-1305.788 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[5].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[5]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.115 | TNS=-1297.874 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[13].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[13]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.107 | TNS=-1287.498 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[33].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[33]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[33]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-1277.621 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[14].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[14]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[14]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.094 | TNS=-1269.588 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[0]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.092 | TNS=-1262.680 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[30].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[30]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[30]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-1253.729 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[34].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[34]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[34]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-1241.040 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[36]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.033 | TNS=-1238.823 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[28]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.015 | TNS=-1229.728 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[36]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.013 | TNS=-1221.928 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[39].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[39]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[39]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.012 | TNS=-1213.007 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[38].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[38]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[38]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.000 | TNS=-1204.550 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[3].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[3]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.990 | TNS=-1193.105 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[16].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[16]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[16]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.930 | TNS=-1178.034 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[15].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[15]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[15]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.909 | TNS=-1151.955 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.746 | TNS=-1137.465 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.741 | TNS=-1139.229 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.561 | TNS=-736.057 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.319 | TNS=-713.587 |
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][13].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][13]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0.  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff[0][44]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-712.237 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][16].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][16]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-712.008 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][17].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][17]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-711.779 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][20].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][20]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-711.550 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][9].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][9]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-711.373 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][24].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][24]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-711.144 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][25].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][25]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-710.915 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][3].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][3]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.255 | TNS=-710.686 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][41].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][41]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.246 | TNS=-710.457 |
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][10].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][10]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-704.449 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][30].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][30]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-704.483 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][4].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][4]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-704.283 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][17].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][17]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-703.986 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][18].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][18]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-703.689 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][22].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][22]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-703.392 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][2].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][2]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-703.334 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][4].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][4]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-703.037 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][7].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][7]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-702.740 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][0].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][0]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-702.693 |
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][27].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][27]
INFO: [Physopt 32-735] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-702.407 |
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[0]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-694.786 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[4].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[4]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-694.890 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[2].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[2]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-713.126 |
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-712.932 |
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[44]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[40]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[32]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[28]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/SHIFT_RIGHT[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i_sync. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rvalid_reg_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rvalid_reg
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rvalid_reg_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rvalid_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-693.837 |
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tdata[0].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-693.689 |
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidNumberOfTdl_0_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_11__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.151 | TNS=-693.689 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_10__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[40].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[42]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[40]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[112].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[114]
INFO: [Physopt 32-735] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[112]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tdata[48].  Re-placed instance design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[50]
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[112].  Did not re-place instance design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[114]
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[112]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tdata[0].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tdata[56].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[58]
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[80].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[82]
INFO: [Physopt 32-702] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/preq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SCK_O_int.  Re-placed instance design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tdata[184].  Re-placed instance design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[186]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_13__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tdc_diff_clock_clk_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[15]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[15]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg_n_0_[2][13].  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][13]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][28].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][28]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][30].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][30]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][32].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][32]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][39].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][39]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg_n_0_[0][8].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff_reg[0][8]
INFO: [Physopt 32-663] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][1].  Re-placed instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][1]
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][21]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2.  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff[0][44]_i_1_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/SHIFT_RIGHT[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i_sync. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[25]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[25]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidNumberOfTdl_0_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_13__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tdc_diff_clock_clk_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[27]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[27]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_4_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_6_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_6
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1_i_1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_word0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[11]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_word0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1_n_99. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 22fa1ad5e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6149 ; free virtual = 11199

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][21]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2.  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff[0][44]_i_1_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[44]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[40]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[32]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[28]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/sum_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/SHIFT_RIGHT[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i_sync. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidNumberOfTdl_0_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_13__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tdc_diff_clock_clk_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_6_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_6
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_comp.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[16]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][16]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][16]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg_n_0_[1][31].  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][31]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[7]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[7]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[11]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[11]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_3
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][30]_i_7_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][30]_i_7
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_4_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_7_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][34]_i_7
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][18]_i_3_comp_1.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][4]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][4]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][7]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][7]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_7_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_7
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_3_comp.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[20]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][19]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_2
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][0]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][0]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][0]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][26]_i_7_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][26]_i_7
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][10]_i_3_comp.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_7_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_7
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_2_comp.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[2]_i_5_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[2]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][6]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_4_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][1]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][1]_i_1
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][1]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_7_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_7
INFO: [Physopt 32-710] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_comp.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_2
INFO: [Physopt 32-572] Net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_3
INFO: [Physopt 32-81] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][17]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21].  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg[0][21]
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_mean_buff_reg_n_0_[0][21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid.  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2.  Did not re-place instance design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_buff[0][44]_i_1_replica_2
INFO: [Physopt 32-702] Processed net design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/m00_axis_tdata_reg[23]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/SHIFT_RIGHT[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[48]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i_sync. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/GenDecoders[1].DecoT2B.Inst_ThermoToBinWrapper_T2B/Gen_Step_T2B[0].Inst_Step_T2B/Valid_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19].  Did not re-place instance design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidNumberOfTdl_0_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_13__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0/U0/Inst_AXI4Stream_X7S_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_OUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tdc_diff_clock_clk_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/rlast_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][5]_i_2_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][5]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[12]_i_3_n_0.  Did not re-place instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[12]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[10]_i_3_n_0.  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[10]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg_n_0_[2][37].  Re-placed instance design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][37]
Phase 4 Critical Path Optimization | Checksum: 22fa1ad5e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6150 ; free virtual = 11201
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6153 ; free virtual = 11203
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.136 | TNS=-688.164 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.655  |        888.654  |          112  |              0  |                   160  |           0  |           2  |  00:01:08  |
|  Total          |          1.655  |        888.654  |          112  |              0  |                   160  |           0  |           3  |  00:01:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6152 ; free virtual = 11203
Ending Physical Synthesis Task | Checksum: 126f65a15

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6154 ; free virtual = 11205
INFO: [Common 17-83] Releasing license: Implementation
858 Infos, 103 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:20 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6190 ; free virtual = 11241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6054 ; free virtual = 11209
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11233
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	design_1_i/clk_wiz_1/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y68
	design_1_i/clk_wiz_1/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 27fe2667 ConstDB: 0 ShapeSum: 61849b46 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ecbe8e35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5994 ; free virtual = 11070
Post Restoration Checksum: NetGraph: 45c8f01a NumContArr: a6f59e1b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ecbe8e35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 6007 ; free virtual = 11083

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ecbe8e35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5987 ; free virtual = 11062

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ecbe8e35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5987 ; free virtual = 11062
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb6f75df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5967 ; free virtual = 11042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.066 | TNS=-661.447| WHS=-1.200 | THS=-2241.232|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: fd27d505

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5959 ; free virtual = 11034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.066 | TNS=-642.100| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 109e2527e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5955 ; free virtual = 11030
Phase 2 Router Initialization | Checksum: 1327f2e39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5955 ; free virtual = 11030

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0465683 %
  Global Horizontal Routing Utilization  = 0.00745951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54526
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54472
  Number of Partially Routed Nets     = 54
  Number of Node Overlaps             = 58


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1327f2e39

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3802.086 ; gain = 0.000 ; free physical = 5952 ; free virtual = 11027
Phase 3 Initial Routing | Checksum: 1ca90e44f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5923 ; free virtual = 10998
INFO: [Route 35-580] Design has 664 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[21]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[19]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[23]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[22]/D|
|                      clk |                      clk |design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tdata_reg[16]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6579
 Number of Nodes with overlaps = 619
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.170 | TNS=-2094.555| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b08d1fed

Time (s): cpu = 00:02:47 ; elapsed = 00:01:39 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5927 ; free virtual = 11002

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.153 | TNS=-2106.051| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f2a1ce7e

Time (s): cpu = 00:02:54 ; elapsed = 00:01:45 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5927 ; free virtual = 11002

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.153 | TNS=-2131.467| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20476970e

Time (s): cpu = 00:02:58 ; elapsed = 00:01:49 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5930 ; free virtual = 11005
Phase 4 Rip-up And Reroute | Checksum: 20476970e

Time (s): cpu = 00:02:58 ; elapsed = 00:01:49 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5930 ; free virtual = 11005

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bddb6c7f

Time (s): cpu = 00:03:04 ; elapsed = 00:01:51 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5930 ; free virtual = 11005
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.079 | TNS=-2085.622| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 182816a55

Time (s): cpu = 00:03:07 ; elapsed = 00:01:52 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5906 ; free virtual = 10981

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 182816a55

Time (s): cpu = 00:03:07 ; elapsed = 00:01:52 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5906 ; free virtual = 10981
Phase 5 Delay and Skew Optimization | Checksum: 182816a55

Time (s): cpu = 00:03:07 ; elapsed = 00:01:52 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5906 ; free virtual = 10981

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1be918c83

Time (s): cpu = 00:03:14 ; elapsed = 00:01:56 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5909 ; free virtual = 10984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.079 | TNS=-2040.792| WHS=-0.767 | THS=-52.537|

Phase 6.1 Hold Fix Iter | Checksum: 2742725ca

Time (s): cpu = 00:03:17 ; elapsed = 00:01:57 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5904 ; free virtual = 10979
WARNING: [Route 35-468] The router encountered 56 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]_INST_0/I0
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][57]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][57]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][49]_i_3/I0
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[19]_i_1/I3
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[22]_i_1/I3
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][30]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][22]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][22]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[15]_i_1/I3
	.. and 46 more pins.

Phase 6 Post Hold Fix | Checksum: 1a68445a3

Time (s): cpu = 00:03:17 ; elapsed = 00:01:57 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5903 ; free virtual = 10979

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.0519 %
  Global Horizontal Routing Utilization  = 15.1029 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c6062b3e

Time (s): cpu = 00:03:17 ; elapsed = 00:01:58 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5904 ; free virtual = 10979

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c6062b3e

Time (s): cpu = 00:03:18 ; elapsed = 00:01:58 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5903 ; free virtual = 10979

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0b93d0c

Time (s): cpu = 00:03:21 ; elapsed = 00:02:01 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5910 ; free virtual = 10985

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 235219e90

Time (s): cpu = 00:03:28 ; elapsed = 00:02:04 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5890 ; free virtual = 10965
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.116 | TNS=-2568.716| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 235219e90

Time (s): cpu = 00:03:28 ; elapsed = 00:02:04 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5890 ; free virtual = 10965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:29 ; elapsed = 00:02:04 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5957 ; free virtual = 11032

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
879 Infos, 106 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:47 ; elapsed = 00:02:12 . Memory (MB): peak = 3807.062 ; gain = 4.977 ; free physical = 5958 ; free virtual = 11033
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.066 ; gain = 0.000 ; free physical = 5820 ; free virtual = 11021
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3815.066 ; gain = 8.004 ; free physical = 5944 ; free virtual = 11048
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
INFO: [Coretcl 2-168] The results of DRC are in file /home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3874.941 ; gain = 59.875 ; free physical = 5879 ; free virtual = 10982
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3874.941 ; gain = 0.000 ; free physical = 5878 ; free virtual = 10984
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
893 Infos, 107 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3896.895 ; gain = 21.953 ; free physical = 5803 ; free virtual = 10928
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/axi_datamover_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/axi_datamover_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_Packetizer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/AXI4Stream_FT245Sync_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/AXI4Stream_FT245Sync_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
GCIO site IOB_X0Y22
GCIO site IOB_X0Y24
GCIO site IOB_X0Y26
GCIO site IOB_X0Y28
GCIO site IOB_X0Y72
GCIO site IOB_X0Y74
GCIO site IOB_X0Y76
GCIO site IOB_X0Y78
GCIO site IOB_X1Y72
GCIO site IOB_X1Y74
GCIO site IOB_X1Y76
GCIO site IOB_X1Y78
GCIO site IOB_X0Y122
GCIO site IOB_X0Y124
GCIO site IOB_X0Y126
GCIO site IOB_X0Y128
GCIO site IOB_X1Y122
GCIO site IOB_X1Y124
GCIO site IOB_X1Y126
GCIO site IOB_X1Y128
GCIO site IOB_X0Y172
GCIO site IOB_X0Y174
GCIO site IOB_X0Y176
GCIO site IOB_X0Y178
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer QSPI_MEMORY_IF_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 input design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 output design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 multiplier stage design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/out_valid_int_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/out_valid_int_reg_i_2/O, cell design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/out_valid_int_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/in0 is a gated clock net sourced by a combinational pin design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/out_valid_int_reg_i_2__0/O, cell design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/out_valid_int_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet__0 is a gated clock net sourced by a combinational pin design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2/O, cell design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut is a gated clock net sourced by a combinational pin design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0/O, cell design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/Inst_FDCE
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividedEvent_reg, design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[0], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[1], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[2], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerCounter_uns_reg[3], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[0], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[1], design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[2], and design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividerReference_uns_reg[3]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/Inst_FDCE
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividedEvent_reg, design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[0], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[1], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[2], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerCounter_uns_reg[3], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[0], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[1], design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[2], and design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividerReference_uns_reg[3]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/Inst_FDCE
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut_INST_0 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividedEvent_reg, design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[0], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[1], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[2], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerCounter_uns_reg[3], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerReference_uns_reg[0], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerReference_uns_reg[1], design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerReference_uns_reg[2], and design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividerReference_uns_reg[3]
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[10]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[11]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[12]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/FIFO_CMD_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/ReceiverData_S2MM_inst/FIFO_CMD_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/full_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mconsonni/Desktop/Tesi/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 26 12:35:49 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4307.605 ; gain = 410.711 ; free physical = 5697 ; free virtual = 10834
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 12:35:49 2021...
