`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 21 2021 19:50:46 KST (Jan 21 2021 10:50:46 UTC)

module pw_feature_addr_gen_Equal_5Ux5U_1U_4_1(in2, in1, out1);
  input [4:0] in2, in1;
  output out1;
  wire [4:0] in2, in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5;
  NOR2BX1 g65(.AN (n_4), .B (n_5), .Y (out1));
  NAND4XL g66(.A (n_1), .B (n_0), .C (n_3), .D (n_2), .Y (n_5));
  XNOR2X1 g67(.A (in2[4]), .B (in1[4]), .Y (n_4));
  XNOR2X1 g69(.A (in2[1]), .B (in1[1]), .Y (n_3));
  XNOR2X1 g70(.A (in2[0]), .B (in1[0]), .Y (n_2));
  XNOR2X1 g68(.A (in2[3]), .B (in1[3]), .Y (n_1));
  XNOR2X1 g71(.A (in2[2]), .B (in1[2]), .Y (n_0));
endmodule


