#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 17 21:11:36 2018
# Process ID: 28757
# Current directory: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_wrapper_i/design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2083.688 ; gain = 540.461 ; free physical = 161 ; free virtual = 3334
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'main'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2084.699 ; gain = 920.211 ; free physical = 264 ; free virtual = 3374
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.727 ; gain = 64.027 ; free physical = 258 ; free virtual = 3367
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c509152c

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 263 ; free virtual = 3372
INFO: [Opt 31-389] Phase Retarget created 166 cells and removed 268 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 187b1054a

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 263 ; free virtual = 3372
INFO: [Opt 31-389] Phase Constant propagation created 64 cells and removed 223 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25aad8476

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 261 ; free virtual = 3370
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 772 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25aad8476

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 261 ; free virtual = 3370
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25aad8476

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 259 ; free virtual = 3369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 259 ; free virtual = 3369
Ending Logic Optimization Task | Checksum: 1e7242e11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.727 ; gain = 0.000 ; free physical = 259 ; free virtual = 3369

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.084 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 149a135c9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 364 ; free virtual = 3419
Ending Power Optimization Task | Checksum: 149a135c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2475.129 ; gain = 326.402 ; free physical = 370 ; free virtual = 3425
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 369 ; free virtual = 3426
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 360 ; free virtual = 3417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d97c1e12

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 360 ; free virtual = 3417
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 367 ; free virtual = 3424

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b50b91a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 362 ; free virtual = 3419

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc727756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 350 ; free virtual = 3407

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc727756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 350 ; free virtual = 3407
Phase 1 Placer Initialization | Checksum: 1cc727756

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 350 ; free virtual = 3407

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17ec9131d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ec9131d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1791e4d2e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3396

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b22e1ef5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3396

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23ed2b00c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3396

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b5dab6d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 337 ; free virtual = 3394

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22531e6cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3395

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22531e6cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3395
Phase 3 Detail Placement | Checksum: 22531e6cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 338 ; free virtual = 3395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20880d950

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20880d950

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.189. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a59085ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400
Phase 4.1 Post Commit Optimization | Checksum: 1a59085ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a59085ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a59085ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 257cd59c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 257cd59c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 343 ; free virtual = 3400
Ending Placer Task | Checksum: 1de695226

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 353 ; free virtual = 3410
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 353 ; free virtual = 3410
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 342 ; free virtual = 3405
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 341 ; free virtual = 3400
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 345 ; free virtual = 3404
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 345 ; free virtual = 3404
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fed2c512 ConstDB: 0 ShapeSum: df968d14 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 141a39400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 232 ; free virtual = 3292
Post Restoration Checksum: NetGraph: b30551c7 NumContArr: 8e9e4239 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 141a39400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 232 ; free virtual = 3292

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 141a39400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 202 ; free virtual = 3262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 141a39400

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 202 ; free virtual = 3262
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ee470314

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 192 ; free virtual = 3252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.250  | TNS=0.000  | WHS=-0.254 | THS=-36.428|

Phase 2 Router Initialization | Checksum: 1480009ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 193 ; free virtual = 3252

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7731297f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199597185

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 115284f9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251
Phase 4 Rip-up And Reroute | Checksum: 115284f9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 115284f9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 115284f9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251
Phase 5 Delay and Skew Optimization | Checksum: 115284f9e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fbe15e55

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.141  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 111fac4c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251
Phase 6 Post Hold Fix | Checksum: 111fac4c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10388 %
  Global Horizontal Routing Utilization  = 1.37767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b9990e68

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3251

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b9990e68

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ec8fd0fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.141  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ec8fd0fc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 3250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 223 ; free virtual = 3282

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 223 ; free virtual = 3282
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2475.129 ; gain = 0.000 ; free physical = 212 ; free virtual = 3279
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180217-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 21:13:24 2018...
