INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/ALU.sv" into library work
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/data_mem.sv" into library work
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/EX.sv" into library work
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/forwarding_ID_EX.sv" into library work
INFO: [VRFC 10-311] analyzing module forwarding_ID_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/gprs.sv" into library work
INFO: [VRFC 10-311] analyzing module gprs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/hazard_detection_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/ID.sv" into library work
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/IF.sv" into library work
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/instr_mem.sv" into library work
INFO: [VRFC 10-311] analyzing module imem_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/MEM.sv" into library work
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/riscV.sv" into library work
INFO: [VRFC 10-311] analyzing module riscV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/top.sv" into library work
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/WB.sv" into library work
INFO: [VRFC 10-311] analyzing module WB
