// SPDX-License-Identifier: GPL-3.0-or-later

#include <algorithm>
#include <array>
#include <bit>
#include <cmath>
#include <optional>
#include <span>
#include <stdexcept>
#include <string>
#include <vector>
#include <catch2/catch_test_macros.hpp>

#include "shader_recompiler/backend/spirv/emit_spirv.h"
#include "shader_recompiler/frontend/ampere/lower_to_maxwell.h"
#include "shader_recompiler/frontend/maxwell/structured_control_flow.h"
#include "shader_recompiler/frontend/maxwell/translate_program.h"
#include "shader_recompiler/host_translate_info.h"

namespace {
using Shader::Ampere::Instruction;
using Shader::Ampere::LowerToMaxwell;
namespace IR = Shader::IR;

constexpr Instruction Exit{{0x0000794d, 0, 0x03800000, 0}};
constexpr Instruction LoggedF2I{{0x00067b05, 0x40c03400, 0x00212800, 0x000e2200}};
constexpr std::array<Instruction, 2> LoggedShifts{{
    {{0xff107419, 0x000000ff, 0x0001060e, 0x080fe400}},
    {{0xff0c7419, 0x000000ff, 0x0001060b, 0x080fe400}},
}};

u32 Address(u32 index) {
    return 0x50 + index * 8 + ((index + 1) / 3) * 8;
}

class LoggedEnvironment final : public Shader::Environment {
public:
    explicit LoggedEnvironment(std::span<const u64> code_) : code{code_} {
        stage = Shader::Stage::Compute;
    }

    u64 ReadInstruction(u32 address) override {
        for (u32 index = 0; index < code.size(); ++index) {
            if (Address(index) == address)
                return code[index];
        }
        FAIL("Read outside logged instruction fixture at " << address);
        return 0;
    }
    u32 ReadCbufValue(u32, u32) override {
        FAIL("Unexpected constant buffer specialization");
        return 0;
    }
    Shader::TextureType ReadTextureType(u32) override {
        return Shader::TextureType::Color2D;
    }
    Shader::TexturePixelFormat ReadTexturePixelFormat(u32) override {
        return Shader::TexturePixelFormat::A8B8G8R8_UNORM;
    }
    bool IsTexturePixelFormatInteger(u32) override { return false; }
    u32 ReadViewportTransformState() override { return 1; }
    u32 TextureBoundBuffer() const override { return 0; }
    u32 LocalMemorySize() const override { return 0; }
    u32 SharedMemorySize() const override { return 4096; }
    std::array<u32, 3> WorkgroupSize() const override { return {32, 1, 1}; }
    bool HasHLEMacroState() const override { return false; }
    bool HasNativeInstructions() const override { return true; }
    std::optional<Shader::ReplaceConstant> GetReplaceConstBuffer(u32, u32) override {
        return std::nullopt;
    }
    void Dump(u64, u64) override {}

private:
    std::span<const u64> code;
};

u32 EvaluateShift(IR::Value value) {
    value = value.Resolve();
    if (value.IsImmediate()) {
        if (value.Type() == IR::Type::F32) {
            return std::bit_cast<u32>(value.F32());
        }
        return value.Type() == IR::Type::U1 ? u32{value.U1()} : value.U32();
    }
    const auto& inst = *value.Inst();
    const auto arg = [&](size_t index) { return EvaluateShift(inst.Arg(index)); };
    switch (inst.GetOpcode()) {
    case IR::Opcode::Identity:
        return arg(0);
    case IR::Opcode::BitCastU32F32:
    case IR::Opcode::BitCastF32U32:
        return arg(0);
    case IR::Opcode::FPFma32:
        return std::bit_cast<u32>(std::fma(std::bit_cast<float>(arg(0)),
                                         std::bit_cast<float>(arg(1)),
                                         std::bit_cast<float>(arg(2))));
    case IR::Opcode::FPMax32:
        return std::bit_cast<u32>(
            std::max(std::bit_cast<float>(arg(0)), std::bit_cast<float>(arg(1))));
    case IR::Opcode::BitwiseAnd32:
        return arg(0) & arg(1);
    case IR::Opcode::BitwiseOr32:
        return arg(0) | arg(1);
    case IR::Opcode::ULessThan:
        return arg(0) < arg(1);
    case IR::Opcode::SelectU32:
        return arg(0) ? arg(1) : arg(2);
    case IR::Opcode::ShiftLeftLogical32: {
        const u32 shift = arg(1);
        if (shift >= 32)
            throw std::domain_error("Unmasked out-of-range shift reaches the result");
        return arg(0) << shift;
    }
    default:
        throw std::logic_error(std::string{IR::NameOf(inst.GetOpcode())});
    }
}

void TranslateAndEmit(std::span<const u64> code, std::optional<u32> expected = std::nullopt) {
    LoggedEnvironment env{code};
    Shader::ObjectPool<Shader::Maxwell::Flow::Block> flow_pool;
    Shader::Maxwell::Flow::CFG cfg{env, flow_pool, Shader::Maxwell::Location{0x50}};
    Shader::ObjectPool<IR::Inst> inst_pool;
    Shader::ObjectPool<IR::Block> block_pool;
    auto program = Shader::Maxwell::TranslateProgram(inst_pool, block_pool, env, cfg,
                                                    Shader::HostTranslateInfo{});
    u32 stores = 0;
    for (const auto* block : program.blocks) {
        for (const auto& inst : block->Instructions()) {
            if (inst.GetOpcode() != IR::Opcode::WriteSharedU32)
                continue;
            ++stores;
            if (expected) {
                INFO(IR::DumpProgram(program));
                CHECK(EvaluateShift(inst.Arg(1)) == *expected);
            }
        }
    }
    REQUIRE(stores == 1);
    Shader::Profile profile{};
    profile.supported_spirv = 0x00010400;
    const auto spirv = Shader::Backend::SPIRV::EmitSPIRV(profile, program);
    REQUIRE(spirv.size() > 5);
    CHECK(spirv.front() == 0x07230203);
}

u64 Store(u32 source) {
    return 0xef58000000070000ULL | source | (255ULL << 8) | (4ULL << 48);
}
} // namespace

TEST_CASE("Logged Pokopia absolute constant F2I retains U16 rounding and reaches SPIRV",
          "[video_core][ampere][logged_numeric]") {
    const auto lowered = LowerToMaxwell(std::array{LoggedF2I, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    const std::array<u64, 6> expected{
        0x4c98000000070000ULL | 252 | (15ULL << 39) | (0x34ULL << 20) | (3ULL << 34),
        0x0400000000070000ULL | 252 | (252ULL << 8) | (0x7fffffffULL << 20),
        0x5800000000070000ULL | 250 | (252ULL << 8) | (252ULL << 20) |
            (7ULL << 39) | (7ULL << 48),
        0x5c40000000070000ULL | 250 | (252ULL << 8) | (250ULL << 20) | (7ULL << 48),
        0x5cb0000000070000ULL | 6 | (1ULL << 8) | (2ULL << 10) | (250ULL << 20) |
            (1ULL << 44),
        0xe30000000007000fULL,
    };
    REQUIRE(lowered.instructions.size() == expected.size());
    CHECK(std::equal(expected.begin(), expected.end(), lowered.instructions.begin()));
    auto code = lowered.instructions;
    code.insert(code.end() - 1, Store(6));
    TranslateAndEmit(code);
}

TEST_CASE("Logged Pokopia F2I preserves guards and rejects unrelated modifiers",
          "[video_core][ampere][logged_numeric]") {
    for (const u32 guard : {0U, 6U, 7U, 8U, 14U}) {
        auto instruction = LoggedF2I;
        instruction.words[0] = (instruction.words[0] & ~0xf000U) | (guard << 12);
        const auto lowered = LowerToMaxwell(std::array{instruction, Exit});
        REQUIRE(lowered);
        for (size_t index = 0; index + 1 < lowered.instructions.size(); ++index)
            CHECK(((lowered.instructions[index] >> 16) & 15) == guard);
    }
    for (const u32 source : {0x44c03400U, 0x40c03440U, 0x48c03400U, 0x50c03400U, 0x60c03400U}) {
        auto invalid = LoggedF2I;
        invalid.words[1] = source;
        CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
    }
    for (const u32 bit : {0U, 8U, 30U, 31U}) {
        auto invalid = LoggedF2I;
        invalid.words[3] ^= 1U << bit;
        CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
    }
    auto invalid = LoggedF2I;
    invalid.words[0] |= 1U << 24;
    CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
    invalid = LoggedF2I;
    invalid.words[2] |= 1U << 27;
    CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
    invalid.words = {0x00157b05, 0x00400440, 0x0021e100, 0x0001e400};
    CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
}

TEST_CASE("Logged Pokopia SHF clamps instead of wrapping through production translation",
          "[video_core][ampere][logged_numeric]") {
    for (const auto instruction : LoggedShifts) {
        for (const bool wrap : {false, true}) {
            auto variant = instruction;
            variant.words[2] |= u32{wrap} << 11;
            const auto lowered = LowerToMaxwell(std::array{variant, Exit});
            INFO(lowered.error);
            REQUIRE(lowered);
            REQUIRE(lowered.instructions.size() == 3);
            CHECK(lowered.instructions[0] ==
                  (0x0100000000070000ULL | 250 | (15ULL << 12) | (255ULL << 20)));
            CHECK(lowered.instructions[1] ==
                  (0x5c48000000070000ULL | instruction.Bits(16, 8) | (250ULL << 8) |
                   (u64{instruction.Bits(64, 8)} << 20) | (u64{wrap} << 39)));
            for (const u32 shift : {0U, 1U, 7U, 24U, 31U, 32U, 33U, 63U, 0xffffffffU}) {
                auto code = lowered.instructions;
                code.insert(code.begin(), 0x0100000000070000ULL | instruction.Bits(64, 8) |
                                              (15ULL << 12) | (u64{shift} << 20));
                code.insert(code.end() - 1, Store(instruction.Bits(16, 8)));
                const u32 effective = wrap ? shift & 31 : std::min(shift, 32U);
                const u32 expected = effective == 32 ? 0U : 255U << effective;
                CAPTURE(shift, wrap);
                TranslateAndEmit(code, expected);
            }
        }
    }
}

TEST_CASE("Logged Pokopia SHF register pressure identifies the register shift operand",
          "[video_core][ampere][logged_numeric]") {
    for (const u32 high : {216U, 217U, 240U, 246U, 254U}) {
        auto instruction = LoggedShifts[0];
        instruction.words[0] = (instruction.words[0] & ~0x00ff0000U) | (high << 16);
        instruction.words[2] = (instruction.words[2] & ~255U) | high;
        const auto pressure = Shader::Ampere::PrepareRegisterPressure(instruction, 216);
        REQUIRE(pressure.valid);
        CHECK(pressure.prefix.size() == 8);
        CHECK(pressure.suffix.size() == 8);
        CHECK(pressure.instruction.Bits(16, 8) < 216);
        CHECK(pressure.instruction.Bits(64, 8) == pressure.instruction.Bits(16, 8));
        CHECK(pressure.instruction.Bits(24, 8) == 255);
        CHECK(pressure.instruction.words[1] == 255);
        REQUIRE(LowerToMaxwell(std::array{pressure.instruction, Exit}));
    }
    for (const u32 bit : {8U, 12U, 17U, 27U}) {
        auto invalid = LoggedShifts[0];
        invalid.words[2] ^= 1U << bit;
        CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
    }
    auto invalid = LoggedShifts[0];
    invalid.words[0] &= ~0xff000000U;
    CHECK_FALSE(LowerToMaxwell(std::array{invalid, Exit}));
}

TEST_CASE("Logged Kirby FMUL preserves high guest registers across uniform mirrors",
          "[video_core][ampere][logged_numeric][kirby]") {
    using Shader::Ampere::NativeRegisterCopy;
    constexpr Instruction multiply{{0x5fdc7220, 0x00000052, 0x00410000, 0x000fe200}};
    const auto pressure = Shader::Ampere::PrepareRegisterPressure(multiply, 216);
    REQUIRE(pressure.valid);
    CHECK(pressure.instruction.words[0] == 0x5fd47220);
    CHECK(pressure.instruction.words[1] == multiply.words[1]);
    CHECK(pressure.instruction.words[2] == multiply.words[2]);
    CHECK(pressure.instruction.words[3] == multiply.words[3]);
    REQUIRE(pressure.prefix.size() == 8);
    REQUIRE(pressure.suffix.size() == 8);

    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    const auto lowered = LowerToMaxwell(std::array{uniform_marker, multiply, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    REQUIRE(lowered.instructions.size() == 18);
    CHECK(std::equal(pressure.prefix.begin(), pressure.prefix.end(), lowered.instructions.begin()));
    CHECK(std::equal(pressure.suffix.begin(), pressure.suffix.end(), lowered.instructions.begin() + 9));
    CHECK(lowered.instructions[8] ==
          (0x5c68000000070000ULL | 212 | (95ULL << 8) | (82ULL << 20) | (1ULL << 44)));
    auto code = lowered.instructions;
    code.insert(code.begin(), 0x0100000000070000ULL | 82 | (15ULL << 12) | (0x40400000ULL << 20));
    code.insert(code.begin(), 0x0100000000070000ULL | 95 | (15ULL << 12) | (0x40000000ULL << 20));
    code.insert(code.end() - 1, NativeRegisterCopy(0, 0, 1, 220));
    code.insert(code.end() - 1, Store(0));
    TranslateAndEmit(code, 0x40c00000);

    for (const u32 field : {16U, 24U, 32U}) {
        for (const u32 high : {216U, 217U, 240U, 246U, 254U}) {
            auto instruction = multiply;
            const u32 word = field / 32, shift = field % 32;
            instruction.words[word] =
                (instruction.words[word] & ~(255U << shift)) | (high << shift);
            const auto remapped = Shader::Ampere::PrepareRegisterPressure(instruction, 216);
            REQUIRE(remapped.valid);
            CHECK(remapped.instruction.Bits(field, 8) < 216);
            CHECK(LowerToMaxwell(std::array{uniform_marker, instruction, Exit}));
        }
    }
}

TEST_CASE("Logged Ocarina uniform IMAD preserves high destinations across uniform mirrors",
          "[video_core][ampere][logged_numeric][ocarina]") {
    // Kakariko graveyard pixel shaders: IMAD R229 = R29 * UR10 + RZ (and R225 = R49 * UR10)
    // were rejected with "native register shadowing mode", so the draw was skipped.
    constexpr std::array multiplies{
        Instruction{{0x1de57c24, 0x0000000a, 0x0f8e02ff, 0x000fe200}},
        Instruction{{0x31e17c24, 0x0000000a, 0x0f8e02ff, 0x000fe200}},
    };
    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    for (const auto& multiply : multiplies) {
        const auto pressure = Shader::Ampere::PrepareRegisterPressure(multiply, 216);
        REQUIRE(pressure.valid);
        CHECK(pressure.instruction.Bits(16, 8) == 212 + multiply.Bits(16, 8) % 4);
        CHECK(pressure.instruction.Bits(24, 8) == multiply.Bits(24, 8));
        CHECK(pressure.instruction.words[1] == multiply.words[1]);
        CHECK(pressure.instruction.words[2] == multiply.words[2]);
        REQUIRE(pressure.prefix.size() == 8);
        REQUIRE(pressure.suffix.size() == 8);
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, multiply, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
        CHECK(std::equal(pressure.prefix.begin(), pressure.prefix.end(),
                         lowered.instructions.begin()));
    }
}

TEST_CASE("Logged Ocarina uniform SHF preserves high registers across uniform mirrors",
          "[video_core][ampere][logged_numeric][ocarina]") {
    using Shader::Ampere::NativeRegisterCopy;
    // Two mesh programs: @P2 SHF.L.W.U32 R200 = R200 << UR6 was rejected with "native register
    // shadowing mode", so the draw was skipped. Their high uniform registers put R200 inside
    // the uniform mirrors.
    constexpr Instruction shift{{0xc8c82c19, 0x00000006, 0x08000eff, 0x000fc800}};
    const auto pressure = Shader::Ampere::PrepareRegisterPressure(shift, 200);
    REQUIRE(pressure.valid);
    CHECK(pressure.instruction.words[0] == 0xc4c42c19);
    CHECK(pressure.instruction.words[1] == shift.words[1]);
    CHECK(pressure.instruction.words[2] == shift.words[2]);
    CHECK(pressure.instruction.words[3] == shift.words[3]);
    REQUIRE(pressure.prefix.size() == 8);
    REQUIRE(pressure.suffix.size() == 8);

    // MOV R0, UR42 moves the mirrors of UR28 and up down to R200.
    constexpr Instruction high_uniform{{0x00007c02, 0x0000002a, 0x08000f00, 0}};
    for (const u32 guard : {2U, 7U}) {
        auto guarded = shift;
        guarded.words[0] = (guarded.words[0] & ~0xf000U) | (guard << 12);
        const auto lowered = LowerToMaxwell(std::array{high_uniform, guarded, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
        REQUIRE(lowered.instructions.size() == 19);
        CHECK(std::equal(pressure.prefix.begin(), pressure.prefix.end(),
                         lowered.instructions.begin() + 1));
        CHECK(std::equal(pressure.suffix.begin(), pressure.suffix.end(),
                         lowered.instructions.begin() + 10));
        CHECK(lowered.instructions[9] ==
              (0x5bf8000000000000ULL | (u64{guard} << 16) | 196 | (255ULL << 8) | (222ULL << 20) |
               (196ULL << 39) | (1ULL << 50)));
        if (guard != 7)
            continue;
        for (const u32 amount : {0U, 3U, 31U, 35U}) {
            auto code = lowered.instructions;
            code.insert(code.begin(), NativeRegisterCopy(1, 200, 0, 0));
            code.insert(code.begin(),
                        0x0100000000070000ULL | (15ULL << 12) | (0x81234567ULL << 20));
            code.insert(code.begin(),
                        0x0100000000070000ULL | 222 | (15ULL << 12) | (u64{amount} << 20));
            code.insert(code.end() - 1, NativeRegisterCopy(0, 0, 1, 200));
            code.insert(code.end() - 1, Store(0));
            CAPTURE(amount);
            TranslateAndEmit(code, 0x81234567U << (amount & 31));
        }
    }
}

TEST_CASE("Logged Kirby global loads preserve high destinations across uniform mirrors",
          "[video_core][ampere][logged_numeric][kirby]") {
    constexpr std::array loads{
        Instruction{{0x46fa7381, 0x00003000, 0x001e8900, 0x00013400}},
        Instruction{{0x70ec7381, 0x00006c00, 0x001e8900, 0x00012800}},
        Instruction{{0x72ef7381, 0x00006c00, 0x001e8900, 0x00012800}},
    };
    for (const auto& load : loads) {
        const auto pressure = Shader::Ampere::PrepareRegisterPressure(load, 216);
        REQUIRE(pressure.valid);
        CHECK(pressure.instruction.Bits(16, 8) == 212 + load.Bits(16, 8) % 4);
        CHECK(pressure.instruction.Bits(24, 8) == load.Bits(24, 8));
        CHECK(pressure.instruction.words[1] == load.words[1]);
        CHECK(pressure.instruction.words[2] == load.words[2]);
        REQUIRE(pressure.prefix.size() == 8);
        REQUIRE(pressure.suffix.size() == 8);
        const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, load, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
        REQUIRE(lowered.instructions.size() == 18);
        CHECK(std::equal(pressure.prefix.begin(), pressure.prefix.end(), lowered.instructions.begin()));
        CHECK(std::equal(pressure.suffix.begin(), pressure.suffix.end(), lowered.instructions.begin() + 9));
        CHECK(lowered.instructions[8] ==
              (0xeed0000000070000ULL | pressure.instruction.Bits(16, 8) |
               (u64{load.Bits(24, 8)} << 8) | (u64{load.Bits(40, 24)} << 20) |
               (1ULL << 45) | (4ULL << 48)));
    }
}

TEST_CASE("Captured Kirby high-register ALU and memory operands preserve encoding fields",
          "[video_core][ampere][logged_numeric][kirby]") {
    struct Fixture {
        Instruction instruction;
        std::vector<u32> fields;
    };
    const std::array fixtures{
        Fixture{{{0x8ee87221, 0x0000005a, 0x00010000, 0x000fe200}}, {16, 24, 32}},
        Fixture{{{0x21db7820, 0x42fe0000, 0x00410000, 0x000fc600}}, {16, 24}},
        Fixture{{{0xdb507421, 0x3f800000, 0x00010000, 0x042fe200}}, {16, 24}},
        Fixture{{{0xde4f7421, 0x3f800000, 0x00010000, 0x042fe200}}, {16, 24}},
        Fixture{{{0x00f97919, 0x00000000, 0x00002100, 0x000e2200}}, {16}},
        Fixture{{{0xe3bd7823, 0x3c8efa35, 0x000100b1, 0x000fe400}}, {16, 24, 64}},
        Fixture{{{0xdc00780b, 0x42fe0000, 0x03f5e000, 0x000fc800}}, {24}},
        Fixture{{{0xdce57223, 0x0000008f, 0x0001004e, 0x000fe200}}, {16, 24, 32, 64}},
        Fixture{{{0x21217208, 0x000000dc, 0x05000000, 0x000fe200}}, {16, 24, 32}},
        Fixture{{{0xfb2ec981, 0x00000006, 0x081ea900, 0x00012200}}, {16, 24}},
        Fixture{{{0xe3e37981, 0x0000000c, 0x081e8900, 0x000f2200}}, {16, 24}},
        Fixture{{{0xe4e47817, 0x00000001, 0x07800200, 0x000fe200}}, {16, 24}},
        Fixture{{{0xfa00920b, 0x000000ff, 0x03f1c000, 0x000fe400}}, {24, 32}},
        Fixture{{{0x00307245, 0x000000e4, 0x00201000, 0x000fe200}}, {16, 32}},
        Fixture{{{0x39007986, 0x000000fa, 0x0810a906, 0x0001e200}}, {24, 32}},
        Fixture{{{0x86000386, 0x000000fa, 0x0010a900, 0x0005e200}}, {24, 32}},
    };
    for (const auto& fixture : fixtures) {
        const auto& instruction = fixture.instruction;
        CAPTURE(instruction.words);
        const auto pressure = Shader::Ampere::PrepareRegisterPressure(instruction, 216);
        REQUIRE(pressure.valid);
        std::array<u32, 4> masks{};
        for (const u32 field : fixture.fields) {
            masks[field / 32] |= 255U << (field % 32);
            const u32 original = instruction.Bits(field, 8);
            if (original >= 216 && original != 255) {
                CHECK(pressure.instruction.Bits(field, 8) < 216);
            } else {
                CHECK(pressure.instruction.Bits(field, 8) == original);
            }
        }
        for (u32 word = 0; word < 4; ++word) {
            CHECK((pressure.instruction.words[word] & ~masks[word]) ==
                  (instruction.words[word] & ~masks[word]));
        }
        const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, instruction, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
    }
}

TEST_CASE("Captured Kirby shadowed floating arithmetic preserves values",
          "[video_core][ampere][logged_numeric][kirby]") {
    struct Fixture {
        Instruction instruction;
        std::vector<u32> sources;
        float expected;
    };
    const std::array fixtures{
        Fixture{{{0x8ee87221, 0x0000005a, 0x00010000, 0x000fe200}}, {142, 90}, 4.0f},
        Fixture{{{0x21db7820, 0x42fe0000, 0x00410000, 0x000fc600}}, {33}, 254.0f},
        Fixture{{{0xdb507421, 0x3f800000, 0x00010000, 0x042fe200}}, {219}, 3.0f},
        Fixture{{{0xdce57223, 0x0000008f, 0x0001004e, 0x000fe200}}, {220, 143, 78}, 6.0f},
        Fixture{{{0xe3bd7823, 0x3c8efa35, 0x000100b1, 0x000fe400}}, {227, 177},
                2.0f * std::bit_cast<float>(0x3c8efa35U) + 2.0f},
    };
    for (const auto& fixture : fixtures) {
        const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, fixture.instruction, Exit});
        REQUIRE(lowered);
        std::vector<u64> code{0x0100000000070000ULL | (15ULL << 12) | (0x40000000ULL << 20)};
        for (const u32 source : fixture.sources) {
            code.push_back(Shader::Ampere::NativeRegisterCopy(source >= 216 ? 1 : 0, source, 0, 0));
        }
        code.insert(code.end(), lowered.instructions.begin(), lowered.instructions.end() - 1);
        const u32 destination = fixture.instruction.Bits(16, 8);
        code.push_back(Shader::Ampere::NativeRegisterCopy(0, 0, destination >= 216 ? 1 : 0,
                                                       destination));
        code.push_back(Store(0));
        code.push_back(lowered.instructions.back());
        TranslateAndEmit(code, std::bit_cast<u32>(fixture.expected));
    }
}

TEST_CASE("Logged Pokopia masked dependency barrier fences shared memory and rejects unknown modes",
          "[video_core][ampere][logged_numeric]") {
    constexpr Instruction wait{{0x0000791a, 0x0000800e, 0, 0x000fce00}};
    for (const u32 mask : {0x800eU, 0x8000U}) {
        auto supported = wait;
        supported.words[1] = mask;
        const auto ordered = LowerToMaxwell(std::array{supported, Exit});
        REQUIRE(ordered);
        REQUIRE(ordered.instructions.size() == 1);
        CHECK(ordered.instructions.back() == 0xe30000000007000fULL);
        const Instruction copy{{0x02067fae, 0, 0x0f901c08, 0}};
        const auto copying = LowerToMaxwell(std::array{copy, supported, Exit});
        REQUIRE(copying);
        CHECK(copying.instructions[copying.source_instruction_offsets[1]] ==
              0xef98000000070000ULL);
        CHECK(copying.source_instruction_offsets[2] == copying.source_instruction_offsets[1] + 1);
    }
    for (u32 bit = 15; bit < 32; ++bit) {
        auto invalid = wait;
        invalid.words[1] ^= 1U << bit;
        const auto rejected = LowerToMaxwell(std::array{invalid, Exit});
        REQUIRE_FALSE(rejected);
        CHECK(rejected.error == "native dependency barrier mode");
        CHECK(rejected.instructions.empty());
        CHECK(rejected.error_offset == 0);
    }
    auto invalid = wait;
    invalid.words[2] = 1;
    const auto rejected = LowerToMaxwell(std::array{invalid, Exit});
    REQUIRE_FALSE(rejected);
    CHECK(rejected.error == "native dependency barrier mode");
}

TEST_CASE("Ocarina mesh attribute stores read shadowed high registers",
          "[video_core][ampere][logged_numeric][oot]") {
    // Ocarina mesh 8159e91e0097876a at 0x83c0: ISBEWR.32.ATTR.SKEW.O [R197 + 0x780], R240. R240 is
    // UR22's mirror once the uniform bank is in use, so the data must come from the shadow bank.
    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    const Instruction store{{0xc5007927, 0x000780f0, 0x0000f800, 0x000fe200}};
    const auto lowered = LowerToMaxwell(std::array{uniform_marker, store, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    const auto begin = lowered.instructions.begin() + lowered.source_instruction_offsets[1];
    const auto end = lowered.instructions.begin() + lowered.source_instruction_offsets[2];
    const auto pseudo = std::find_if(begin, end, [](u64 word) { return (word >> 52) == 0xefc; });
    REQUIRE(pseudo != end);
    const u32 data = static_cast<u32>(*pseudo & 0xff);
    CHECK(data < 216);
    CHECK(std::find(begin, pseudo, Shader::Ampere::NativeRegisterCopy(0, data, 1, 240)) != pseudo);
}

TEST_CASE("Global atomics read their data from shadowed high registers",
          "[video_core][ampere][logged_numeric]") {
    // ATOMG.E.ADD.STRONG.GPU R4, [UR4], R240. R240 is UR22's mirror once the uniform bank is in
    // use, so the data word must come from the shadow bank.
    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    const Instruction atomic{{0xff0479a8, 0x000000f0, 0x081ee144, 0x000fe200}};
    const auto lowered = LowerToMaxwell(std::array{uniform_marker, atomic, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    const auto begin = lowered.instructions.begin() + lowered.source_instruction_offsets[1];
    const auto end = lowered.instructions.begin() + lowered.source_instruction_offsets[2];
    const auto native = std::find_if(begin, end, [](u64 word) { return (word >> 56) == 0xed; });
    REQUIRE(native != end);
    const u32 data = static_cast<u32>((*native >> 20) & 0xff);
    CHECK(data < 216);
    CHECK(std::find(begin, native, Shader::Ampere::NativeRegisterCopy(0, data, 1, 240)) != native);
}

TEST_CASE("Gradient texture fetches read their gradients from shadowed high registers",
          "[video_core][ampere][logged_numeric]") {
    // TXD.2D R4, R8, R240 with two channels. The four gradients R240-R243 alias UR22-UR25's
    // mirrors once the uniform bank is in use, so all four must come from the shadow bank.
    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    const Instruction gradient{{0x08047b6c, 0x200000f0, 0x001e03ff, 0x000fe200}};
    const auto lowered = LowerToMaxwell(std::array{uniform_marker, gradient, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    const auto begin = lowered.instructions.begin() + lowered.source_instruction_offsets[1];
    const auto end = lowered.instructions.begin() + lowered.source_instruction_offsets[2];
    const auto native = std::find_if(begin, end, [](u64 word) { return (word >> 56) == 0xde; });
    REQUIRE(native != end);
    const u32 gradients = static_cast<u32>((*native >> 20) & 0xff);
    CHECK(gradients < 216);
    for (u32 i = 0; i < 4; ++i)
        CHECK(std::find(begin, native,
                        Shader::Ampere::NativeRegisterCopy(0, gradients + i, 1, 240 + i)) != native);
}

TEST_CASE("Gradient texture fetch shadows keep the array layer register",
          "[video_core][ampere][logged_numeric]") {
    // TXD.ARRAY_2D R4, R210, R240: the coordinates are R210, R211 and the layer in R212. The
    // gradients' shadow must not borrow the R212-R215 quartet, or its copies overwrite the layer.
    const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
    const Instruction gradient{{0xd2047b6c, 0xa00000f0, 0x001e03ff, 0x000fe200}};
    const auto lowered = LowerToMaxwell(std::array{uniform_marker, gradient, Exit});
    INFO(lowered.error);
    REQUIRE(lowered);
    const auto begin = lowered.instructions.begin() + lowered.source_instruction_offsets[1];
    const auto end = lowered.instructions.begin() + lowered.source_instruction_offsets[2];
    const auto native = std::find_if(begin, end, [](u64 word) { return (word >> 56) == 0xde; });
    REQUIRE(native != end);
    CHECK(((*native >> 8) & 0xff) == 210);
    const u32 gradients = static_cast<u32>((*native >> 20) & 0xff);
    CHECK((gradients + 4 <= 210 || gradients >= 213));
}

TEST_CASE("Ocarina static sweep high-register operands preserve encoding fields",
          "[video_core][ampere][logged_numeric][ocarina]") {
    // The instructions at which 15 of the game's mesh and vertex programs were rejected with
    // "native register shadowing mode" when lowered from the game files.
    struct Fixture {
        Instruction instruction;
        std::vector<u32> fields;
    };
    const std::array fixtures{
        // R2UR UR35, R243; UR33, R216; UR4, R228: bits 16 to 23 name a uniform register.
        Fixture{{{0xf32373c2, 0x00000000, 0x000e0000, 0x000e2400}}, {24}},
        Fixture{{{0xd82173c2, 0x00000000, 0x000e0000, 0x000e3000}}, {24}},
        Fixture{{{0xe40473c2, 0x00000000, 0x000e0000, 0x000e2400}}, {24}},
        // FMNMX R217, R217, 1e-5 (and R242, R222).
        Fixture{{{0xd9d97809, 0x3727c5ac, 0x07810000, 0x000fe200}}, {16, 24}},
        Fixture{{{0xf2f27809, 0x3727c5ac, 0x07810000, 0x001fe200}}, {16, 24}},
        Fixture{{{0xdede7809, 0x3727c5ac, 0x07810000, 0x001fe200}}, {16, 24}},
        // @!P0 FMUL R219, R219, UR36.
        Fixture{{{0xdbdb8c20, 0x00000024, 0x08410000, 0x000fe200}}, {16, 24}},
        // P2R R221, PR, RZ, 0x1 (and R222).
        Fixture{{{0xffdd7803, 0x00000001, 0x00000000, 0x000fe200}}, {16, 24}},
        Fixture{{{0xffde7803, 0x00000001, 0x00000000, 0x000fe400}}, {16, 24}},
        // I2FP.F32.U32 R250, UR11.
        Fixture{{{0x00fa7c45, 0x0000000b, 0x08201400, 0x000fe200}}, {16}},
        // LDC.64 R206 indexed by R227: the destination is a register pair.
        Fixture{{{0xe3ce7b82, 0x01c00400, 0x00000a00, 0x000e3000}}, {16, 24}},
        // FFMA R37, R24, UR5, R227: found once R2UR above lowered.
        Fixture{{{0x18257c23, 0x00000005, 0x080100e3, 0x002fe200}}, {16, 24, 64}},
    };
    for (const auto& fixture : fixtures) {
        const auto& instruction = fixture.instruction;
        CAPTURE(instruction.words);
        const auto pressure = Shader::Ampere::PrepareRegisterPressure(instruction, 216);
        REQUIRE(pressure.valid);
        CHECK(pressure.prefix.size() == 8);
        CHECK(pressure.suffix.size() == 8);
        std::array<u32, 4> masks{};
        for (const u32 field : fixture.fields) {
            masks[field / 32] |= 255U << (field % 32);
            const u32 original = instruction.Bits(field, 8);
            if (original >= 216 && original != 255) {
                CHECK(pressure.instruction.Bits(field, 8) == 212 + original % 4);
            } else {
                CHECK(pressure.instruction.Bits(field, 8) == original);
            }
        }
        for (u32 word = 0; word < 4; ++word) {
            CHECK((pressure.instruction.words[word] & ~masks[word]) ==
                  (instruction.words[word] & ~masks[word]));
        }
        const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, instruction, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
    }

    // With the mirrors at R204 the pair R206, R207 is shadowed too, and stays a pair.
    const Instruction load{{0xe3ce7b82, 0x01c00400, 0x00000a00, 0x000e3000}};
    const auto pressure = Shader::Ampere::PrepareRegisterPressure(load, 204);
    REQUIRE(pressure.valid);
    CHECK(pressure.instruction.Bits(16, 8) == 202);
    CHECK(pressure.instruction.Bits(24, 8) == 199);
    CHECK(pressure.prefix.size() == 16);
    CHECK(pressure.suffix.size() == 16);
}

TEST_CASE("Ocarina static sweep shadowed floating arithmetic preserves values",
          "[video_core][ampere][logged_numeric][ocarina]") {
    struct Source {
        u32 bank, reg;
    };
    struct Fixture {
        Instruction instruction;
        std::vector<Source> sources;
        float expected;
    };
    // Every source holds 2.0. A uniform register is read from its mirror in bank 0: UR5 at R221,
    // and UR36 at R212 (mirrors at R204, the next aligned base under UR36's R206).
    const std::array fixtures{
        // FMNMX R217, R217, 1e-5 takes the larger one.
        Fixture{{{0xd9d97809, 0x3727c5ac, 0x07810000, 0x000fe200}}, {{1, 217}}, 2.0f},
        // FMUL R219, R219, UR36 without its guard.
        Fixture{{{0xdbdb7c20, 0x00000024, 0x08410000, 0x000fe200}}, {{1, 219}, {0, 212}}, 4.0f},
        // FFMA R37, R24, UR5, R227.
        Fixture{{{0x18257c23, 0x00000005, 0x080100e3, 0x002fe200}},
                {{0, 24}, {0, 221}, {1, 227}},
                6.0f},
    };
    for (const auto& fixture : fixtures) {
        CAPTURE(fixture.instruction.words);
        const Instruction uniform_marker{{0x0000fc02, 0, 0, 0}};
        const auto lowered = LowerToMaxwell(std::array{uniform_marker, fixture.instruction, Exit});
        INFO(lowered.error);
        REQUIRE(lowered);
        std::vector<u64> code{0x0100000000070000ULL | (15ULL << 12) | (0x40000000ULL << 20)};
        for (const auto [bank, reg] : fixture.sources) {
            code.push_back(Shader::Ampere::NativeRegisterCopy(bank, reg, 0, 0));
        }
        code.insert(code.end(), lowered.instructions.begin(), lowered.instructions.end() - 1);
        const u32 destination = fixture.instruction.Bits(16, 8);
        code.push_back(
            Shader::Ampere::NativeRegisterCopy(0, 0, destination >= 216 ? 1 : 0, destination));
        code.push_back(Store(0));
        code.push_back(lowered.instructions.back());
        TranslateAndEmit(code, std::bit_cast<u32>(fixture.expected));
    }
}
