{"vcs1":{"timestamp_begin":1731846226.341011771, "rt":2.80, "ut":1.50, "st":0.30}}
{"vcselab":{"timestamp_begin":1731846229.223141858, "rt":1.70, "ut":0.42, "st":0.07}}
{"link":{"timestamp_begin":1731846230.995443351, "rt":0.51, "ut":0.29, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731846225.721088616}
{"VCS_COMP_START_TIME": 1731846225.721088616}
{"VCS_COMP_END_TIME": 1731847923.446780012}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 363032}}
{"stitch_vcselab": {"peak_mem": 242432}}
