// Seed: 2988871254
module module_0 (
    input wor id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3
);
  wire id_5;
  wire id_6 = id_5;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input logic id_3,
    output wire id_4,
    output logic id_5,
    input wand id_6,
    input logic id_7,
    output logic id_8
);
  always @(*) begin : LABEL_0
    id_5 <= id_7;
    id_5 = 1;
    if (id_0) begin : LABEL_0
      id_8 <= id_7;
      id_8 <= id_3;
      id_5 <= {1{1}} == 1;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
