// Seed: 4053071087
module module_0 (
    input tri1 id_0
);
  uwire id_2 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply0 id_10
);
  assign id_8 = 1;
  tri0 id_12;
  assign id_4 = id_1;
  module_0(
      id_10
  );
  assign id_12 = 1;
  id_13(
      .id_0(1),
      .id_1(id_4 <-> id_1),
      .id_2(id_2 ^ id_10),
      .id_3(id_9),
      .id_4(1),
      .id_5(id_1),
      .id_6(),
      .id_7(1),
      .id_8(1 <-> id_6),
      .id_9(1),
      .id_10(id_8),
      .id_11(id_7),
      .id_12(1),
      .id_13(id_9)
  );
  assign id_12 = id_0;
  assign id_3  = 1'b0;
endmodule
