

================================================================
== Vivado HLS Report for 'cout_write_fifo_read'
================================================================
* Date:           Tue Nov 10 23:50:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     5.349|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        22|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|        19|          3|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|        19|          3|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    5200|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     15|    1482|     114|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     344|
|Register         |        0|      -|    3698|     416|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     15|    5180|    6074|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |top_kernel_mul_31Thq_U307  |top_kernel_mul_31Thq  |        0|      3|  247|  19|
    |top_kernel_mul_32bkb_U305  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    |top_kernel_mul_32bkb_U309  |top_kernel_mul_32bkb  |        0|      3|  247|  19|
    |top_kernel_mul_32g8j_U306  |top_kernel_mul_32g8j  |        0|      2|  247|  19|
    |top_kernel_mul_32g8j_U308  |top_kernel_mul_32g8j  |        0|      2|  247|  19|
    |top_kernel_mul_32g8j_U310  |top_kernel_mul_32g8j  |        0|      2|  247|  19|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|     15| 1482| 114|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |h_6_fu_959_p2                        |     +    |      0|  0|   39|           1|          32|
    |h_7_fu_759_p2                        |     +    |      0|  0|   39|           1|          32|
    |h_8_fu_543_p2                        |     +    |      0|  0|   39|           1|          32|
    |local_cout_idx_1_fu_865_p2           |     +    |      0|  0|   39|          32|          32|
    |local_cout_idx_2_fu_655_p2           |     +    |      0|  0|   39|          32|          32|
    |local_cout_idx_fu_1056_p2            |     +    |      0|  0|   39|          32|          32|
    |o_7_fu_982_p2                        |     +    |      0|  0|   39|           1|          32|
    |o_8_fu_787_p2                        |     +    |      0|  0|   39|           1|          32|
    |o_9_fu_571_p2                        |     +    |      0|  0|   39|           1|          32|
    |tmp_205_fu_1041_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_213_fu_850_p2                    |     +    |      0|  0|   39|          32|          32|
    |tmp_218_fu_743_p2                    |     +    |      0|  0|   39|          32|          32|
    |tmp_224_fu_639_p2                    |     +    |      0|  0|   39|          32|          32|
    |tmp_229_fu_527_p2                    |     +    |      0|  0|   39|          32|          32|
    |tmp_234_fu_748_p2                    |     +    |      0|  0|   39|          32|          32|
    |tmp_237_fu_532_p2                    |     +    |      0|  0|   39|          32|          32|
    |w_6_fu_948_p2                        |     +    |      0|  0|   39|           1|          32|
    |w_7_fu_753_p2                        |     +    |      0|  0|   39|           1|          32|
    |w_8_fu_537_p2                        |     +    |      0|  0|   39|           1|          32|
    |ap_block_pp0_stage2_11001            |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage2_11001            |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp2                         |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp2_stage0_11001            |    and   |      0|  0|    2|           1|           1|
    |ap_block_state19_pp0_stage2_iter5    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state39_pp1_stage2_iter5    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state61_pp2_stage0_iter20   |    and   |      0|  0|    2|           1|           1|
    |ap_enable_state58_pp2_iter17_stage0  |    and   |      0|  0|    2|           1|           1|
    |ap_enable_state60_pp2_iter19_stage0  |    and   |      0|  0|    2|           1|           1|
    |ap_enable_state62_pp2_iter21_stage0  |    and   |      0|  0|    2|           1|           1|
    |done13_3_fu_629_p2                   |    and   |      0|  0|    2|           1|           1|
    |done4_3_fu_845_p2                    |    and   |      0|  0|    2|           1|           1|
    |done_3_fu_1035_p2                    |    and   |      0|  0|    2|           1|           1|
    |sel_tmp20_fu_773_p2                  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp24_fu_793_p2                  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp28_fu_557_p2                  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp29_fu_577_p2                  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp4_fu_1001_p2                  |    and   |      0|  0|    2|           1|           1|
    |sel_tmp_fu_408_p2                    |    and   |      0|  0|    2|           1|           1|
    |tmp_219_fu_765_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_230_fu_549_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_235_fu_769_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_238_fu_553_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_241_fu_954_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_243_fu_779_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_245_fu_563_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_246_fu_978_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_247_fu_783_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_248_fu_567_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_249_fu_988_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_250_fu_814_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |tmp_251_fu_598_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |ap_block_pp0                         |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp1                         |    or    |      0|  0|    2|           1|           1|
    |brmerge1_fu_388_p2                   |    or    |      0|  0|    2|           1|           1|
    |brmerge_fu_376_p2                    |    or    |      0|  0|    2|           1|           1|
    |cout_buf_0_V_11_fu_708_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_13_fu_1094_p3           |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_14_fu_932_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_15_fu_722_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_4_fu_904_p3             |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_6_fu_694_p3             |  select  |      0|  0|  256|           1|         256|
    |cout_buf_0_V_7_fu_918_p3             |  select  |      0|  0|  256|           1|         256|
    |cout_buf_1_V_11_fu_701_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_1_V_13_fu_1088_p3           |  select  |      0|  0|  256|           1|         256|
    |cout_buf_1_V_14_fu_925_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_1_V_15_fu_715_p3            |  select  |      0|  0|  256|           1|         256|
    |cout_buf_1_V_5_fu_897_p3             |  select  |      0|  0|  256|           1|           1|
    |cout_buf_1_V_6_fu_687_p3             |  select  |      0|  0|  256|           1|           1|
    |cout_buf_1_V_8_fu_911_p3             |  select  |      0|  0|  256|           1|         256|
    |h11_2_fu_590_p3                      |  select  |      0|  0|   32|           1|          32|
    |h2_2_fu_806_p3                       |  select  |      0|  0|   32|           1|          32|
    |h_2_fu_1028_p3                       |  select  |      0|  0|   32|           1|          32|
    |o10_3_fu_616_p3                      |  select  |      0|  0|   32|           1|          32|
    |o1_3_fu_832_p3                       |  select  |      0|  0|   32|           1|          32|
    |o_3_fu_1014_p3                       |  select  |      0|  0|   32|           1|          32|
    |p_1_fu_993_p3                        |  select  |      0|  0|   32|           1|           1|
    |p_2_fu_818_p3                        |  select  |      0|  0|   32|           1|           1|
    |p_3_fu_602_p3                        |  select  |      0|  0|   32|           1|           1|
    |p_s_fu_394_p3                        |  select  |      0|  0|    3|           1|           3|
    |sel_tmp25_fu_825_p3                  |  select  |      0|  0|   32|           1|          32|
    |sel_tmp26_fu_414_p3                  |  select  |      0|  0|    2|           1|           2|
    |sel_tmp27_fu_799_p3                  |  select  |      0|  0|   32|           1|           1|
    |sel_tmp30_fu_609_p3                  |  select  |      0|  0|   32|           1|          32|
    |sel_tmp31_fu_583_p3                  |  select  |      0|  0|   32|           1|           1|
    |sel_tmp5_fu_1006_p3                  |  select  |      0|  0|   32|           1|          32|
    |sel_tmp9_fu_1021_p3                  |  select  |      0|  0|   32|           1|           1|
    |w12_1_fu_623_p3                      |  select  |      0|  0|   32|           1|           1|
    |w3_1_fu_839_p3                       |  select  |      0|  0|   32|           1|           1|
    |w_1_fu_965_p3                        |  select  |      0|  0|   32|           1|           1|
    |write_2_fu_422_p3                    |  select  |      0|  0|    2|           1|           1|
    |POOL_ODD_not_fu_402_p2               |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                        |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1              |    xor   |      0|  0|    2|           2|           1|
    |brmerge_not_fu_382_p2                |    xor   |      0|  0|    2|           1|           2|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0| 5200|         811|        4434|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter6         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter6         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter21        |   9|          2|    1|          2|
    |ap_phi_mux_done1_phi_fu_244_p4  |   9|          2|    1|          2|
    |ap_phi_mux_done4_phi_fu_292_p4  |   9|          2|    1|          2|
    |ap_phi_mux_done_phi_fu_340_p4   |   9|          2|    1|          2|
    |ap_phi_mux_h2_phi_fu_268_p4     |   9|          2|   32|         64|
    |ap_phi_mux_h7_phi_fu_220_p4     |   9|          2|   32|         64|
    |ap_phi_mux_h_phi_fu_316_p4      |   9|          2|   32|         64|
    |ap_phi_mux_o1_phi_fu_256_p4     |   9|          2|   32|         64|
    |ap_phi_mux_o7_phi_fu_208_p4     |   9|          2|   32|         64|
    |ap_phi_mux_o_phi_fu_304_p4      |   9|          2|   32|         64|
    |ap_phi_mux_w3_phi_fu_280_p4     |   9|          2|   32|         64|
    |ap_phi_mux_w7_phi_fu_232_p4     |   9|          2|   32|         64|
    |ap_phi_mux_w_phi_fu_328_p4      |   9|          2|   32|         64|
    |cout_burst_buf_V_address0       |  21|          4|   13|         52|
    |cout_burst_buf_V_d0             |  15|          3|  512|       1536|
    |done1_reg_240                   |   9|          2|    1|          2|
    |done4_reg_288                   |   9|          2|    1|          2|
    |done_reg_336                    |   9|          2|    1|          2|
    |fifo_cout_V_V_blk_n             |   9|          2|    1|          2|
    |h2_reg_264                      |   9|          2|   32|         64|
    |h7_reg_216                      |   9|          2|   32|         64|
    |h_reg_312                       |   9|          2|   32|         64|
    |o1_reg_252                      |   9|          2|   32|         64|
    |o7_reg_204                      |   9|          2|   32|         64|
    |o_reg_300                       |   9|          2|   32|         64|
    |w3_reg_276                      |   9|          2|   32|         64|
    |w7_reg_228                      |   9|          2|   32|         64|
    |w_reg_324                       |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 344|         75| 1113|       2772|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |LAYER_OUT_NUM_T_cast_reg_1131    |   16|   0|   32|         16|
    |ap_CS_fsm                        |    9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9          |    1|   0|    1|          0|
    |cout_buf_0_V_13_reg_1461         |  256|   0|  256|          0|
    |cout_buf_0_V_reg_1446            |  256|   0|  256|          0|
    |cout_buf_1_V_13_reg_1456         |  256|   0|  256|          0|
    |cout_buf_1_V_reg_1451            |  256|   0|  256|          0|
    |cout_burst_buf_V_add_1_reg_1373  |   13|   0|   13|          0|
    |cout_burst_buf_V_add_2_reg_1279  |   13|   0|   13|          0|
    |cout_burst_buf_V_add_reg_1434    |   13|   0|   13|          0|
    |done13_3_reg_1259                |    1|   0|    1|          0|
    |done1_reg_240                    |    1|   0|    1|          0|
    |done4_3_reg_1353                 |    1|   0|    1|          0|
    |done4_reg_288                    |    1|   0|    1|          0|
    |done_reg_336                     |    1|   0|    1|          0|
    |h11_2_reg_1244                   |   32|   0|   32|          0|
    |h2_2_reg_1338                    |   32|   0|   32|          0|
    |h2_reg_264                       |   32|   0|   32|          0|
    |h7_reg_216                       |   32|   0|   32|          0|
    |h_6_reg_1393                     |   32|   0|   32|          0|
    |h_7_reg_1308                     |   32|   0|   32|          0|
    |h_8_reg_1214                     |   32|   0|   32|          0|
    |h_reg_312                        |   32|   0|   32|          0|
    |o10_3_reg_1249                   |   32|   0|   32|          0|
    |o1_3_reg_1343                    |   32|   0|   32|          0|
    |o1_reg_252                       |   32|   0|   32|          0|
    |o7_reg_204                       |   32|   0|   32|          0|
    |o_3_reg_1404                     |   32|   0|   32|          0|
    |o_8_reg_1326                     |   32|   0|   32|          0|
    |o_9_reg_1232                     |   32|   0|   32|          0|
    |o_reg_300                        |   32|   0|   32|          0|
    |reg_368                          |  256|   0|  256|          0|
    |sel_tmp20_reg_1314               |    1|   0|    1|          0|
    |sel_tmp24_reg_1332               |    1|   0|    1|          0|
    |sel_tmp28_reg_1220               |    1|   0|    1|          0|
    |sel_tmp29_reg_1238               |    1|   0|    1|          0|
    |tmp_204_reg_1419                 |   32|   0|   32|          0|
    |tmp_205_reg_1424                 |   32|   0|   32|          0|
    |tmp_206_reg_1429                 |   32|   0|   32|          0|
    |tmp_212_reg_1358                 |   32|   0|   32|          0|
    |tmp_213_cast_reg_1188            |   13|   0|   32|         19|
    |tmp_213_reg_1363                 |   32|   0|   32|          0|
    |tmp_214_reg_1368                 |   32|   0|   32|          0|
    |tmp_218_cast_reg_1162            |   13|   0|   32|         19|
    |tmp_218_reg_1292                 |   32|   0|   32|          0|
    |tmp_220_reg_1264                 |   32|   0|   32|          0|
    |tmp_224_reg_1269                 |   32|   0|   32|          0|
    |tmp_225_reg_1274                 |   32|   0|   32|          0|
    |tmp_229_reg_1198                 |   32|   0|   32|          0|
    |tmp_234_reg_1297                 |   32|   0|   32|          0|
    |tmp_237_reg_1203                 |   32|   0|   32|          0|
    |tmp_241_reg_1386                 |    1|   0|    1|          0|
    |tmp_243_reg_1320                 |    1|   0|    1|          0|
    |tmp_245_reg_1226                 |    1|   0|    1|          0|
    |tmp_331_reg_1167                 |   31|   0|   32|          1|
    |tmp_332_reg_1173                 |   31|   0|   32|          1|
    |tmp_333_reg_1178                 |   31|   0|   32|          1|
    |tmp_334_reg_1183                 |   31|   0|   32|          1|
    |tmp_532_reg_1142                 |   31|   0|   32|          1|
    |tmp_533_reg_1147                 |   31|   0|   32|          1|
    |tmp_534_reg_1152                 |   31|   0|   32|          1|
    |tmp_535_reg_1157                 |   31|   0|   32|          1|
    |tmp_538_reg_1440                 |    1|   0|    1|          0|
    |tmp_541_reg_1378                 |    1|   0|    1|          0|
    |tmp_545_reg_1284                 |    1|   0|    1|          0|
    |tmp_cast_reg_1193                |   13|   0|   32|         19|
    |w12_1_reg_1254                   |   32|   0|   32|          0|
    |w3_1_reg_1348                    |   32|   0|   32|          0|
    |w3_reg_276                       |   32|   0|   32|          0|
    |w7_reg_228                       |   32|   0|   32|          0|
    |w_1_reg_1399                     |   32|   0|   32|          0|
    |w_7_reg_1302                     |   32|   0|   32|          0|
    |w_8_reg_1208                     |   32|   0|   32|          0|
    |w_reg_324                        |   32|   0|   32|          0|
    |cout_burst_buf_V_add_reg_1434    |   64|  32|   13|          0|
    |done1_reg_240                    |   64|  32|    1|          0|
    |done4_reg_288                    |   64|  32|    1|          0|
    |done_reg_336                     |   64|  32|    1|          0|
    |o1_reg_252                       |   64|  32|   32|          0|
    |o7_reg_204                       |   64|  32|   32|          0|
    |o_reg_300                        |   64|  32|   32|          0|
    |sel_tmp20_reg_1314               |   64|  32|    1|          0|
    |sel_tmp28_reg_1220               |   64|  32|    1|          0|
    |tmp_538_reg_1440                 |   64|  32|    1|          0|
    |w3_reg_276                       |   64|  32|   32|          0|
    |w7_reg_228                       |   64|  32|   32|          0|
    |w_reg_324                        |   64|  32|   32|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 3698| 416| 3158|         81|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|ap_done                    | out |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | cout_write_fifo_read | return value |
|cout_burst_buf_V_address0  | out |   13|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_ce0       | out |    1|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_we0       | out |    1|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_d0        | out |  512|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_q0        |  in |  512|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_address1  | out |   13|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_ce1       | out |    1|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_we1       | out |    1|  ap_memory |   cout_burst_buf_V   |     array    |
|cout_burst_buf_V_d1        | out |  512|  ap_memory |   cout_burst_buf_V   |     array    |
|fifo_cout_V_V_dout         |  in |  256|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_empty_n      |  in |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_read         | out |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|en                         |  in |    1|   ap_none  |          en          |    scalar    |
|up_sample                  |  in |    1|   ap_none  |       up_sample      |    scalar    |
|LAYER_OUT_H                |  in |   32|   ap_none  |      LAYER_OUT_H     |    scalar    |
|LAYER_OUT_W                |  in |   32|   ap_none  |      LAYER_OUT_W     |    scalar    |
|LAYER_OUT_NUM_T            |  in |   16|   ap_none  |    LAYER_OUT_NUM_T   |    scalar    |
|LAYER_IN_H_T               |  in |   32|   ap_none  |     LAYER_IN_H_T     |    scalar    |
|LAYER_IN_W_T               |  in |   32|   ap_none  |     LAYER_IN_W_T     |    scalar    |
|in_h_iter                  |  in |   32|   ap_none  |       in_h_iter      |    scalar    |
|in_w_iter                  |  in |   32|   ap_none  |       in_w_iter      |    scalar    |
|POOL_ODD                   |  in |    1|   ap_none  |       POOL_ODD       |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 19
  * Pipeline-1: initiation interval (II) = 3, depth = 19
  * Pipeline-2: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 3
  Pipeline-0 : II = 3, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-1 : II = 3, D = 19, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
  Pipeline-2 : II = 1, D = 22, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	21  / (write_2 == 3)
	2  / (write_2 == 2)
	22  / (write_2 == 1)
	41  / (write_2 == 0)
2 --> 
	21  / (done1)
	3  / (!done1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	2  / true
21 --> 
22 --> 
	21  / (done4)
	23  / (!done4)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	22  / true
41 --> 
	21  / (done)
	42  / (!done)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	41  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%POOL_ODD_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %POOL_ODD)"   --->   Operation 64 'read' 'POOL_ODD_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_w_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_w_iter)"   --->   Operation 65 'read' 'in_w_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_h_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_h_iter)"   --->   Operation 66 'read' 'in_h_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)"   --->   Operation 67 'read' 'LAYER_IN_W_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)"   --->   Operation 68 'read' 'LAYER_IN_H_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_OUT_NUM_T)"   --->   Operation 69 'read' 'LAYER_OUT_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_W)"   --->   Operation 70 'read' 'LAYER_OUT_W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_OUT_H)"   --->   Operation 71 'read' 'LAYER_OUT_H_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%up_sample_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %up_sample)"   --->   Operation 72 'read' 'up_sample_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)"   --->   Operation 73 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_cast = zext i16 %LAYER_OUT_NUM_T_read to i32"   --->   Operation 74 'zext' 'LAYER_OUT_NUM_T_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6912 x i512]* %cout_burst_buf_V, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)"   --->   Operation 75 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%brmerge = or i1 %en_read, %up_sample_read" [kernel.cpp:12859]   --->   Operation 76 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%brmerge_not = xor i1 %brmerge, true" [kernel.cpp:12859]   --->   Operation 77 'xor' 'brmerge_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%brmerge1 = or i1 %POOL_ODD_read, %brmerge_not" [kernel.cpp:12859]   --->   Operation 78 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%p_s = select i1 %up_sample_read, i2 -2, i2 0" [kernel.cpp:12861]   --->   Operation 79 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%POOL_ODD_not = xor i1 %POOL_ODD_read, true" [kernel.cpp:12859]   --->   Operation 80 'xor' 'POOL_ODD_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%sel_tmp = and i1 %up_sample_read, %POOL_ODD_not" [kernel.cpp:12860]   --->   Operation 81 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node write_2)   --->   "%sel_tmp26 = select i1 %sel_tmp, i2 %p_s, i2 1" [kernel.cpp:12860]   --->   Operation 82 'select' 'sel_tmp26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.49ns) (out node of the LUT)   --->   "%write_2 = select i1 %brmerge1, i2 0, i2 %sel_tmp26" [kernel.cpp:12859]   --->   Operation 83 'select' 'write_2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.87ns)   --->   "switch i2 %write_2, label %.loopexit [
    i2 0, label %.preheader345.preheader
    i2 1, label %.preheader343.preheader
    i2 -2, label %.preheader.preheader
  ]" [kernel.cpp:12865]   --->   Operation 84 'switch' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_532 = shl i32 %LAYER_IN_W_T_read, 1" [kernel.cpp:12991]   --->   Operation 85 'shl' 'tmp_532' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_533 = shl i32 %in_h_iter_read, 1" [kernel.cpp:13000]   --->   Operation 86 'shl' 'tmp_533' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_534 = shl i32 %in_w_iter_read, 1" [kernel.cpp:13000]   --->   Operation 87 'shl' 'tmp_534' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_535 = shl i32 %LAYER_IN_H_T_read, 1" [kernel.cpp:13037]   --->   Operation 88 'shl' 'tmp_535' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_203 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)" [kernel.cpp:13040]   --->   Operation 89 'partselect' 'tmp_203' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_218_cast = zext i13 %tmp_203 to i32" [kernel.cpp:13040]   --->   Operation 90 'zext' 'tmp_218_cast' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.85ns)   --->   "br label %.preheader" [kernel.cpp:12988]   --->   Operation 91 'br' <Predicate = (write_2 == 2)> <Delay = 0.85>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_W_T_read, i32 1, i32 31)" [kernel.cpp:12934]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_331 = zext i31 %tmp_s to i32" [kernel.cpp:12934]   --->   Operation 93 'zext' 'tmp_331' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_195 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_h_iter_read, i32 1, i32 31)" [kernel.cpp:12942]   --->   Operation 94 'partselect' 'tmp_195' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_332 = zext i31 %tmp_195 to i32" [kernel.cpp:12942]   --->   Operation 95 'zext' 'tmp_332' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_196 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_w_iter_read, i32 1, i32 31)" [kernel.cpp:12942]   --->   Operation 96 'partselect' 'tmp_196' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_333 = zext i31 %tmp_196 to i32" [kernel.cpp:12942]   --->   Operation 97 'zext' 'tmp_333' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_197 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %LAYER_IN_H_T_read, i32 1, i32 31)" [kernel.cpp:12970]   --->   Operation 98 'partselect' 'tmp_197' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_334 = zext i31 %tmp_197 to i32" [kernel.cpp:12970]   --->   Operation 99 'zext' 'tmp_334' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_198 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)" [kernel.cpp:12973]   --->   Operation 100 'partselect' 'tmp_198' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_213_cast = zext i13 %tmp_198 to i32" [kernel.cpp:12973]   --->   Operation 101 'zext' 'tmp_213_cast' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.85ns)   --->   "br label %.preheader343" [kernel.cpp:12931]   --->   Operation 102 'br' <Predicate = (write_2 == 1)> <Delay = 0.85>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %LAYER_OUT_NUM_T_read, i32 3, i32 15)" [kernel.cpp:12915]   --->   Operation 103 'partselect' 'tmp' <Predicate = (write_2 == 0)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_cast = zext i13 %tmp to i32" [kernel.cpp:12915]   --->   Operation 104 'zext' 'tmp_cast' <Predicate = (write_2 == 0)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.85ns)   --->   "br label %.preheader345" [kernel.cpp:12872]   --->   Operation 105 'br' <Predicate = (write_2 == 0)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%o7 = phi i32 [ %o10_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:13034]   --->   Operation 106 'phi' 'o7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%h7 = phi i32 [ %h11_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:13036]   --->   Operation 107 'phi' 'h7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%w7 = phi i32 [ %w12_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:13034]   --->   Operation 108 'phi' 'w7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%done1 = phi i1 [ %done13_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv ], [ false, %.preheader.preheader ]" [kernel.cpp:13037]   --->   Operation 109 'phi' 'done1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %done1, label %.loopexit.loopexit, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0_ifconv" [kernel.cpp:12988]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [7/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 111 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.51ns)   --->   "%tmp_229 = add i32 %tmp_533, %h7" [kernel.cpp:13000]   --->   Operation 112 'add' 'tmp_229' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.51ns)   --->   "%tmp_237 = add i32 %w7, %tmp_534" [kernel.cpp:13000]   --->   Operation 113 'add' 'tmp_237' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.51ns)   --->   "%w_8 = add nsw i32 1, %w7" [kernel.cpp:13033]   --->   Operation 114 'add' 'w_8' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.51ns)   --->   "%h_8 = add nsw i32 1, %h7" [kernel.cpp:13036]   --->   Operation 115 'add' 'h_8' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 116 [6/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 116 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.26ns)   --->   "%tmp_230 = icmp ult i32 %tmp_229, %LAYER_OUT_H_read" [kernel.cpp:13000]   --->   Operation 117 'icmp' 'tmp_230' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.26ns)   --->   "%tmp_238 = icmp ult i32 %tmp_237, %LAYER_OUT_W_read" [kernel.cpp:13000]   --->   Operation 118 'icmp' 'tmp_238' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.48ns)   --->   "%sel_tmp28 = and i1 %tmp_230, %tmp_238" [kernel.cpp:13000]   --->   Operation 119 'and' 'sel_tmp28' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.26ns)   --->   "%tmp_245 = icmp eq i32 %w_8, %tmp_532" [kernel.cpp:13034]   --->   Operation 120 'icmp' 'tmp_245' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.26ns)   --->   "%tmp_248 = icmp eq i32 %h_8, %tmp_535" [kernel.cpp:13037]   --->   Operation 121 'icmp' 'tmp_248' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.51ns)   --->   "%o_9 = add nsw i32 1, %o7" [kernel.cpp:13039]   --->   Operation 122 'add' 'o_9' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.48ns)   --->   "%sel_tmp29 = and i1 %tmp_245, %tmp_248" [kernel.cpp:13037]   --->   Operation 123 'and' 'sel_tmp29' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node h11_2)   --->   "%sel_tmp31 = select i1 %sel_tmp29, i32 0, i32 %h_8" [kernel.cpp:13036]   --->   Operation 124 'select' 'sel_tmp31' <Predicate = (!done1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.87ns) (out node of the LUT)   --->   "%h11_2 = select i1 %tmp_245, i32 %sel_tmp31, i32 %h7" [kernel.cpp:13036]   --->   Operation 125 'select' 'h11_2' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 126 [5/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 126 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.26ns)   --->   "%tmp_251 = icmp eq i32 %o_9, %tmp_218_cast" [kernel.cpp:13040]   --->   Operation 127 'icmp' 'tmp_251' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node o10_3)   --->   "%p_3 = select i1 %tmp_251, i32 0, i32 %o_9" [kernel.cpp:13040]   --->   Operation 128 'select' 'p_3' <Predicate = (!done1 & sel_tmp29 & tmp_245)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node o10_3)   --->   "%sel_tmp30 = select i1 %sel_tmp29, i32 %p_3, i32 %o7" [kernel.cpp:13037]   --->   Operation 129 'select' 'sel_tmp30' <Predicate = (!done1 & tmp_245)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.87ns) (out node of the LUT)   --->   "%o10_3 = select i1 %tmp_245, i32 %sel_tmp30, i32 %o7" [kernel.cpp:13034]   --->   Operation 130 'select' 'o10_3' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.87ns)   --->   "%w12_1 = select i1 %tmp_245, i32 0, i32 %w_8" [kernel.cpp:13034]   --->   Operation 131 'select' 'w12_1' <Predicate = (!done1)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.48ns)   --->   "%done13_3 = and i1 %sel_tmp29, %tmp_251" [kernel.cpp:13037]   --->   Operation 132 'and' 'done13_3' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 133 [4/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 133 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 134 [3/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 134 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 135 [2/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 135 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 136 [1/7] (1.49ns)   --->   "%tmp_220 = mul i32 %LAYER_IN_W_T_read, %h7" [kernel.cpp:12991]   --->   Operation 136 'mul' 'tmp_220' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.51>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_224)   --->   "%tmp_542 = shl i32 %tmp_220, 1" [kernel.cpp:12991]   --->   Operation 137 'shl' 'tmp_542' <Predicate = (!done1)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.51ns) (out node of the LUT)   --->   "%tmp_224 = add i32 %w7, %tmp_542" [kernel.cpp:12991]   --->   Operation 138 'add' 'tmp_224' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 139 [7/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 139 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 140 [6/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 140 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 141 [5/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 141 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 142 [4/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 142 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 143 [3/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 143 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 144 [2/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 144 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 145 [1/7] (1.49ns)   --->   "%tmp_225 = mul i32 %tmp_224, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12991]   --->   Operation 145 'mul' 'tmp_225' <Predicate = (!done1)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.51>
ST_17 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node local_cout_idx_2)   --->   "%tmp_543 = shl i32 %o7, 3" [kernel.cpp:12991]   --->   Operation 146 'shl' 'tmp_543' <Predicate = (!done1)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_cout_idx_2 = add i32 %tmp_543, %tmp_225" [kernel.cpp:12991]   --->   Operation 147 'add' 'local_cout_idx_2' <Predicate = (!done1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_227 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx_2, i32 4, i32 31)" [kernel.cpp:12992]   --->   Operation 148 'partselect' 'tmp_227' <Predicate = (!done1)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_228 = zext i28 %tmp_227 to i64" [kernel.cpp:12992]   --->   Operation 149 'zext' 'tmp_228' <Predicate = (!done1)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%cout_burst_buf_V_add_2 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_228" [kernel.cpp:12992]   --->   Operation 150 'getelementptr' 'cout_burst_buf_V_add_2' <Predicate = (!done1)> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx_2, i32 3)" [kernel.cpp:13003]   --->   Operation 151 'bitselect' 'tmp_545' <Predicate = (!done1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 152 [3/3] (2.26ns)   --->   "%wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8" [kernel.cpp:12992]   --->   Operation 152 'load' 'wide_tmp_V_2' <Predicate = (!done1)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 19 <SV = 18> <Delay = 2.26>
ST_19 : Operation 153 [2/3] (2.26ns)   --->   "%wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8" [kernel.cpp:12992]   --->   Operation 153 'load' 'wide_tmp_V_2' <Predicate = (!done1)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_19 : Operation 154 [1/1] (1.31ns)   --->   "%tmp_V_66 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)" [kernel.cpp:12998]   --->   Operation 154 'read' 'tmp_V_66' <Predicate = (!done1)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 20 <SV = 19> <Delay = 5.34>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [kernel.cpp:12988]   --->   Operation 155 'specregionbegin' 'tmp_137' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [kernel.cpp:12989]   --->   Operation 156 'specpipeline' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 157 [1/3] (2.26ns)   --->   "%wide_tmp_V_2 = load i512* %cout_burst_buf_V_add_2, align 8" [kernel.cpp:12992]   --->   Operation 157 'load' 'wide_tmp_V_2' <Predicate = (!done1)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%cout_buf_0_V_9 = trunc i512 %wide_tmp_V_2 to i256" [kernel.cpp:12995]   --->   Operation 158 'trunc' 'cout_buf_0_V_9' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%cout_buf_1_V_2 = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V_2, i32 256, i32 511)" [kernel.cpp:12995]   --->   Operation 159 'partselect' 'cout_buf_1_V_2' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_1_V_15)   --->   "%cout_buf_1_V_6 = select i1 %tmp_545, i256 0, i256 %cout_buf_1_V_2" [kernel.cpp:13003]   --->   Operation 160 'select' 'cout_buf_1_V_6' <Predicate = (!done1 & !sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_0_V_15)   --->   "%cout_buf_0_V_6 = select i1 %tmp_545, i256 %cout_buf_0_V_9, i256 0" [kernel.cpp:13003]   --->   Operation 161 'select' 'cout_buf_0_V_6' <Predicate = (!done1 & !sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_1_V_15)   --->   "%cout_buf_1_V_11 = select i1 %tmp_545, i256 %tmp_V_66, i256 %cout_buf_1_V_2" [kernel.cpp:13001]   --->   Operation 162 'select' 'cout_buf_1_V_11' <Predicate = (!done1 & sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_0_V_15)   --->   "%cout_buf_0_V_11 = select i1 %tmp_545, i256 %cout_buf_0_V_9, i256 %tmp_V_66" [kernel.cpp:13001]   --->   Operation 163 'select' 'cout_buf_0_V_11' <Predicate = (!done1 & sel_tmp28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (0.81ns) (out node of the LUT)   --->   "%cout_buf_1_V_15 = select i1 %sel_tmp28, i256 %cout_buf_1_V_11, i256 %cout_buf_1_V_6" [kernel.cpp:13003]   --->   Operation 164 'select' 'cout_buf_1_V_15' <Predicate = (!done1)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.81ns) (out node of the LUT)   --->   "%cout_buf_0_V_15 = select i1 %sel_tmp28, i256 %cout_buf_0_V_11, i256 %cout_buf_0_V_6" [kernel.cpp:13003]   --->   Operation 165 'select' 'cout_buf_0_V_15' <Predicate = (!done1)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_2 = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_15, i256 %cout_buf_0_V_15)" [kernel.cpp:13008]   --->   Operation 166 'bitconcatenate' 'p_Result_2' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (2.26ns)   --->   "store i512 %p_Result_2, i512* %cout_burst_buf_V_add_2, align 64" [kernel.cpp:13021]   --->   Operation 167 'store' <Predicate = (!done1)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_137)" [kernel.cpp:13046]   --->   Operation 168 'specregionend' 'empty_56' <Predicate = (!done1)> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:13046]   --->   Operation 169 'br' <Predicate = (!done1)> <Delay = 0.00>

State 21 <SV = 2> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 170 'br' <Predicate = (write_2 == 2)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 171 'br' <Predicate = (write_2 == 1)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 172 'br' <Predicate = (write_2 == 0)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:13050]   --->   Operation 173 'ret' <Predicate = true> <Delay = 0.00>

State 22 <SV = 1> <Delay = 1.51>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%o1 = phi i32 [ %o1_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader343.preheader ]" [kernel.cpp:12967]   --->   Operation 174 'phi' 'o1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%h2 = phi i32 [ %h2_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader343.preheader ]" [kernel.cpp:12969]   --->   Operation 175 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%w3 = phi i32 [ %w3_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ 0, %.preheader343.preheader ]" [kernel.cpp:12967]   --->   Operation 176 'phi' 'w3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%done4 = phi i1 [ %done4_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv ], [ false, %.preheader343.preheader ]" [kernel.cpp:12970]   --->   Operation 177 'phi' 'done4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %done4, label %.loopexit.loopexit31, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17.0_ifconv" [kernel.cpp:12931]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [7/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 179 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (1.51ns)   --->   "%tmp_218 = add i32 %tmp_332, %h2" [kernel.cpp:12942]   --->   Operation 180 'add' 'tmp_218' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (1.51ns)   --->   "%tmp_234 = add i32 %w3, %tmp_333" [kernel.cpp:12942]   --->   Operation 181 'add' 'tmp_234' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (1.51ns)   --->   "%w_7 = add nsw i32 1, %w3" [kernel.cpp:12966]   --->   Operation 182 'add' 'w_7' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (1.51ns)   --->   "%h_7 = add nsw i32 1, %h2" [kernel.cpp:12969]   --->   Operation 183 'add' 'h_7' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 2> <Delay = 2.61>
ST_23 : Operation 184 [6/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 184 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (1.26ns)   --->   "%tmp_219 = icmp ult i32 %tmp_218, %LAYER_OUT_H_read" [kernel.cpp:12942]   --->   Operation 185 'icmp' 'tmp_219' <Predicate = (!done4)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (1.26ns)   --->   "%tmp_235 = icmp ult i32 %tmp_234, %LAYER_OUT_W_read" [kernel.cpp:12942]   --->   Operation 186 'icmp' 'tmp_235' <Predicate = (!done4)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.48ns)   --->   "%sel_tmp20 = and i1 %tmp_219, %tmp_235" [kernel.cpp:12942]   --->   Operation 187 'and' 'sel_tmp20' <Predicate = (!done4)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (1.26ns)   --->   "%tmp_243 = icmp eq i32 %w_7, %tmp_331" [kernel.cpp:12967]   --->   Operation 188 'icmp' 'tmp_243' <Predicate = (!done4)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (1.26ns)   --->   "%tmp_247 = icmp eq i32 %h_7, %tmp_334" [kernel.cpp:12970]   --->   Operation 189 'icmp' 'tmp_247' <Predicate = (!done4)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (1.51ns)   --->   "%o_8 = add nsw i32 1, %o1" [kernel.cpp:12972]   --->   Operation 190 'add' 'o_8' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.48ns)   --->   "%sel_tmp24 = and i1 %tmp_243, %tmp_247" [kernel.cpp:12970]   --->   Operation 191 'and' 'sel_tmp24' <Predicate = (!done4)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node h2_2)   --->   "%sel_tmp27 = select i1 %sel_tmp24, i32 0, i32 %h_7" [kernel.cpp:12969]   --->   Operation 192 'select' 'sel_tmp27' <Predicate = (!done4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.87ns) (out node of the LUT)   --->   "%h2_2 = select i1 %tmp_243, i32 %sel_tmp27, i32 %h2" [kernel.cpp:12969]   --->   Operation 193 'select' 'h2_2' <Predicate = (!done4)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 3> <Delay = 2.13>
ST_24 : Operation 194 [5/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 194 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (1.26ns)   --->   "%tmp_250 = icmp eq i32 %o_8, %tmp_213_cast" [kernel.cpp:12973]   --->   Operation 195 'icmp' 'tmp_250' <Predicate = (!done4)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node o1_3)   --->   "%p_2 = select i1 %tmp_250, i32 0, i32 %o_8" [kernel.cpp:12973]   --->   Operation 196 'select' 'p_2' <Predicate = (!done4 & sel_tmp24 & tmp_243)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node o1_3)   --->   "%sel_tmp25 = select i1 %sel_tmp24, i32 %p_2, i32 %o1" [kernel.cpp:12970]   --->   Operation 197 'select' 'sel_tmp25' <Predicate = (!done4 & tmp_243)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.87ns) (out node of the LUT)   --->   "%o1_3 = select i1 %tmp_243, i32 %sel_tmp25, i32 %o1" [kernel.cpp:12967]   --->   Operation 198 'select' 'o1_3' <Predicate = (!done4)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.87ns)   --->   "%w3_1 = select i1 %tmp_243, i32 0, i32 %w_7" [kernel.cpp:12967]   --->   Operation 199 'select' 'w3_1' <Predicate = (!done4)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.48ns)   --->   "%done4_3 = and i1 %sel_tmp24, %tmp_250" [kernel.cpp:12970]   --->   Operation 200 'and' 'done4_3' <Predicate = (!done4)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 4> <Delay = 1.49>
ST_25 : Operation 201 [4/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 201 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 5> <Delay = 1.49>
ST_26 : Operation 202 [3/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 202 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 6> <Delay = 1.49>
ST_27 : Operation 203 [2/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 203 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 7> <Delay = 1.49>
ST_28 : Operation 204 [1/7] (1.49ns)   --->   "%tmp_212 = mul i32 %tmp_331, %h2" [kernel.cpp:12934]   --->   Operation 204 'mul' 'tmp_212' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 8> <Delay = 1.51>
ST_29 : Operation 205 [1/1] (1.51ns)   --->   "%tmp_213 = add i32 %w3, %tmp_212" [kernel.cpp:12934]   --->   Operation 205 'add' 'tmp_213' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 9> <Delay = 1.49>
ST_30 : Operation 206 [7/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 206 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 1.49>
ST_31 : Operation 207 [6/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 207 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 1.49>
ST_32 : Operation 208 [5/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 208 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 12> <Delay = 1.49>
ST_33 : Operation 209 [4/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 209 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 13> <Delay = 1.49>
ST_34 : Operation 210 [3/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 210 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 14> <Delay = 1.49>
ST_35 : Operation 211 [2/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 211 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 1.49>
ST_36 : Operation 212 [1/7] (1.49ns)   --->   "%tmp_214 = mul i32 %tmp_213, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12934]   --->   Operation 212 'mul' 'tmp_214' <Predicate = (!done4)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 1.51>
ST_37 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node local_cout_idx_1)   --->   "%tmp_539 = shl i32 %o1, 3" [kernel.cpp:12934]   --->   Operation 213 'shl' 'tmp_539' <Predicate = (!done4)> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_cout_idx_1 = add i32 %tmp_539, %tmp_214" [kernel.cpp:12934]   --->   Operation 214 'add' 'local_cout_idx_1' <Predicate = (!done4)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_216 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx_1, i32 4, i32 31)" [kernel.cpp:12935]   --->   Operation 215 'partselect' 'tmp_216' <Predicate = (!done4)> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_217 = zext i28 %tmp_216 to i64" [kernel.cpp:12935]   --->   Operation 216 'zext' 'tmp_217' <Predicate = (!done4)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%cout_burst_buf_V_add_1 = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_217" [kernel.cpp:12935]   --->   Operation 217 'getelementptr' 'cout_burst_buf_V_add_1' <Predicate = (!done4)> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx_1, i32 3)" [kernel.cpp:12945]   --->   Operation 218 'bitselect' 'tmp_541' <Predicate = (!done4)> <Delay = 0.00>

State 38 <SV = 17> <Delay = 2.26>
ST_38 : Operation 219 [3/3] (2.26ns)   --->   "%wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8" [kernel.cpp:12935]   --->   Operation 219 'load' 'wide_tmp_V_1' <Predicate = (!done4)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 39 <SV = 18> <Delay = 2.26>
ST_39 : Operation 220 [2/3] (2.26ns)   --->   "%wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8" [kernel.cpp:12935]   --->   Operation 220 'load' 'wide_tmp_V_1' <Predicate = (!done4)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_39 : Operation 221 [1/1] (1.31ns)   --->   "%tmp_V_65 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)" [kernel.cpp:12941]   --->   Operation 221 'read' 'tmp_V_65' <Predicate = (!done4)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 40 <SV = 19> <Delay = 5.34>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str54)" [kernel.cpp:12931]   --->   Operation 222 'specregionbegin' 'tmp_136' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [kernel.cpp:12932]   --->   Operation 223 'specpipeline' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 224 [1/3] (2.26ns)   --->   "%wide_tmp_V_1 = load i512* %cout_burst_buf_V_add_1, align 8" [kernel.cpp:12935]   --->   Operation 224 'load' 'wide_tmp_V_1' <Predicate = (!done4)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%cout_buf_0_V_3 = trunc i512 %wide_tmp_V_1 to i256" [kernel.cpp:12938]   --->   Operation 225 'trunc' 'cout_buf_0_V_3' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%cout_buf_1_V_1 = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V_1, i32 256, i32 511)" [kernel.cpp:12938]   --->   Operation 226 'partselect' 'cout_buf_1_V_1' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_1_V_14)   --->   "%cout_buf_1_V_5 = select i1 %tmp_541, i256 0, i256 %cout_buf_1_V_1" [kernel.cpp:12945]   --->   Operation 227 'select' 'cout_buf_1_V_5' <Predicate = (!done4 & !sel_tmp20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_0_V_14)   --->   "%cout_buf_0_V_4 = select i1 %tmp_541, i256 %cout_buf_0_V_3, i256 0" [kernel.cpp:12945]   --->   Operation 228 'select' 'cout_buf_0_V_4' <Predicate = (!done4 & !sel_tmp20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_1_V_14)   --->   "%cout_buf_1_V_8 = select i1 %tmp_541, i256 %tmp_V_65, i256 %cout_buf_1_V_1" [kernel.cpp:12943]   --->   Operation 229 'select' 'cout_buf_1_V_8' <Predicate = (!done4 & sel_tmp20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node cout_buf_0_V_14)   --->   "%cout_buf_0_V_7 = select i1 %tmp_541, i256 %cout_buf_0_V_3, i256 %tmp_V_65" [kernel.cpp:12943]   --->   Operation 230 'select' 'cout_buf_0_V_7' <Predicate = (!done4 & sel_tmp20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.81ns) (out node of the LUT)   --->   "%cout_buf_1_V_14 = select i1 %sel_tmp20, i256 %cout_buf_1_V_8, i256 %cout_buf_1_V_5" [kernel.cpp:12945]   --->   Operation 231 'select' 'cout_buf_1_V_14' <Predicate = (!done4)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 232 [1/1] (0.81ns) (out node of the LUT)   --->   "%cout_buf_0_V_14 = select i1 %sel_tmp20, i256 %cout_buf_0_V_7, i256 %cout_buf_0_V_4" [kernel.cpp:12945]   --->   Operation 232 'select' 'cout_buf_0_V_14' <Predicate = (!done4)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_14, i256 %cout_buf_0_V_14)" [kernel.cpp:12950]   --->   Operation 233 'bitconcatenate' 'p_Result_1' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 234 [1/1] (2.26ns)   --->   "store i512 %p_Result_1, i512* %cout_burst_buf_V_add_1, align 64" [kernel.cpp:12963]   --->   Operation 234 'store' <Predicate = (!done4)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str54, i32 %tmp_136)" [kernel.cpp:12979]   --->   Operation 235 'specregionend' 'empty_55' <Predicate = (!done4)> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader343" [kernel.cpp:12979]   --->   Operation 236 'br' <Predicate = (!done4)> <Delay = 0.00>

State 41 <SV = 1> <Delay = 3.64>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%o = phi i32 [ %o_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader345.preheader ]" [kernel.cpp:12909]   --->   Operation 237 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%h = phi i32 [ %h_2, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader345.preheader ]" [kernel.cpp:12911]   --->   Operation 238 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (0.00ns)   --->   "%w = phi i32 [ %w_1, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ 0, %.preheader345.preheader ]" [kernel.cpp:12909]   --->   Operation 239 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%done = phi i1 [ %done_3, %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv ], [ false, %.preheader345.preheader ]" [kernel.cpp:12912]   --->   Operation 240 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %done, label %.loopexit.loopexit32, label %_ZrsILi512ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit32.0_ifconv" [kernel.cpp:12872]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (1.51ns)   --->   "%w_6 = add nsw i32 1, %w" [kernel.cpp:12908]   --->   Operation 242 'add' 'w_6' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 243 [1/1] (1.26ns)   --->   "%tmp_241 = icmp eq i32 %w_6, %LAYER_IN_W_T_read" [kernel.cpp:12909]   --->   Operation 243 'icmp' 'tmp_241' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 244 [1/1] (1.51ns)   --->   "%h_6 = add nsw i32 1, %h" [kernel.cpp:12911]   --->   Operation 244 'add' 'h_6' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 245 [1/1] (0.87ns)   --->   "%w_1 = select i1 %tmp_241, i32 0, i32 %w_6" [kernel.cpp:12909]   --->   Operation 245 'select' 'w_1' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 2> <Delay = 4.12>
ST_42 : Operation 246 [7/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 246 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 247 [1/1] (1.26ns)   --->   "%tmp_246 = icmp eq i32 %h_6, %LAYER_IN_H_T_read" [kernel.cpp:12912]   --->   Operation 247 'icmp' 'tmp_246' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 248 [1/1] (1.51ns)   --->   "%o_7 = add nsw i32 1, %o" [kernel.cpp:12914]   --->   Operation 248 'add' 'o_7' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 249 [1/1] (1.26ns)   --->   "%tmp_249 = icmp eq i32 %o_7, %tmp_cast" [kernel.cpp:12915]   --->   Operation 249 'icmp' 'tmp_249' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%p_1 = select i1 %tmp_249, i32 0, i32 %o_7" [kernel.cpp:12915]   --->   Operation 250 'select' 'p_1' <Predicate = (!done & tmp_241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 251 [1/1] (0.48ns)   --->   "%sel_tmp4 = and i1 %tmp_241, %tmp_246" [kernel.cpp:12912]   --->   Operation 251 'and' 'sel_tmp4' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %p_1, i32 %o" [kernel.cpp:12912]   --->   Operation 252 'select' 'sel_tmp5' <Predicate = (!done & tmp_241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 253 [1/1] (0.87ns) (out node of the LUT)   --->   "%o_3 = select i1 %tmp_241, i32 %sel_tmp5, i32 %o" [kernel.cpp:12909]   --->   Operation 253 'select' 'o_3' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node h_2)   --->   "%sel_tmp9 = select i1 %sel_tmp4, i32 0, i32 %h_6" [kernel.cpp:12911]   --->   Operation 254 'select' 'sel_tmp9' <Predicate = (!done & tmp_241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (0.87ns) (out node of the LUT)   --->   "%h_2 = select i1 %tmp_241, i32 %sel_tmp9, i32 %h" [kernel.cpp:12911]   --->   Operation 255 'select' 'h_2' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 256 [1/1] (0.48ns)   --->   "%done_3 = and i1 %sel_tmp4, %tmp_249" [kernel.cpp:12912]   --->   Operation 256 'and' 'done_3' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 3> <Delay = 1.49>
ST_43 : Operation 257 [6/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 257 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 4> <Delay = 1.49>
ST_44 : Operation 258 [5/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 258 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 5> <Delay = 1.49>
ST_45 : Operation 259 [4/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 259 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 6> <Delay = 1.49>
ST_46 : Operation 260 [3/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 260 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 7> <Delay = 1.49>
ST_47 : Operation 261 [2/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 261 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 8> <Delay = 1.49>
ST_48 : Operation 262 [1/7] (1.49ns)   --->   "%tmp_204 = mul i32 %LAYER_IN_W_T_read, %h" [kernel.cpp:12875]   --->   Operation 262 'mul' 'tmp_204' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 9> <Delay = 1.51>
ST_49 : Operation 263 [1/1] (1.51ns)   --->   "%tmp_205 = add i32 %w, %tmp_204" [kernel.cpp:12875]   --->   Operation 263 'add' 'tmp_205' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 10> <Delay = 1.49>
ST_50 : Operation 264 [7/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 264 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 11> <Delay = 1.49>
ST_51 : Operation 265 [6/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 265 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 12> <Delay = 1.49>
ST_52 : Operation 266 [5/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 266 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 13> <Delay = 1.49>
ST_53 : Operation 267 [4/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 267 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 14> <Delay = 1.49>
ST_54 : Operation 268 [3/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 268 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 15> <Delay = 1.49>
ST_55 : Operation 269 [2/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 269 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 16> <Delay = 1.49>
ST_56 : Operation 270 [1/7] (1.49ns)   --->   "%tmp_206 = mul i32 %tmp_205, %LAYER_OUT_NUM_T_cast" [kernel.cpp:12875]   --->   Operation 270 'mul' 'tmp_206' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 17> <Delay = 1.51>
ST_57 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node local_cout_idx)   --->   "%tmp_536 = shl i32 %o, 3" [kernel.cpp:12875]   --->   Operation 271 'shl' 'tmp_536' <Predicate = (!done)> <Delay = 0.00>
ST_57 : Operation 272 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_cout_idx = add i32 %tmp_536, %tmp_206" [kernel.cpp:12875]   --->   Operation 272 'add' 'local_cout_idx' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_208 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cout_idx, i32 4, i32 31)" [kernel.cpp:12876]   --->   Operation 273 'partselect' 'tmp_208' <Predicate = (!done)> <Delay = 0.00>
ST_57 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_209 = zext i28 %tmp_208 to i64" [kernel.cpp:12876]   --->   Operation 274 'zext' 'tmp_209' <Predicate = (!done)> <Delay = 0.00>
ST_57 : Operation 275 [1/1] (0.00ns)   --->   "%cout_burst_buf_V_add = getelementptr [6912 x i512]* %cout_burst_buf_V, i64 0, i64 %tmp_209" [kernel.cpp:12876]   --->   Operation 275 'getelementptr' 'cout_burst_buf_V_add' <Predicate = (!done)> <Delay = 0.00>
ST_57 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cout_idx, i32 3)" [kernel.cpp:12886]   --->   Operation 276 'bitselect' 'tmp_538' <Predicate = (!done)> <Delay = 0.00>

State 58 <SV = 18> <Delay = 2.26>
ST_58 : Operation 277 [3/3] (2.26ns)   --->   "%wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8" [kernel.cpp:12876]   --->   Operation 277 'load' 'wide_tmp_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 59 <SV = 19> <Delay = 2.26>
ST_59 : Operation 278 [2/3] (2.26ns)   --->   "%wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8" [kernel.cpp:12876]   --->   Operation 278 'load' 'wide_tmp_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 60 <SV = 20> <Delay = 2.26>
ST_60 : Operation 279 [1/3] (2.26ns)   --->   "%wide_tmp_V = load i512* %cout_burst_buf_V_add, align 8" [kernel.cpp:12876]   --->   Operation 279 'load' 'wide_tmp_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_60 : Operation 280 [1/1] (0.00ns)   --->   "%cout_buf_0_V = trunc i512 %wide_tmp_V to i256" [kernel.cpp:12879]   --->   Operation 280 'trunc' 'cout_buf_0_V' <Predicate = (!done & tmp_538)> <Delay = 0.00>
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%cout_buf_1_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %wide_tmp_V, i32 256, i32 511)" [kernel.cpp:12879]   --->   Operation 281 'partselect' 'cout_buf_1_V' <Predicate = (!done & !tmp_538)> <Delay = 0.00>

State 61 <SV = 21> <Delay = 2.12>
ST_61 : Operation 282 [1/1] (1.31ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V)" [kernel.cpp:12882]   --->   Operation 282 'read' 'tmp_V' <Predicate = (!done)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_61 : Operation 283 [1/1] (0.81ns)   --->   "%cout_buf_1_V_13 = select i1 %tmp_538, i256 %tmp_V, i256 %cout_buf_1_V" [kernel.cpp:12886]   --->   Operation 283 'select' 'cout_buf_1_V_13' <Predicate = (!done)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 284 [1/1] (0.81ns)   --->   "%cout_buf_0_V_13 = select i1 %tmp_538, i256 %cout_buf_0_V, i256 %tmp_V" [kernel.cpp:12886]   --->   Operation 284 'select' 'cout_buf_0_V_13' <Predicate = (!done)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 22> <Delay = 2.26>
ST_62 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)" [kernel.cpp:12872]   --->   Operation 285 'specregionbegin' 'tmp_135' <Predicate = (!done)> <Delay = 0.00>
ST_62 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [kernel.cpp:12873]   --->   Operation 286 'specpipeline' <Predicate = (!done)> <Delay = 0.00>
ST_62 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i256.i256(i256 %cout_buf_1_V_13, i256 %cout_buf_0_V_13)" [kernel.cpp:12892]   --->   Operation 287 'bitconcatenate' 'p_Result_s' <Predicate = (!done)> <Delay = 0.00>
ST_62 : Operation 288 [1/1] (2.26ns)   --->   "store i512 %p_Result_s, i512* %cout_burst_buf_V_add, align 64" [kernel.cpp:12905]   --->   Operation 288 'store' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_62 : Operation 289 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_135)" [kernel.cpp:12921]   --->   Operation 289 'specregionend' 'empty' <Predicate = (!done)> <Delay = 0.00>
ST_62 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader345" [kernel.cpp:12921]   --->   Operation 290 'br' <Predicate = (!done)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cout_burst_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ fifo_cout_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ up_sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_OUT_H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_OUT_W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_OUT_NUM_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_H_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_W_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_h_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_w_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ POOL_ODD]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_63            (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000]
POOL_ODD_read          (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_read         (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_read         (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_W_T_read      (read           ) [ 001111111111111111111000000000000000000001111111111111111111111]
LAYER_IN_H_T_read      (read           ) [ 000000000000000000000000000000000000000001111111111111111111111]
LAYER_OUT_NUM_T_read   (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
LAYER_OUT_W_read       (read           ) [ 001111111111111111111011111111111111111110000000000000000000000]
LAYER_OUT_H_read       (read           ) [ 001111111111111111111011111111111111111110000000000000000000000]
up_sample_read         (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
en_read                (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
LAYER_OUT_NUM_T_cast   (zext           ) [ 001111111111111111111011111111111111111111111111111111111111111]
StgValue_75            (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000]
brmerge                (or             ) [ 000000000000000000000000000000000000000000000000000000000000000]
brmerge_not            (xor            ) [ 000000000000000000000000000000000000000000000000000000000000000]
brmerge1               (or             ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_s                    (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
POOL_ODD_not           (xor            ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp                (and            ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp26              (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
write_2                (select         ) [ 011111111111111111111111111111111111111111111111111111111111111]
StgValue_84            (switch         ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_532                (shl            ) [ 001111111111111111111000000000000000000000000000000000000000000]
tmp_533                (shl            ) [ 001111111111111111111000000000000000000000000000000000000000000]
tmp_534                (shl            ) [ 001111111111111111111000000000000000000000000000000000000000000]
tmp_535                (shl            ) [ 001111111111111111111000000000000000000000000000000000000000000]
tmp_203                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_218_cast           (zext           ) [ 001111111111111111111000000000000000000000000000000000000000000]
StgValue_91            (br             ) [ 011111111111111111111000000000000000000000000000000000000000000]
tmp_s                  (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_331                (zext           ) [ 000000000000000000000011111111111111111110000000000000000000000]
tmp_195                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_332                (zext           ) [ 000000000000000000000011111111111111111110000000000000000000000]
tmp_196                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_333                (zext           ) [ 000000000000000000000011111111111111111110000000000000000000000]
tmp_197                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_334                (zext           ) [ 000000000000000000000011111111111111111110000000000000000000000]
tmp_198                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_213_cast           (zext           ) [ 000000000000000000000011111111111111111110000000000000000000000]
StgValue_102           (br             ) [ 010000000000000000000011111111111111111110000000000000000000000]
tmp                    (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_cast               (zext           ) [ 000000000000000000000000000000000000000001111111111111111111111]
StgValue_105           (br             ) [ 010000000000000000000000000000000000000001111111111111111111111]
o7                     (phi            ) [ 001111111111111111000000000000000000000000000000000000000000000]
h7                     (phi            ) [ 001111111000000000000000000000000000000000000000000000000000000]
w7                     (phi            ) [ 001111111100000000000000000000000000000000000000000000000000000]
done1                  (phi            ) [ 001111111111111111111000000000000000000000000000000000000000000]
StgValue_110           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_229                (add            ) [ 000100000000000000000000000000000000000000000000000000000000000]
tmp_237                (add            ) [ 000100000000000000000000000000000000000000000000000000000000000]
w_8                    (add            ) [ 000110000000000000000000000000000000000000000000000000000000000]
h_8                    (add            ) [ 000100000000000000000000000000000000000000000000000000000000000]
tmp_230                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_238                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp28              (and            ) [ 001111111111111111111000000000000000000000000000000000000000000]
tmp_245                (icmp           ) [ 000010000000000000000000000000000000000000000000000000000000000]
tmp_248                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
o_9                    (add            ) [ 000010000000000000000000000000000000000000000000000000000000000]
sel_tmp29              (and            ) [ 000010000000000000000000000000000000000000000000000000000000000]
sel_tmp31              (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
h11_2                  (select         ) [ 011111111111111111111000000000000000000000000000000000000000000]
tmp_251                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_3                    (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp30              (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
o10_3                  (select         ) [ 011111111111111111111000000000000000000000000000000000000000000]
w12_1                  (select         ) [ 011111111111111111111000000000000000000000000000000000000000000]
done13_3               (and            ) [ 011111111111111111111000000000000000000000000000000000000000000]
tmp_220                (mul            ) [ 000100000100000000000000000000000000000000000000000000000000000]
tmp_542                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_224                (add            ) [ 001110000011111110000000000000000000000000000000000000000000000]
tmp_225                (mul            ) [ 001000000000000001000000000000000000000000000000000000000000000]
tmp_543                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000]
local_cout_idx_2       (add            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_227                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_228                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_burst_buf_V_add_2 (getelementptr  ) [ 001110000000000000111000000000000000000000000000000000000000000]
tmp_545                (bitselect      ) [ 001110000000000000111000000000000000000000000000000000000000000]
tmp_V_66               (read           ) [ 001000000000000000001000000000000000000000000000000000000000000]
tmp_137                (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_156           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000]
wide_tmp_V_2           (load           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_9         (trunc          ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_2         (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_6         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_6         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_11        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_11        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_15        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_15        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_Result_2             (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_167           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_56               (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_169           (br             ) [ 011111111111111111111000000000000000000000000000000000000000000]
StgValue_170           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_171           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_172           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_173           (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000]
o1                     (phi            ) [ 000000000000000000000011111111111111110000000000000000000000000]
h2                     (phi            ) [ 000000000000000000000011111110000000000000000000000000000000000]
w3                     (phi            ) [ 000000000000000000000011111111000000000000000000000000000000000]
done4                  (phi            ) [ 000000000000000000000011111111111111111110000000000000000000000]
StgValue_178           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_218                (add            ) [ 000000000000000000000001000000000000000000000000000000000000000]
tmp_234                (add            ) [ 000000000000000000000001000000000000000000000000000000000000000]
w_7                    (add            ) [ 000000000000000000000001100000000000000000000000000000000000000]
h_7                    (add            ) [ 000000000000000000000001000000000000000000000000000000000000000]
tmp_219                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_235                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp20              (and            ) [ 000000000000000000000011111111111111111110000000000000000000000]
tmp_243                (icmp           ) [ 000000000000000000000000100000000000000000000000000000000000000]
tmp_247                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
o_8                    (add            ) [ 000000000000000000000000100000000000000000000000000000000000000]
sel_tmp24              (and            ) [ 000000000000000000000000100000000000000000000000000000000000000]
sel_tmp27              (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
h2_2                   (select         ) [ 010000000000000000000011111111111111111110000000000000000000000]
tmp_250                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_2                    (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp25              (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
o1_3                   (select         ) [ 010000000000000000000011111111111111111110000000000000000000000]
w3_1                   (select         ) [ 010000000000000000000011111111111111111110000000000000000000000]
done4_3                (and            ) [ 010000000000000000000011111111111111111110000000000000000000000]
tmp_212                (mul            ) [ 000000000000000000000001000001000000000000000000000000000000000]
tmp_213                (add            ) [ 000000000000000000000011100000111111100000000000000000000000000]
tmp_214                (mul            ) [ 000000000000000000000010000000000000010000000000000000000000000]
tmp_539                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000]
local_cout_idx_1       (add            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_216                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_217                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_burst_buf_V_add_1 (getelementptr  ) [ 000000000000000000000011100000000000001110000000000000000000000]
tmp_541                (bitselect      ) [ 000000000000000000000011100000000000001110000000000000000000000]
tmp_V_65               (read           ) [ 000000000000000000000010000000000000000010000000000000000000000]
tmp_136                (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_223           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000]
wide_tmp_V_1           (load           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_3         (trunc          ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_1         (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_5         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_4         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_8         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_7         (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_14        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V_14        (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_Result_1             (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_234           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty_55               (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_236           (br             ) [ 010000000000000000000011111111111111111110000000000000000000000]
o                      (phi            ) [ 000000000000000000000000000000000000000001111111111111111100000]
h                      (phi            ) [ 000000000000000000000000000000000000000001111111100000000000000]
w                      (phi            ) [ 000000000000000000000000000000000000000001111111110000000000000]
done                   (phi            ) [ 000000000000000000000000000000000000000001111111111111111111111]
StgValue_241           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000]
w_6                    (add            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_241                (icmp           ) [ 000000000000000000000000000000000000000001100000000000000000000]
h_6                    (add            ) [ 000000000000000000000000000000000000000001100000000000000000000]
w_1                    (select         ) [ 010000000000000000000000000000000000000001111111111111111111111]
tmp_246                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
o_7                    (add            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_249                (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_1                    (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4               (and            ) [ 000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5               (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
o_3                    (select         ) [ 010000000000000000000000000000000000000001011111111111111111111]
sel_tmp9               (select         ) [ 000000000000000000000000000000000000000000000000000000000000000]
h_2                    (select         ) [ 010000000000000000000000000000000000000001011111111111111111111]
done_3                 (and            ) [ 010000000000000000000000000000000000000001011111111111111111111]
tmp_204                (mul            ) [ 000000000000000000000000000000000000000001000000010000000000000]
tmp_205                (add            ) [ 000000000000000000000000000000000000000001000000001111111000000]
tmp_206                (mul            ) [ 000000000000000000000000000000000000000001000000000000000100000]
tmp_536                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000]
local_cout_idx         (add            ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_208                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000]
tmp_209                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_burst_buf_V_add   (getelementptr  ) [ 000000000000000000000000000000000000000001000000000000000011111]
tmp_538                (bitselect      ) [ 000000000000000000000000000000000000000001000000000000000011110]
wide_tmp_V             (load           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_0_V           (trunc          ) [ 000000000000000000000000000000000000000001000000000000000000010]
cout_buf_1_V           (partselect     ) [ 000000000000000000000000000000000000000001000000000000000000010]
tmp_V                  (read           ) [ 000000000000000000000000000000000000000000000000000000000000000]
cout_buf_1_V_13        (select         ) [ 000000000000000000000000000000000000000001000000000000000000001]
cout_buf_0_V_13        (select         ) [ 000000000000000000000000000000000000000001000000000000000000001]
tmp_135                (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_286           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_288           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000]
empty                  (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000]
StgValue_290           (br             ) [ 010000000000000000000000000000000000000001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cout_burst_buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout_burst_buf_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_cout_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cout_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="en">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up_sample">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sample"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LAYER_OUT_H">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_OUT_H"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="LAYER_OUT_W">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_OUT_W"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="LAYER_OUT_NUM_T">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_OUT_NUM_T"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="LAYER_IN_H_T">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_H_T"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="LAYER_IN_W_T">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_W_T"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_h_iter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_h_iter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_w_iter">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_w_iter"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="POOL_ODD">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="POOL_ODD"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str418"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="POOL_ODD_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="POOL_ODD_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_w_iter_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_w_iter_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_h_iter_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_h_iter_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="LAYER_IN_W_T_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_W_T_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="LAYER_IN_H_T_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_H_T_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="LAYER_OUT_NUM_T_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_OUT_NUM_T_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="LAYER_OUT_W_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_OUT_W_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="LAYER_OUT_H_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_OUT_H_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="up_sample_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="up_sample_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="en_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="en_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="0"/>
<pin id="170" dir="0" index="1" bw="256" slack="0"/>
<pin id="171" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_66/19 tmp_V_65/39 tmp_V/61 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cout_burst_buf_V_add_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="512" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="28" slack="0"/>
<pin id="178" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cout_burst_buf_V_add_2/17 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="1"/>
<pin id="183" dir="0" index="1" bw="512" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="5"/>
<pin id="200" dir="0" index="4" bw="13" slack="0"/>
<pin id="201" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="512" slack="0"/>
<pin id="203" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="wide_tmp_V_2/18 StgValue_167/20 wide_tmp_V_1/38 StgValue_234/40 wide_tmp_V/58 StgValue_288/62 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cout_burst_buf_V_add_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="512" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="28" slack="0"/>
<pin id="190" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cout_burst_buf_V_add_1/37 "/>
</bind>
</comp>

<comp id="193" class="1004" name="cout_burst_buf_V_add_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="512" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="28" slack="0"/>
<pin id="197" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cout_burst_buf_V_add/57 "/>
</bind>
</comp>

<comp id="204" class="1005" name="o7_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o7 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="o7_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o7/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="h7_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h7 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="h7_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h7/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="w7_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w7 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="w7_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w7/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="done1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="done1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done1/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="o1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="o1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o1/22 "/>
</bind>
</comp>

<comp id="264" class="1005" name="h2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="h2_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/22 "/>
</bind>
</comp>

<comp id="276" class="1005" name="w3_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="w3_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w3/22 "/>
</bind>
</comp>

<comp id="288" class="1005" name="done4_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done4 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="done4_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done4/22 "/>
</bind>
</comp>

<comp id="300" class="1005" name="o_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="o_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/41 "/>
</bind>
</comp>

<comp id="312" class="1005" name="h_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="h_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/41 "/>
</bind>
</comp>

<comp id="324" class="1005" name="w_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="w_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/41 "/>
</bind>
</comp>

<comp id="336" class="1005" name="done_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="done_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done/41 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="0" index="3" bw="5" slack="0"/>
<pin id="353" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_203/1 tmp_198/1 tmp/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="256" slack="0"/>
<pin id="360" dir="0" index="1" bw="512" slack="0"/>
<pin id="361" dir="0" index="2" bw="10" slack="0"/>
<pin id="362" dir="0" index="3" bw="10" slack="0"/>
<pin id="363" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cout_buf_1_V_2/20 cout_buf_1_V_1/40 cout_buf_1_V/60 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="256" slack="1"/>
<pin id="370" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_66 tmp_V_65 "/>
</bind>
</comp>

<comp id="372" class="1004" name="LAYER_OUT_NUM_T_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="LAYER_OUT_NUM_T_cast/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="brmerge_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="brmerge_not_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_not/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="brmerge1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="0" index="2" bw="2" slack="0"/>
<pin id="398" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="POOL_ODD_not_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="POOL_ODD_not/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sel_tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sel_tmp26_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="0" index="2" bw="2" slack="0"/>
<pin id="418" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp26/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="write_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_532_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_532/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_533_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_533/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_534_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_534/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_535_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_535/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_218_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_218_cast/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_331_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_331/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_195_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="0" index="3" bw="6" slack="0"/>
<pin id="477" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_195/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_332_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_332/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_196_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_196/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_333_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_333/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_197_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_197/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_334_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_334/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_213_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_213_cast/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_220/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_229_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_229/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_237_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_237/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="w_8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_8/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="h_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_8/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_230_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="0" index="1" bw="32" slack="2"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_230/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_238_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="2"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_238/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sel_tmp28_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp28/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_245_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="2"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_245/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_248_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="2"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_248/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="o_9_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="1"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_9/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sel_tmp29_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp29/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sel_tmp31_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp31/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="h11_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="1"/>
<pin id="594" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h11_2/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_251_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="3"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_251/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="32" slack="1"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sel_tmp30_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="32" slack="2"/>
<pin id="613" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp30/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="o10_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="2"/>
<pin id="620" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o10_3/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="w12_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="2"/>
<pin id="627" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w12_1/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="done13_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done13_3/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_542_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_542/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_224_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="7"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_224/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="0" index="1" bw="16" slack="9"/>
<pin id="648" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_225/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_543_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="15"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_543/17 "/>
</bind>
</comp>

<comp id="655" class="1004" name="local_cout_idx_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="1"/>
<pin id="658" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="local_cout_idx_2/17 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_227_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="28" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="4" slack="0"/>
<pin id="664" dir="0" index="3" bw="6" slack="0"/>
<pin id="665" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_227/17 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_228_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="28" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228/17 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_545_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="3" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_545/17 "/>
</bind>
</comp>

<comp id="683" class="1004" name="cout_buf_0_V_9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="512" slack="0"/>
<pin id="685" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cout_buf_0_V_9/20 "/>
</bind>
</comp>

<comp id="687" class="1004" name="cout_buf_1_V_6_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="3"/>
<pin id="689" dir="0" index="1" bw="256" slack="0"/>
<pin id="690" dir="0" index="2" bw="256" slack="0"/>
<pin id="691" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_6/20 "/>
</bind>
</comp>

<comp id="694" class="1004" name="cout_buf_0_V_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="3"/>
<pin id="696" dir="0" index="1" bw="256" slack="0"/>
<pin id="697" dir="0" index="2" bw="256" slack="0"/>
<pin id="698" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_6/20 "/>
</bind>
</comp>

<comp id="701" class="1004" name="cout_buf_1_V_11_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="3"/>
<pin id="703" dir="0" index="1" bw="256" slack="1"/>
<pin id="704" dir="0" index="2" bw="256" slack="0"/>
<pin id="705" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_11/20 "/>
</bind>
</comp>

<comp id="708" class="1004" name="cout_buf_0_V_11_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="3"/>
<pin id="710" dir="0" index="1" bw="256" slack="0"/>
<pin id="711" dir="0" index="2" bw="256" slack="1"/>
<pin id="712" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_11/20 "/>
</bind>
</comp>

<comp id="715" class="1004" name="cout_buf_1_V_15_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="17"/>
<pin id="717" dir="0" index="1" bw="256" slack="0"/>
<pin id="718" dir="0" index="2" bw="256" slack="0"/>
<pin id="719" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_15/20 "/>
</bind>
</comp>

<comp id="722" class="1004" name="cout_buf_0_V_15_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="17"/>
<pin id="724" dir="0" index="1" bw="256" slack="0"/>
<pin id="725" dir="0" index="2" bw="256" slack="0"/>
<pin id="726" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_15/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Result_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="512" slack="0"/>
<pin id="731" dir="0" index="1" bw="256" slack="0"/>
<pin id="732" dir="0" index="2" bw="256" slack="0"/>
<pin id="733" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/20 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_212/22 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_218_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="1"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_218/22 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_234_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="31" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_234/22 "/>
</bind>
</comp>

<comp id="753" class="1004" name="w_7_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_7/22 "/>
</bind>
</comp>

<comp id="759" class="1004" name="h_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_7/22 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_219_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="0" index="1" bw="32" slack="2"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_219/23 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_235_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="0" index="1" bw="32" slack="2"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_235/23 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sel_tmp20_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp20/23 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_243_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="0" index="1" bw="32" slack="2"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_243/23 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_247_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="0" index="1" bw="32" slack="2"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_247/23 "/>
</bind>
</comp>

<comp id="787" class="1004" name="o_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="1"/>
<pin id="790" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_8/23 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sel_tmp24_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp24/23 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sel_tmp27_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="1"/>
<pin id="803" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp27/23 "/>
</bind>
</comp>

<comp id="806" class="1004" name="h2_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="32" slack="1"/>
<pin id="810" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h2_2/23 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_250_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="0" index="1" bw="32" slack="3"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_250/24 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="32" slack="1"/>
<pin id="822" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/24 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sel_tmp25_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="2"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp25/24 "/>
</bind>
</comp>

<comp id="832" class="1004" name="o1_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="2"/>
<pin id="836" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o1_3/24 "/>
</bind>
</comp>

<comp id="839" class="1004" name="w3_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="2"/>
<pin id="843" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w3_1/24 "/>
</bind>
</comp>

<comp id="845" class="1004" name="done4_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done4_3/24 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_213_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="7"/>
<pin id="852" dir="0" index="1" bw="32" slack="1"/>
<pin id="853" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_213/29 "/>
</bind>
</comp>

<comp id="855" class="1004" name="grp_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="0" index="1" bw="16" slack="9"/>
<pin id="858" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_214/30 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_539_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="15"/>
<pin id="861" dir="0" index="1" bw="3" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_539/37 "/>
</bind>
</comp>

<comp id="865" class="1004" name="local_cout_idx_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="1"/>
<pin id="868" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="local_cout_idx_1/37 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_216_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="28" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="4" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_216/37 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_217_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="28" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_217/37 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_541_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_541/37 "/>
</bind>
</comp>

<comp id="893" class="1004" name="cout_buf_0_V_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="512" slack="0"/>
<pin id="895" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cout_buf_0_V_3/40 "/>
</bind>
</comp>

<comp id="897" class="1004" name="cout_buf_1_V_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="3"/>
<pin id="899" dir="0" index="1" bw="256" slack="0"/>
<pin id="900" dir="0" index="2" bw="256" slack="0"/>
<pin id="901" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_5/40 "/>
</bind>
</comp>

<comp id="904" class="1004" name="cout_buf_0_V_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="3"/>
<pin id="906" dir="0" index="1" bw="256" slack="0"/>
<pin id="907" dir="0" index="2" bw="256" slack="0"/>
<pin id="908" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_4/40 "/>
</bind>
</comp>

<comp id="911" class="1004" name="cout_buf_1_V_8_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="3"/>
<pin id="913" dir="0" index="1" bw="256" slack="1"/>
<pin id="914" dir="0" index="2" bw="256" slack="0"/>
<pin id="915" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_8/40 "/>
</bind>
</comp>

<comp id="918" class="1004" name="cout_buf_0_V_7_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="3"/>
<pin id="920" dir="0" index="1" bw="256" slack="0"/>
<pin id="921" dir="0" index="2" bw="256" slack="1"/>
<pin id="922" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_7/40 "/>
</bind>
</comp>

<comp id="925" class="1004" name="cout_buf_1_V_14_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="17"/>
<pin id="927" dir="0" index="1" bw="256" slack="0"/>
<pin id="928" dir="0" index="2" bw="256" slack="0"/>
<pin id="929" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_14/40 "/>
</bind>
</comp>

<comp id="932" class="1004" name="cout_buf_0_V_14_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="17"/>
<pin id="934" dir="0" index="1" bw="256" slack="0"/>
<pin id="935" dir="0" index="2" bw="256" slack="0"/>
<pin id="936" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_14/40 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_Result_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="512" slack="0"/>
<pin id="941" dir="0" index="1" bw="256" slack="0"/>
<pin id="942" dir="0" index="2" bw="256" slack="0"/>
<pin id="943" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/40 "/>
</bind>
</comp>

<comp id="948" class="1004" name="w_6_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_6/41 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_241_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="1"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_241/41 "/>
</bind>
</comp>

<comp id="959" class="1004" name="h_6_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_6/41 "/>
</bind>
</comp>

<comp id="965" class="1004" name="w_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="0" index="2" bw="32" slack="0"/>
<pin id="969" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_1/41 "/>
</bind>
</comp>

<comp id="973" class="1004" name="grp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="2"/>
<pin id="975" dir="0" index="1" bw="32" slack="1"/>
<pin id="976" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_204/42 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_246_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="0" index="1" bw="32" slack="2"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_246/42 "/>
</bind>
</comp>

<comp id="982" class="1004" name="o_7_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="32" slack="1"/>
<pin id="985" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_7/42 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_249_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="2"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_249/42 "/>
</bind>
</comp>

<comp id="993" class="1004" name="p_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="0" index="2" bw="32" slack="0"/>
<pin id="997" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/42 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sel_tmp4_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/42 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sel_tmp5_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="0" index="2" bw="32" slack="1"/>
<pin id="1010" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/42 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="o_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="0" index="2" bw="32" slack="1"/>
<pin id="1018" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_3/42 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sel_tmp9_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="0" index="2" bw="32" slack="1"/>
<pin id="1025" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/42 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="h_2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="0" index="2" bw="32" slack="1"/>
<pin id="1032" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_2/42 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="done_3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done_3/42 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_205_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="8"/>
<pin id="1043" dir="0" index="1" bw="32" slack="1"/>
<pin id="1044" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_205/49 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="grp_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="0" index="1" bw="16" slack="10"/>
<pin id="1049" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_206/50 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_536_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="16"/>
<pin id="1052" dir="0" index="1" bw="3" slack="0"/>
<pin id="1053" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_536/57 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="local_cout_idx_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="1"/>
<pin id="1059" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="local_cout_idx/57 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_208_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="28" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="4" slack="0"/>
<pin id="1065" dir="0" index="3" bw="6" slack="0"/>
<pin id="1066" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_208/57 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_209_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="28" slack="0"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_209/57 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_538_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="0"/>
<pin id="1079" dir="0" index="2" bw="3" slack="0"/>
<pin id="1080" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_538/57 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="cout_buf_0_V_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="512" slack="0"/>
<pin id="1086" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cout_buf_0_V/60 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="cout_buf_1_V_13_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="4"/>
<pin id="1090" dir="0" index="1" bw="256" slack="0"/>
<pin id="1091" dir="0" index="2" bw="256" slack="1"/>
<pin id="1092" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_1_V_13/61 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="cout_buf_0_V_13_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="4"/>
<pin id="1096" dir="0" index="1" bw="256" slack="1"/>
<pin id="1097" dir="0" index="2" bw="256" slack="0"/>
<pin id="1098" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cout_buf_0_V_13/61 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="p_Result_s_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="512" slack="0"/>
<pin id="1102" dir="0" index="1" bw="256" slack="1"/>
<pin id="1103" dir="0" index="2" bw="256" slack="1"/>
<pin id="1104" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/62 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="LAYER_IN_W_T_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_read "/>
</bind>
</comp>

<comp id="1114" class="1005" name="LAYER_IN_H_T_read_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="2"/>
<pin id="1116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_read "/>
</bind>
</comp>

<comp id="1119" class="1005" name="LAYER_OUT_W_read_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="2"/>
<pin id="1121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_OUT_W_read "/>
</bind>
</comp>

<comp id="1125" class="1005" name="LAYER_OUT_H_read_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="2"/>
<pin id="1127" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_OUT_H_read "/>
</bind>
</comp>

<comp id="1131" class="1005" name="LAYER_OUT_NUM_T_cast_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="9"/>
<pin id="1133" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_cast "/>
</bind>
</comp>

<comp id="1138" class="1005" name="write_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="1"/>
<pin id="1140" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_532_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="2"/>
<pin id="1144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_532 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_533_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_533 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_534_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_534 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_535_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="2"/>
<pin id="1159" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_535 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_218_cast_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="3"/>
<pin id="1164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_218_cast "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_331_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_331 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_332_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_332 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_333_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_333 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_334_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="2"/>
<pin id="1185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_334 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_213_cast_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="3"/>
<pin id="1190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_213_cast "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_cast_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="2"/>
<pin id="1195" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_229_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_229 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_237_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="w_8_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_8 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="h_8_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_8 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sel_tmp28_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="17"/>
<pin id="1222" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="sel_tmp28 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_245_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_245 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="o_9_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_9 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="sel_tmp29_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp29 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="h11_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h11_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="o10_3_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o10_3 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="w12_1_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w12_1 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="done13_3_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done13_3 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_220_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_220 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_224_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_224 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_225_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="cout_burst_buf_V_add_2_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="13" slack="1"/>
<pin id="1281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cout_burst_buf_V_add_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_545_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="3"/>
<pin id="1286" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_545 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_218_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_234_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_234 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="w_7_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_7 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="h_7_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_7 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="sel_tmp20_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="17"/>
<pin id="1316" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="sel_tmp20 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_243_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="1"/>
<pin id="1322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_243 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="o_8_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_8 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="sel_tmp24_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp24 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="h2_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h2_2 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="o1_3_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o1_3 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="w3_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3_1 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="done4_3_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done4_3 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_212_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="1"/>
<pin id="1360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_212 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_213_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="1"/>
<pin id="1365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_213 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_214_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_214 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="cout_burst_buf_V_add_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="13" slack="1"/>
<pin id="1375" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cout_burst_buf_V_add_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_541_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="3"/>
<pin id="1380" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_541 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_241_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_241 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="h_6_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_6 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="w_1_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="0"/>
<pin id="1401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="o_3_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_3 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="h_2_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="done_3_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_3 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_204_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_204 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="tmp_205_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="1"/>
<pin id="1426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_205 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_206_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="cout_burst_buf_V_add_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="13" slack="1"/>
<pin id="1436" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cout_burst_buf_V_add "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_538_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="3"/>
<pin id="1442" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_538 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="cout_buf_0_V_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="256" slack="1"/>
<pin id="1448" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="cout_buf_0_V "/>
</bind>
</comp>

<comp id="1451" class="1005" name="cout_buf_1_V_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="256" slack="1"/>
<pin id="1453" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="cout_buf_1_V "/>
</bind>
</comp>

<comp id="1456" class="1005" name="cout_buf_1_V_13_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="256" slack="1"/>
<pin id="1458" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="cout_buf_1_V_13 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="cout_buf_0_V_13_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="256" slack="1"/>
<pin id="1463" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="cout_buf_0_V_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="138" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="181" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="96" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="168" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="138" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="162" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="156" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="108" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="156" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="108" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="156" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="394" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="388" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="414" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="126" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="120" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="114" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="132" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="348" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="126" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="72" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="70" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="120" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="114" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="132" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="348" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="348" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="220" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="220" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="232" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="232" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="220" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="575"><net_src comp="62" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="204" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="563" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="567" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="563" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="583" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="216" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="28" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="602" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="615"><net_src comp="204" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="609" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="204" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="28" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="598" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="62" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="228" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="653"><net_src comp="204" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="666"><net_src comp="76" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="655" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="78" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="660" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="655" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="66" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="181" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="98" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="358" pin="4"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="683" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="98" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="368" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="358" pin="4"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="683" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="368" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="720"><net_src comp="701" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="687" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="708" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="694" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="100" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="715" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="722" pin="3"/><net_sink comp="729" pin=2"/></net>

<net id="737"><net_src comp="729" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="742"><net_src comp="268" pin="4"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="268" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="280" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="62" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="280" pin="4"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="62" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="268" pin="4"/><net_sink comp="759" pin=1"/></net>

<net id="777"><net_src comp="765" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="791"><net_src comp="62" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="252" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="779" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="783" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="28" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="779" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="799" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="264" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="28" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="830"><net_src comp="818" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="252" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="825" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="252" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="28" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="814" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="276" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="863"><net_src comp="252" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="66" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="876"><net_src comp="76" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="865" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="78" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="72" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="883"><net_src comp="870" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="890"><net_src comp="82" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="865" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="66" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="896"><net_src comp="181" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="98" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="358" pin="4"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="893" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="910"><net_src comp="98" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="916"><net_src comp="368" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="358" pin="4"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="893" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="924"><net_src comp="368" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="911" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="931"><net_src comp="897" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="937"><net_src comp="918" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="904" pin="3"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="100" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="925" pin="3"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="932" pin="3"/><net_sink comp="939" pin=2"/></net>

<net id="947"><net_src comp="939" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="952"><net_src comp="62" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="328" pin="4"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="62" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="316" pin="4"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="954" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="28" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="948" pin="2"/><net_sink comp="965" pin=2"/></net>

<net id="977"><net_src comp="312" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="986"><net_src comp="62" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="300" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="982" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="998"><net_src comp="988" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="28" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="982" pin="2"/><net_sink comp="993" pin=2"/></net>

<net id="1005"><net_src comp="978" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="993" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="300" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1019"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=1"/></net>

<net id="1020"><net_src comp="300" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="1001" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="28" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1033"><net_src comp="1021" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1034"><net_src comp="312" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="1039"><net_src comp="1001" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="988" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="324" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1054"><net_src comp="300" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="66" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1067"><net_src comp="76" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="78" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1070"><net_src comp="72" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1074"><net_src comp="1061" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1081"><net_src comp="82" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1056" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="66" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1087"><net_src comp="181" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="168" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1099"><net_src comp="168" pin="2"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="100" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="3"/><net_sink comp="181" pin=4"/></net>

<net id="1110"><net_src comp="126" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1117"><net_src comp="132" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1122"><net_src comp="144" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1128"><net_src comp="150" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1134"><net_src comp="372" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1141"><net_src comp="422" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="430" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1150"><net_src comp="436" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1155"><net_src comp="442" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1160"><net_src comp="448" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1165"><net_src comp="454" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1170"><net_src comp="468" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1176"><net_src comp="482" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1181"><net_src comp="496" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1186"><net_src comp="510" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1191"><net_src comp="514" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1196"><net_src comp="518" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1201"><net_src comp="527" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1206"><net_src comp="532" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1211"><net_src comp="537" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1217"><net_src comp="543" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1223"><net_src comp="557" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1229"><net_src comp="563" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1235"><net_src comp="571" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1241"><net_src comp="577" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1247"><net_src comp="590" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1252"><net_src comp="616" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1257"><net_src comp="623" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1262"><net_src comp="629" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1267"><net_src comp="522" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1272"><net_src comp="639" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1277"><net_src comp="645" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1282"><net_src comp="174" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1287"><net_src comp="675" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1290"><net_src comp="1284" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1291"><net_src comp="1284" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1295"><net_src comp="743" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1300"><net_src comp="748" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1305"><net_src comp="753" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="1311"><net_src comp="759" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1317"><net_src comp="773" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1323"><net_src comp="779" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1329"><net_src comp="787" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="1335"><net_src comp="793" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1341"><net_src comp="806" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1346"><net_src comp="832" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1351"><net_src comp="839" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1356"><net_src comp="845" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1361"><net_src comp="738" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1366"><net_src comp="850" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1371"><net_src comp="855" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1376"><net_src comp="186" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1381"><net_src comp="885" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1385"><net_src comp="1378" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1389"><net_src comp="954" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1392"><net_src comp="1386" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1396"><net_src comp="959" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1021" pin=2"/></net>

<net id="1402"><net_src comp="965" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1407"><net_src comp="1014" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1412"><net_src comp="1028" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1417"><net_src comp="1035" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1422"><net_src comp="973" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1427"><net_src comp="1041" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1432"><net_src comp="1046" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1437"><net_src comp="193" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="1443"><net_src comp="1076" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1449"><net_src comp="1084" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1454"><net_src comp="358" pin="4"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1088" pin=2"/></net>

<net id="1459"><net_src comp="1088" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1464"><net_src comp="1094" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cout_burst_buf_V | {20 40 62 }
	Port: fifo_cout_V_V | {}
 - Input state : 
	Port: cout_write_fifo_read : cout_burst_buf_V | {18 19 20 38 39 40 58 59 60 }
	Port: cout_write_fifo_read : fifo_cout_V_V | {19 39 61 }
	Port: cout_write_fifo_read : en | {1 }
	Port: cout_write_fifo_read : up_sample | {1 }
	Port: cout_write_fifo_read : LAYER_OUT_H | {1 }
	Port: cout_write_fifo_read : LAYER_OUT_W | {1 }
	Port: cout_write_fifo_read : LAYER_OUT_NUM_T | {1 }
	Port: cout_write_fifo_read : LAYER_IN_H_T | {1 }
	Port: cout_write_fifo_read : LAYER_IN_W_T | {1 }
	Port: cout_write_fifo_read : in_h_iter | {1 }
	Port: cout_write_fifo_read : in_w_iter | {1 }
	Port: cout_write_fifo_read : POOL_ODD | {1 }
  - Chain level:
	State 1
		StgValue_84 : 1
		tmp_218_cast : 1
		tmp_331 : 1
		tmp_332 : 1
		tmp_333 : 1
		tmp_334 : 1
		tmp_213_cast : 1
		tmp_cast : 1
	State 2
		StgValue_110 : 1
		tmp_220 : 1
		tmp_229 : 1
		tmp_237 : 1
		w_8 : 1
		h_8 : 1
	State 3
		sel_tmp28 : 1
		sel_tmp29 : 1
		sel_tmp31 : 1
		h11_2 : 2
	State 4
		p_3 : 1
		sel_tmp30 : 2
		o10_3 : 3
		done13_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_227 : 1
		tmp_228 : 2
		cout_burst_buf_V_add_2 : 3
		tmp_545 : 1
	State 18
	State 19
	State 20
		cout_buf_0_V_9 : 1
		cout_buf_1_V_2 : 1
		cout_buf_1_V_6 : 2
		cout_buf_0_V_6 : 2
		cout_buf_1_V_11 : 2
		cout_buf_0_V_11 : 2
		cout_buf_1_V_15 : 3
		cout_buf_0_V_15 : 3
		p_Result_2 : 4
		StgValue_167 : 5
		empty_56 : 1
	State 21
	State 22
		StgValue_178 : 1
		tmp_212 : 1
		tmp_218 : 1
		tmp_234 : 1
		w_7 : 1
		h_7 : 1
	State 23
		sel_tmp20 : 1
		sel_tmp24 : 1
		sel_tmp27 : 1
		h2_2 : 2
	State 24
		p_2 : 1
		sel_tmp25 : 2
		o1_3 : 3
		done4_3 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		tmp_216 : 1
		tmp_217 : 2
		cout_burst_buf_V_add_1 : 3
		tmp_541 : 1
	State 38
	State 39
	State 40
		cout_buf_0_V_3 : 1
		cout_buf_1_V_1 : 1
		cout_buf_1_V_5 : 2
		cout_buf_0_V_4 : 2
		cout_buf_1_V_8 : 2
		cout_buf_0_V_7 : 2
		cout_buf_1_V_14 : 3
		cout_buf_0_V_14 : 3
		p_Result_1 : 4
		StgValue_234 : 5
		empty_55 : 1
	State 41
		StgValue_241 : 1
		w_6 : 1
		tmp_241 : 2
		h_6 : 1
		w_1 : 3
	State 42
		tmp_249 : 1
		p_1 : 2
		sel_tmp4 : 1
		sel_tmp5 : 3
		o_3 : 4
		sel_tmp9 : 1
		h_2 : 2
		done_3 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		tmp_208 : 1
		tmp_209 : 2
		cout_burst_buf_V_add : 3
		tmp_538 : 1
	State 58
	State 59
	State 60
		cout_buf_0_V : 1
		cout_buf_1_V : 1
	State 61
	State 62
		StgValue_288 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            p_s_fu_394            |    0    |    0    |    2    |
|          |         sel_tmp26_fu_414         |    0    |    0    |    2    |
|          |          write_2_fu_422          |    0    |    0    |    2    |
|          |         sel_tmp31_fu_583         |    0    |    0    |    32   |
|          |           h11_2_fu_590           |    0    |    0    |    32   |
|          |            p_3_fu_602            |    0    |    0    |    32   |
|          |         sel_tmp30_fu_609         |    0    |    0    |    32   |
|          |           o10_3_fu_616           |    0    |    0    |    32   |
|          |           w12_1_fu_623           |    0    |    0    |    32   |
|          |       cout_buf_1_V_6_fu_687      |    0    |    0    |   256   |
|          |       cout_buf_0_V_6_fu_694      |    0    |    0    |   256   |
|          |      cout_buf_1_V_11_fu_701      |    0    |    0    |   256   |
|          |      cout_buf_0_V_11_fu_708      |    0    |    0    |   256   |
|          |      cout_buf_1_V_15_fu_715      |    0    |    0    |   256   |
|          |      cout_buf_0_V_15_fu_722      |    0    |    0    |   256   |
|          |         sel_tmp27_fu_799         |    0    |    0    |    32   |
|          |            h2_2_fu_806           |    0    |    0    |    32   |
|  select  |            p_2_fu_818            |    0    |    0    |    32   |
|          |         sel_tmp25_fu_825         |    0    |    0    |    32   |
|          |            o1_3_fu_832           |    0    |    0    |    32   |
|          |            w3_1_fu_839           |    0    |    0    |    32   |
|          |       cout_buf_1_V_5_fu_897      |    0    |    0    |   256   |
|          |       cout_buf_0_V_4_fu_904      |    0    |    0    |   256   |
|          |       cout_buf_1_V_8_fu_911      |    0    |    0    |   256   |
|          |       cout_buf_0_V_7_fu_918      |    0    |    0    |   256   |
|          |      cout_buf_1_V_14_fu_925      |    0    |    0    |   256   |
|          |      cout_buf_0_V_14_fu_932      |    0    |    0    |   256   |
|          |            w_1_fu_965            |    0    |    0    |    32   |
|          |            p_1_fu_993            |    0    |    0    |    32   |
|          |         sel_tmp5_fu_1006         |    0    |    0    |    32   |
|          |            o_3_fu_1014           |    0    |    0    |    32   |
|          |         sel_tmp9_fu_1021         |    0    |    0    |    32   |
|          |            h_2_fu_1028           |    0    |    0    |    32   |
|          |      cout_buf_1_V_13_fu_1088     |    0    |    0    |   256   |
|          |      cout_buf_0_V_13_fu_1094     |    0    |    0    |   256   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_522            |    3    |   247   |    19   |
|          |            grp_fu_645            |    2    |   247   |    19   |
|    mul   |            grp_fu_738            |    3    |   247   |    19   |
|          |            grp_fu_855            |    2    |   247   |    19   |
|          |            grp_fu_973            |    3    |   247   |    19   |
|          |            grp_fu_1046           |    2    |   247   |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_229_fu_527          |    0    |    0    |    39   |
|          |          tmp_237_fu_532          |    0    |    0    |    39   |
|          |            w_8_fu_537            |    0    |    0    |    39   |
|          |            h_8_fu_543            |    0    |    0    |    39   |
|          |            o_9_fu_571            |    0    |    0    |    39   |
|          |          tmp_224_fu_639          |    0    |    0    |    39   |
|          |      local_cout_idx_2_fu_655     |    0    |    0    |    39   |
|          |          tmp_218_fu_743          |    0    |    0    |    39   |
|          |          tmp_234_fu_748          |    0    |    0    |    39   |
|    add   |            w_7_fu_753            |    0    |    0    |    39   |
|          |            h_7_fu_759            |    0    |    0    |    39   |
|          |            o_8_fu_787            |    0    |    0    |    39   |
|          |          tmp_213_fu_850          |    0    |    0    |    39   |
|          |      local_cout_idx_1_fu_865     |    0    |    0    |    39   |
|          |            w_6_fu_948            |    0    |    0    |    39   |
|          |            h_6_fu_959            |    0    |    0    |    39   |
|          |            o_7_fu_982            |    0    |    0    |    39   |
|          |          tmp_205_fu_1041         |    0    |    0    |    39   |
|          |      local_cout_idx_fu_1056      |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_230_fu_549          |    0    |    0    |    18   |
|          |          tmp_238_fu_553          |    0    |    0    |    18   |
|          |          tmp_245_fu_563          |    0    |    0    |    18   |
|          |          tmp_248_fu_567          |    0    |    0    |    18   |
|          |          tmp_251_fu_598          |    0    |    0    |    18   |
|          |          tmp_219_fu_765          |    0    |    0    |    18   |
|   icmp   |          tmp_235_fu_769          |    0    |    0    |    18   |
|          |          tmp_243_fu_779          |    0    |    0    |    18   |
|          |          tmp_247_fu_783          |    0    |    0    |    18   |
|          |          tmp_250_fu_814          |    0    |    0    |    18   |
|          |          tmp_241_fu_954          |    0    |    0    |    18   |
|          |          tmp_246_fu_978          |    0    |    0    |    18   |
|          |          tmp_249_fu_988          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp_fu_408          |    0    |    0    |    2    |
|          |         sel_tmp28_fu_557         |    0    |    0    |    2    |
|          |         sel_tmp29_fu_577         |    0    |    0    |    2    |
|          |          done13_3_fu_629         |    0    |    0    |    2    |
|    and   |         sel_tmp20_fu_773         |    0    |    0    |    2    |
|          |         sel_tmp24_fu_793         |    0    |    0    |    2    |
|          |          done4_3_fu_845          |    0    |    0    |    2    |
|          |         sel_tmp4_fu_1001         |    0    |    0    |    2    |
|          |          done_3_fu_1035          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          brmerge_fu_376          |    0    |    0    |    2    |
|          |          brmerge1_fu_388         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |        brmerge_not_fu_382        |    0    |    0    |    2    |
|          |        POOL_ODD_not_fu_402       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     POOL_ODD_read_read_fu_108    |    0    |    0    |    0    |
|          |    in_w_iter_read_read_fu_114    |    0    |    0    |    0    |
|          |    in_h_iter_read_read_fu_120    |    0    |    0    |    0    |
|          |   LAYER_IN_W_T_read_read_fu_126  |    0    |    0    |    0    |
|          |   LAYER_IN_H_T_read_read_fu_132  |    0    |    0    |    0    |
|   read   | LAYER_OUT_NUM_T_read_read_fu_138 |    0    |    0    |    0    |
|          |   LAYER_OUT_W_read_read_fu_144   |    0    |    0    |    0    |
|          |   LAYER_OUT_H_read_read_fu_150   |    0    |    0    |    0    |
|          |    up_sample_read_read_fu_156    |    0    |    0    |    0    |
|          |        en_read_read_fu_162       |    0    |    0    |    0    |
|          |          grp_read_fu_168         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_348            |    0    |    0    |    0    |
|          |            grp_fu_358            |    0    |    0    |    0    |
|          |           tmp_s_fu_458           |    0    |    0    |    0    |
|          |          tmp_195_fu_472          |    0    |    0    |    0    |
|partselect|          tmp_196_fu_486          |    0    |    0    |    0    |
|          |          tmp_197_fu_500          |    0    |    0    |    0    |
|          |          tmp_227_fu_660          |    0    |    0    |    0    |
|          |          tmp_216_fu_870          |    0    |    0    |    0    |
|          |          tmp_208_fu_1061         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    LAYER_OUT_NUM_T_cast_fu_372   |    0    |    0    |    0    |
|          |        tmp_218_cast_fu_454       |    0    |    0    |    0    |
|          |          tmp_331_fu_468          |    0    |    0    |    0    |
|          |          tmp_332_fu_482          |    0    |    0    |    0    |
|          |          tmp_333_fu_496          |    0    |    0    |    0    |
|   zext   |          tmp_334_fu_510          |    0    |    0    |    0    |
|          |        tmp_213_cast_fu_514       |    0    |    0    |    0    |
|          |          tmp_cast_fu_518         |    0    |    0    |    0    |
|          |          tmp_228_fu_670          |    0    |    0    |    0    |
|          |          tmp_217_fu_880          |    0    |    0    |    0    |
|          |          tmp_209_fu_1071         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_532_fu_430          |    0    |    0    |    0    |
|          |          tmp_533_fu_436          |    0    |    0    |    0    |
|          |          tmp_534_fu_442          |    0    |    0    |    0    |
|    shl   |          tmp_535_fu_448          |    0    |    0    |    0    |
|          |          tmp_542_fu_634          |    0    |    0    |    0    |
|          |          tmp_543_fu_649          |    0    |    0    |    0    |
|          |          tmp_539_fu_859          |    0    |    0    |    0    |
|          |          tmp_536_fu_1050         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_545_fu_675          |    0    |    0    |    0    |
| bitselect|          tmp_541_fu_885          |    0    |    0    |    0    |
|          |          tmp_538_fu_1076         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       cout_buf_0_V_9_fu_683      |    0    |    0    |    0    |
|   trunc  |       cout_buf_0_V_3_fu_893      |    0    |    0    |    0    |
|          |       cout_buf_0_V_fu_1084       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_2_fu_729        |    0    |    0    |    0    |
|bitconcatenate|         p_Result_1_fu_939        |    0    |    0    |    0    |
|          |        p_Result_s_fu_1100        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    15   |   1482  |   5281  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   LAYER_IN_H_T_read_reg_1114  |   32   |
|   LAYER_IN_W_T_read_reg_1107  |   32   |
|   LAYER_OUT_H_read_reg_1125   |   32   |
| LAYER_OUT_NUM_T_cast_reg_1131 |   32   |
|   LAYER_OUT_W_read_reg_1119   |   32   |
|    cout_buf_0_V_13_reg_1461   |   256  |
|     cout_buf_0_V_reg_1446     |   256  |
|    cout_buf_1_V_13_reg_1456   |   256  |
|     cout_buf_1_V_reg_1451     |   256  |
|cout_burst_buf_V_add_1_reg_1373|   13   |
|cout_burst_buf_V_add_2_reg_1279|   13   |
| cout_burst_buf_V_add_reg_1434 |   13   |
|       done13_3_reg_1259       |    1   |
|         done1_reg_240         |    1   |
|        done4_3_reg_1353       |    1   |
|         done4_reg_288         |    1   |
|        done_3_reg_1414        |    1   |
|          done_reg_336         |    1   |
|         h11_2_reg_1244        |   32   |
|         h2_2_reg_1338         |   32   |
|           h2_reg_264          |   32   |
|           h7_reg_216          |   32   |
|          h_2_reg_1409         |   32   |
|          h_6_reg_1393         |   32   |
|          h_7_reg_1308         |   32   |
|          h_8_reg_1214         |   32   |
|           h_reg_312           |   32   |
|         o10_3_reg_1249        |   32   |
|         o1_3_reg_1343         |   32   |
|           o1_reg_252          |   32   |
|           o7_reg_204          |   32   |
|          o_3_reg_1404         |   32   |
|          o_8_reg_1326         |   32   |
|          o_9_reg_1232         |   32   |
|           o_reg_300           |   32   |
|            reg_368            |   256  |
|       sel_tmp20_reg_1314      |    1   |
|       sel_tmp24_reg_1332      |    1   |
|       sel_tmp28_reg_1220      |    1   |
|       sel_tmp29_reg_1238      |    1   |
|        tmp_204_reg_1419       |   32   |
|        tmp_205_reg_1424       |   32   |
|        tmp_206_reg_1429       |   32   |
|        tmp_212_reg_1358       |   32   |
|     tmp_213_cast_reg_1188     |   32   |
|        tmp_213_reg_1363       |   32   |
|        tmp_214_reg_1368       |   32   |
|     tmp_218_cast_reg_1162     |   32   |
|        tmp_218_reg_1292       |   32   |
|        tmp_220_reg_1264       |   32   |
|        tmp_224_reg_1269       |   32   |
|        tmp_225_reg_1274       |   32   |
|        tmp_229_reg_1198       |   32   |
|        tmp_234_reg_1297       |   32   |
|        tmp_237_reg_1203       |   32   |
|        tmp_241_reg_1386       |    1   |
|        tmp_243_reg_1320       |    1   |
|        tmp_245_reg_1226       |    1   |
|        tmp_331_reg_1167       |   32   |
|        tmp_332_reg_1173       |   32   |
|        tmp_333_reg_1178       |   32   |
|        tmp_334_reg_1183       |   32   |
|        tmp_532_reg_1142       |   32   |
|        tmp_533_reg_1147       |   32   |
|        tmp_534_reg_1152       |   32   |
|        tmp_535_reg_1157       |   32   |
|        tmp_538_reg_1440       |    1   |
|        tmp_541_reg_1378       |    1   |
|        tmp_545_reg_1284       |    1   |
|       tmp_cast_reg_1193       |   32   |
|         w12_1_reg_1254        |   32   |
|         w3_1_reg_1348         |   32   |
|           w3_reg_276          |   32   |
|           w7_reg_228          |   32   |
|          w_1_reg_1399         |   32   |
|          w_7_reg_1302         |   32   |
|          w_8_reg_1208         |   32   |
|           w_reg_324           |   32   |
|        write_2_reg_1138       |    2   |
+-------------------------------+--------+
|             Total             |  3065  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_181 |  p0  |   3  |  13  |   39   ||    15   |
| grp_access_fu_181 |  p1  |   2  |  512 |  1024  ||    9    |
|     o7_reg_204    |  p0  |   2  |  32  |   64   ||    9    |
|     h7_reg_216    |  p0  |   2  |  32  |   64   ||    9    |
|     w7_reg_228    |  p0  |   2  |  32  |   64   ||    9    |
|   done1_reg_240   |  p0  |   2  |   1  |    2   ||    9    |
|     o1_reg_252    |  p0  |   2  |  32  |   64   ||    9    |
|     h2_reg_264    |  p0  |   2  |  32  |   64   ||    9    |
|     w3_reg_276    |  p0  |   2  |  32  |   64   ||    9    |
|   done4_reg_288   |  p0  |   2  |   1  |    2   ||    9    |
|     o_reg_300     |  p0  |   2  |  32  |   64   ||    9    |
|     h_reg_312     |  p0  |   2  |  32  |   64   ||    9    |
|     w_reg_324     |  p0  |   2  |  32  |   64   ||    9    |
|    done_reg_336   |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1645  || 11.9765 ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1482  |  5281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   132  |
|  Register |    -   |    -   |  3065  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   11   |  4547  |  5413  |
+-----------+--------+--------+--------+--------+
