library ieee;
    use ieee.std_logic_1164.all;
entity dummy is
    port( a,b : in std_logic_vector(3 downto 0);
         sum: out std_logic_vector(3 downto 0);
         clear: in std_logic;
         carry: out std_logic);
     end dummy;
     architecture behave of dummy is 
      signal cin: std_logic;
      signal c: std_logic_vector(3 downto 0);
      begin
      process(a,b,cin, clear)
      begin
       --   
  --        if clear = '1' then
  --            cin <= '0';
  --            else
          for i in 0 to 3 loop
          sum(i) <= ((a(i) xor b(i)) xor cin);
          c(i) <= ((a(i) and b(i)) or (a(i) and cin) or (cin and a(i)));
          cin <= c(i);
      end loop;
  end if;
      carry <= cin;
  end process;
      end behave;
