Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov  4 14:56:09 2021
| Host         : uzahid-3542 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file game_wrapper_timing_summary_routed.rpt -pb game_wrapper_timing_summary_routed.pb -rpx game_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : game_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: game_i/game_top_0/inst/clk_count_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.630        0.000                      0                   51        0.190        0.000                      0                   51        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_in1_0                    {0.000 5.000}      10.000          100.000         
  clk_out1_game_clk_wiz_0_0  {0.000 5.991}      11.982          83.456          
  clkfbout_game_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_game_clk_wiz_0_0        7.630        0.000                      0                   51        0.190        0.000                      0                   51        5.491        0.000                       0                    43  
  clkfbout_game_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_game_clk_wiz_0_0
  To Clock:  clk_out1_game_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.954ns  (logic 0.845ns (21.371%)  route 3.109ns (78.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          1.105     9.041    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.954ns  (logic 0.845ns (21.371%)  route 3.109ns (78.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          1.105     9.041    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.954ns  (logic 0.845ns (21.371%)  route 3.109ns (78.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          1.105     9.041    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.813ns  (logic 0.845ns (22.160%)  route 2.968ns (77.840%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.964     8.901    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X37Y85         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.716ns  (logic 0.733ns (19.726%)  route 2.983ns (80.274%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 5.086 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.635     5.086    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.459     5.545 r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/Q
                         net (fo=25, routed)          1.851     7.396    game_i/game_top_0/inst/vga_controller/vcount_reg_n_0_[6]
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.124     7.520 f  game_i/game_top_0/inst/vga_controller/vcount[7]_i_2/O
                         net (fo=3, routed)           0.750     8.270    game_i/game_top_0/inst/vga_controller/vcount[7]_i_2_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.420 r  game_i/game_top_0/inst/vga_controller/vcount[2]_i_1/O
                         net (fo=1, routed)           0.382     8.802    game_i/game_top_0/inst/vga_controller/vcount[2]_i_1_n_0
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    17.044    
                         clock uncertainty           -0.154    16.890    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)       -0.280    16.610    game_i/game_top_0/inst/vga_controller/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  7.808    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.693ns  (logic 0.845ns (22.880%)  route 2.848ns (77.120%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.844     8.781    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X36Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X36Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X36Y85         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.928ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.656ns  (logic 0.845ns (23.113%)  route 2.811ns (76.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.807     8.743    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X35Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X35Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.202    16.671    game_i/game_top_0/inst/vga_controller/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  7.928    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.645ns  (logic 0.845ns (23.180%)  route 2.800ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.797     8.733    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.164    16.709    game_i/game_top_0/inst/vga_controller/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         16.709    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.645ns  (logic 0.845ns (23.180%)  route 2.800ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.797     8.733    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.164    16.709    game_i/game_top_0/inst/vga_controller/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         16.709    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_game_clk_wiz_0_0 fall@17.974ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        3.645ns  (logic 0.845ns (23.180%)  route 2.800ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 16.467 - 17.974 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 5.087 - 5.991 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.473 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.706    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     1.636 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     3.355    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.451 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.636     5.087    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.422     5.509 r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/Q
                         net (fo=15, routed)          0.916     6.426    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[1]
    SLICE_X31Y86         LUT4 (Prop_lut4_I1_O)        0.299     6.725 r  game_i/game_top_0/inst/vga_controller/hcount[8]_i_2/O
                         net (fo=5, routed)           1.088     7.812    game_i/game_top_0/inst/vga_controller/hcount[8]_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.936 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_1/O
                         net (fo=11, routed)          0.797     8.733    game_i/game_top_0/inst/vga_controller/vcount
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                     17.974    17.974 f  
    E3                                                0.000    17.974 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    17.974    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    19.385 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.547    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.223 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    14.862    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.953 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.514    16.467    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.559    17.027    
                         clock uncertainty           -0.154    16.873    
    SLICE_X38Y87         FDRE (Setup_fdre_C_CE)      -0.164    16.709    game_i/game_top_0/inst/vga_controller/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         16.709    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  7.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/vga_controller/vcount_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.466%)  route 0.110ns (36.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 5.154 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.393 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.566     5.393    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X36Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.146     5.539 r  game_i/game_top_0/inst/vga_controller/vcount_reg[4]/Q
                         net (fo=15, routed)          0.110     5.649    game_i/game_top_0/inst/vga_controller/vcount_reg_n_0_[4]
    SLICE_X37Y85         LUT6 (Prop_lut6_I2_O)        0.045     5.694 r  game_i/game_top_0/inst/vga_controller/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     5.694    game_i/game_top_0/inst/vga_controller/vcount[6]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.836     5.154    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.252     5.406    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.098     5.504    game_i/game_top_0/inst/vga_controller/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.504    
                         arrival time                           5.694    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.383ns  (logic 0.191ns (49.855%)  route 0.192ns (50.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 5.153 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.393 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.566     5.393    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X37Y85         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.146     5.539 r  game_i/game_top_0/inst/vga_controller/vcount_reg[6]/Q
                         net (fo=25, routed)          0.192     5.731    game_i/game_top_0/inst/vga_controller/vcount_reg_n_0_[6]
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.045     5.776 r  game_i/game_top_0/inst/vga_controller/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     5.776    game_i/game_top_0/inst/vga_controller/vcount[9]_i_2_n_0
    SLICE_X38Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.835     5.153    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.275     5.428    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.124     5.552    game_i/game_top_0/inst/vga_controller/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/vga_controller/vcount_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/vcount_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.033%)  route 0.180ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 5.154 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 5.391 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.564     5.391    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.167     5.558 f  game_i/game_top_0/inst/vga_controller/vcount_reg[9]/Q
                         net (fo=14, routed)          0.180     5.738    game_i/game_top_0/inst/vga_controller/vcount_reg_n_0_[9]
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.045     5.783 r  game_i/game_top_0/inst/vga_controller/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     5.783    game_i/game_top_0/inst/vga_controller/vcount[8]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.836     5.154    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X38Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/vcount_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.253     5.407    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.125     5.532    game_i/game_top_0/inst/vga_controller/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.532    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/hcount_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.379ns  (logic 0.188ns (49.542%)  route 0.191ns (50.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.155 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.394 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.567     5.394    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.146     5.540 r  game_i/game_top_0/inst/vga_controller/hcount_reg[0]/Q
                         net (fo=15, routed)          0.191     5.731    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[0]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.042     5.773 r  game_i/game_top_0/inst/vga_controller/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     5.773    game_i/game_top_0/inst/vga_controller/hcount[1]
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.837     5.155    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y86         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239     5.394    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.114     5.508    game_i/game_top_0/inst/vga_controller/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/clk_count_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/clk_count_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 5.158 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 5.396 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.569     5.396    game_i/game_top_0/inst/clk
    SLICE_X32Y88         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.146     5.542 r  game_i/game_top_0/inst/clk_count_reg[18]/Q
                         net (fo=1, routed)           0.121     5.663    game_i/game_top_0/inst/clk_count_reg_n_0_[18]
    SLICE_X32Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.774 r  game_i/game_top_0/inst/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.774    game_i/game_top_0/inst/clk_count_reg[16]_i_1_n_5
    SLICE_X32Y88         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.840     5.158    game_i/game_top_0/inst/clk
    SLICE_X32Y88         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.238     5.396    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.112     5.508    game_i/game_top_0/inst/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/clk_count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/clk_count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 5.154 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.394 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.567     5.394    game_i/game_top_0/inst/clk
    SLICE_X32Y84         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.146     5.540 r  game_i/game_top_0/inst/clk_count_reg[2]/Q
                         net (fo=1, routed)           0.121     5.661    game_i/game_top_0/inst/clk_count_reg_n_0_[2]
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.772 r  game_i/game_top_0/inst/clk_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.772    game_i/game_top_0/inst/clk_count_reg[0]_i_1_n_5
    SLICE_X32Y84         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.836     5.154    game_i/game_top_0/inst/clk
    SLICE_X32Y84         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240     5.394    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.112     5.506    game_i/game_top_0/inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/clk_count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/clk_count_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.155 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.394 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.567     5.394    game_i/game_top_0/inst/clk
    SLICE_X32Y86         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     5.540 r  game_i/game_top_0/inst/clk_count_reg[10]/Q
                         net (fo=1, routed)           0.121     5.661    game_i/game_top_0/inst/clk_count_reg_n_0_[10]
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.772 r  game_i/game_top_0/inst/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.772    game_i/game_top_0/inst/clk_count_reg[8]_i_1_n_5
    SLICE_X32Y86         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.837     5.155    game_i/game_top_0/inst/clk
    SLICE_X32Y86         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.239     5.394    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.112     5.506    game_i/game_top_0/inst/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/clk_count_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/clk_count_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 5.156 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 5.395 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.568     5.395    game_i/game_top_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146     5.541 r  game_i/game_top_0/inst/clk_count_reg[14]/Q
                         net (fo=1, routed)           0.121     5.662    game_i/game_top_0/inst/clk_count_reg_n_0_[14]
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.773 r  game_i/game_top_0/inst/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.773    game_i/game_top_0/inst/clk_count_reg[12]_i_1_n_5
    SLICE_X32Y87         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.838     5.156    game_i/game_top_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.239     5.395    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.112     5.507    game_i/game_top_0/inst/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.507    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/clk_count_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/clk_count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.155 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.394 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.567     5.394    game_i/game_top_0/inst/clk
    SLICE_X32Y85         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.146     5.540 r  game_i/game_top_0/inst/clk_count_reg[6]/Q
                         net (fo=1, routed)           0.121     5.661    game_i/game_top_0/inst/clk_count_reg_n_0_[6]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     5.772 r  game_i/game_top_0/inst/clk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.772    game_i/game_top_0/inst/clk_count_reg[4]_i_1_n_5
    SLICE_X32Y85         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.837     5.155    game_i/game_top_0/inst/clk
    SLICE_X32Y85         FDRE                                         r  game_i/game_top_0/inst/clk_count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.239     5.394    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.112     5.506    game_i/game_top_0/inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 game_i/game_top_0/inst/vga_controller/hcount_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            game_i/game_top_0/inst/vga_controller/hcount_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_game_clk_wiz_0_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_game_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_game_clk_wiz_0_0 fall@5.991ns - clk_out1_game_clk_wiz_0_0 fall@5.991ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 5.156 - 5.991 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 5.395 - 5.991 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.241 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.681    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     4.302 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     4.801    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.827 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.568     5.395    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.146     5.541 r  game_i/game_top_0/inst/vga_controller/hcount_reg[9]/Q
                         net (fo=24, routed)          0.180     5.721    game_i/game_top_0/inst/vga_controller/hcount_reg_n_0_[9]
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.045     5.766 r  game_i/game_top_0/inst/vga_controller/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     5.766    game_i/game_top_0/inst/vga_controller/hcount[9]
    SLICE_X31Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_game_clk_wiz_0_0 fall edge)
                                                      5.991     5.991 f  
    E3                                                0.000     5.991 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.991    game_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.429 f  game_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     6.909    game_i/clk_wiz_0/inst/clk_in1_game_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     3.746 f  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.289    game_i/clk_wiz_0/inst/clk_out1_game_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     4.318 f  game_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.838     5.156    game_i/game_top_0/inst/vga_controller/clk
    SLICE_X31Y87         FDRE                                         r  game_i/game_top_0/inst/vga_controller/hcount_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.239     5.395    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.098     5.493    game_i/game_top_0/inst/vga_controller/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           5.766    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_game_clk_wiz_0_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.982      9.827      BUFGCTRL_X0Y16   game_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.982      10.733     MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X32Y91     game_i/game_top_0/inst/vga_controller/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X30Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.982      10.982     SLICE_X32Y90     game_i/game_top_0/inst/vga_controller/hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X30Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X30Y89     game_i/game_top_0/inst/vga_controller/hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y86     game_i/game_top_0/inst/vga_controller/hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y87     game_i/game_top_0/inst/vga_controller/hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y86     game_i/game_top_0/inst/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y91     game_i/game_top_0/inst/vga_controller/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y90     game_i/game_top_0/inst/vga_controller/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X30Y89     game_i/game_top_0/inst/vga_controller/hcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y91     game_i/game_top_0/inst/vga_controller/hcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X33Y88     game_i/game_top_0/inst/vga_controller/hcount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y90     game_i/game_top_0/inst/vga_controller/hcount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X30Y89     game_i/game_top_0/inst/vga_controller/hcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X31Y87     game_i/game_top_0/inst/vga_controller/hcount_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X32Y87     game_i/game_top_0/inst/clk_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_game_clk_wiz_0_0
  To Clock:  clkfbout_game_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_game_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   game_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  game_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



