Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  8 23:09:34 2025
| Host         : LAPTOP-T4A93B1T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             291 |          145 |
| No           | No                    | Yes                    |              48 |           21 |
| No           | Yes                   | No                     |              82 |           30 |
| Yes          | No                    | No                     |              54 |           15 |
| Yes          | No                    | Yes                    |             135 |           38 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |     Enable Signal    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------+------------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG   |                      |                                          |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG |                      | radar_display_inst/red0                  |                2 |              3 |         1.50 |
|  clk25_reg_n_0_BUFG | vga_ctrl/p_0_in      | vga_ctrl/v_count[9]_i_1_n_0              |                1 |              3 |         3.00 |
|  clk25_reg_n_0_BUFG |                      | radar_display_inst/digits_d13[6]_i_1_n_0 |                5 |              6 |         1.20 |
|  clk25_reg_n_0_BUFG | vga_ctrl/p_0_in      |                                          |                3 |              6 |         2.00 |
|  clk25_reg_n_0_BUFG | fsm_3/distance_val   | led_ext_OBUF                             |                3 |              7 |         2.33 |
|  clk25_reg_n_0_BUFG | fsm_2/distance_val   | led_ext_OBUF                             |                4 |              7 |         1.75 |
|  clk25_reg_n_0_BUFG | fsm_1/distance_val   | led_ext_OBUF                             |                3 |              7 |         2.33 |
|  clk25_reg_n_0_BUFG |                      | vga_ctrl/p_0_in                          |                3 |             10 |         3.33 |
|  clk25_reg_n_0_BUFG | fsm_3/echo_cnt       | led_ext_OBUF                             |                4 |             16 |         4.00 |
|  clk25_reg_n_0_BUFG | fsm_1/done_sig_reg_0 |                                          |                4 |             16 |         4.00 |
|  clk25_reg_n_0_BUFG | fsm_1/echo_cnt       | led_ext_OBUF                             |                3 |             16 |         5.33 |
|  clk25_reg_n_0_BUFG | fsm_1/E[0]           |                                          |                4 |             16 |         4.00 |
|  clk25_reg_n_0_BUFG | fsm_2/echo_cnt       | led_ext_OBUF                             |                4 |             16 |         4.00 |
|  clk25_reg_n_0_BUFG | fsm_2/done_sig_reg_0 |                                          |                4 |             16 |         4.00 |
|  clk25_reg_n_0_BUFG | fsm_3/cnt            | led_ext_OBUF                             |                6 |             22 |         3.67 |
|  clk25_reg_n_0_BUFG | fsm_2/cnt            | led_ext_OBUF                             |                5 |             22 |         4.40 |
|  clk25_reg_n_0_BUFG | fsm_1/cnt            | led_ext_OBUF                             |                6 |             22 |         3.67 |
|  clk25_reg_n_0_BUFG |                      | radar_display_inst/k[30]_i_1_n_0         |               11 |             31 |         2.82 |
|  clk100_IBUF_BUFG   |                      | clk25                                    |                9 |             32 |         3.56 |
|  clk25_reg_n_0_BUFG |                      | led_ext_OBUF                             |               21 |             48 |         2.29 |
|  clk25_reg_n_0_BUFG |                      |                                          |              144 |            290 |         2.01 |
+---------------------+----------------------+------------------------------------------+------------------+----------------+--------------+


