<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>covariance</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>83081</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>2838601</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.415 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>14.193 ms</Worst-caseRealTimeLatency>
            <Interval-min>83082</Interval-min>
            <Interval-max>2838602</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_27_5>
                <Slack>3.65</Slack>
                <TripCount>80</TripCount>
                <Latency>
                    <range>
                        <min>35040</min>
                        <max>2790560</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>175200</min>
                        <max>13952800</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>438</min>
                        <max>34882</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_29_6>
                    <Slack>3.65</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>80</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>436</min>
                            <max>34880</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>2180</min>
                            <max>174400</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>436</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_29_6>
            </VITIS_LOOP_27_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>14</DSP>
            <FF>2700</FF>
            <LUT>2954</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m</name>
            <Object>m</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n</name>
            <Object>n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>float_n</name>
            <Object>float_n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>double</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_address0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_ce0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_we0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_d0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_address0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_ce0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_we0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_d0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_q0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>covariance</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>123</ID>
                    <BindInstances>add_ln11_1_fu_143_p2 add_ln11_fu_155_p2 add_ln14_fu_248_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>133</ID>
                    <BindInstances>add_ln20_1_fu_122_p2 add_ln20_fu_134_p2 add_ln22_fu_198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_32_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>141</ID>
                    <BindInstances>add_ln32_fu_139_p2 add_ln33_fu_165_p2 add_ln33_1_fu_171_p2 add_ln33_2_fu_177_p2 dmul_64ns_64ns_64_5_max_dsp_1_U10</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dadd_64ns_64ns_64_5_full_dsp_1_U16 add_ln27_fu_175_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U18 add_ln30_1_fu_217_p2 ddiv_64ns_64ns_64_22_no_dsp_1_U17 add_ln29_fu_245_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2</Name>
            <Loops>
                <VITIS_LOOP_11_1_VITIS_LOOP_14_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40027</Best-caseLatency>
                    <Average-caseLatency>40027</Average-caseLatency>
                    <Worst-caseLatency>40027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1_VITIS_LOOP_14_2>
                        <Name>VITIS_LOOP_11_1_VITIS_LOOP_14_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8000</TripCount>
                        <Latency>40025</Latency>
                        <AbsoluteTimeLatency>0.200 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_11_1_VITIS_LOOP_14_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>523</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>464</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_143_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_155_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1_VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_248_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4</Name>
            <Loops>
                <VITIS_LOOP_20_3_VITIS_LOOP_22_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8009</Best-caseLatency>
                    <Average-caseLatency>8009</Average-caseLatency>
                    <Worst-caseLatency>8009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.045 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.045 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.045 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8009</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_3_VITIS_LOOP_22_4>
                        <Name>VITIS_LOOP_20_3_VITIS_LOOP_22_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8000</TripCount>
                        <Latency>8007</Latency>
                        <AbsoluteTimeLatency>40.035 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_3_VITIS_LOOP_22_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3_VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_122_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3_VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_134_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3_VITIS_LOOP_22_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_198_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_32_7</Name>
            <Loops>
                <VITIS_LOOP_32_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>410</Best-caseLatency>
                    <Average-caseLatency>410</Average-caseLatency>
                    <Worst-caseLatency>410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>410</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_7>
                        <Name>VITIS_LOOP_32_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>408</Latency>
                        <AbsoluteTimeLatency>2.040 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>614</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_139_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_165_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_171_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_177_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:33" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_32_7" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U10" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:33" URAM="0" VARIABLE="mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance</Name>
            <Loops>
                <VITIS_LOOP_27_5>
                    <VITIS_LOOP_29_6/>
                </VITIS_LOOP_27_5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83081</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2838601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.415 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.193 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83082 ~ 2838602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_5>
                        <Name>VITIS_LOOP_27_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>80</TripCount>
                        <Latency>35040 ~ 2790560</Latency>
                        <AbsoluteTimeLatency>0.175 ms ~ 13.953 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>438</min>
                                <max>34882</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>438 ~ 34882</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_29_6>
                            <Name>VITIS_LOOP_29_6</Name>
                            <Slack>3.65</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>80</max>
                                </range>
                            </TripCount>
                            <Latency>436 ~ 34880</Latency>
                            <AbsoluteTimeLatency>2.180 us ~ 0.174 ms</AbsoluteTimeLatency>
                            <IterationLatency>436</IterationLatency>
                            <PipelineDepth>436</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141</Instance>
                            </InstanceList>
                        </VITIS_LOOP_29_6>
                    </VITIS_LOOP_27_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2700</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2954</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_175_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_217_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_29_6" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U17" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:35" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_245_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="m" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="m" name="m" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="n" name="n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="float_n" index="2" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="float_n" name="float_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data" index="3" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we0" name="data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d0" name="data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_address1" name="data_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce1" name="data_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_q1" name="data_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cov" index="4" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="cov_address0" name="cov_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cov_ce0" name="cov_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cov_we0" name="cov_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="cov_d0" name="cov_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mean" index="5" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="mean_address0" name="mean_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mean_ce0" name="mean_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mean_we0" name="mean_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="mean_d0" name="mean_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="mean_q0" name="mean_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="m">DATA</portMap>
            </portMaps>
            <ports>
                <port>m</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="n" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="n">DATA</portMap>
            </portMaps>
            <ports>
                <port>n</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="float_n" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="float_n">DATA</portMap>
            </portMaps>
            <ports>
                <port>float_n</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="float_n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="data_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cov_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="cov_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cov_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cov"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cov_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="cov_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cov_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cov"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="mean_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="mean_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="mean_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="cov_address0">13, , </column>
                    <column name="cov_d0">64, , </column>
                    <column name="data_address0">13, , </column>
                    <column name="data_address1">13, , </column>
                    <column name="data_d0">64, , </column>
                    <column name="data_q0">64, , </column>
                    <column name="data_q1">64, , </column>
                    <column name="mean_address0">7, , </column>
                    <column name="mean_d0">64, , </column>
                    <column name="mean_q0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="float_n">ap_none, 64, , </column>
                    <column name="m">ap_none, 32, , </column>
                    <column name="n">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m">in, int</column>
                    <column name="n">in, int</column>
                    <column name="float_n">in, double</column>
                    <column name="data">inout, double*</column>
                    <column name="cov">out, double*</column>
                    <column name="mean">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="m">m, port, , </column>
                    <column name="n">n, port, , </column>
                    <column name="float_n">float_n, port, , </column>
                    <column name="data">data_address0, port, offset, </column>
                    <column name="data">data_ce0, port, , </column>
                    <column name="data">data_we0, port, , </column>
                    <column name="data">data_d0, port, , </column>
                    <column name="data">data_q0, port, , </column>
                    <column name="data">data_address1, port, offset, </column>
                    <column name="data">data_ce1, port, , </column>
                    <column name="data">data_q1, port, , </column>
                    <column name="cov">cov_address0, port, offset, </column>
                    <column name="cov">cov_ce0, port, , </column>
                    <column name="cov">cov_we0, port, , </column>
                    <column name="cov">cov_d0, port, , </column>
                    <column name="mean">mean_address0, port, offset, </column>
                    <column name="mean">mean_ce0, port, , </column>
                    <column name="mean">mean_we0, port, , </column>
                    <column name="mean">mean_d0, port, , </column>
                    <column name="mean">mean_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

