<profile>

<section name = "Vivado HLS Report for 'layernorm_sqrt_alg_b'" level="0">
<item name = "Date">Mon Feb 20 12:11:02 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">layernorm_kern29</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.676, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">41, 35841, 41, 35841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">40, 35840, 40 ~ 70, -, -, 1 ~ 512, no</column>
<column name=" + Loop 1.1">1, 16, 1, -, -, 1 ~ 16, no</column>
<column name=" + Loop 1.2">1, 16, 1, -, -, 1 ~ 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 331, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 394, 238, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 267, -</column>
<column name="Register">-, -, 264, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="kernel_29_udiv_32s_32ns_32_36_seq_1_U157">kernel_29_udiv_32s_32ns_32_36_seq_1, 0, 0, 394, 238</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_V_fu_282_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_193_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_V_fu_240_p2">+, 0, 0, 40, 33, 33</column>
<column name="p_neg_i_fu_270_p2">-, 0, 0, 32, 32, 32</column>
<column name="x_V_1_fu_276_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_i_fu_188_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_1_i_fu_226_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="tmp_3_i_fu_250_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="tmp_i_21_fu_203_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="c_V_1_fu_296_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_V_2_fu_288_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_i_reg_135">9, 2, 32, 64</column>
<column name="in_compute_y_factor_s_0_blk_n">9, 2, 1, 2</column>
<column name="in_sqrt_V_V_blk_n">9, 2, 1, 2</column>
<column name="n_pipe2_V_V_blk_n">9, 2, 1, 2</column>
<column name="n_pipe3_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_082_2_i_reg_178">9, 2, 16, 32</column>
<column name="p_1_i_reg_158">9, 2, 32, 64</column>
<column name="p_2_i_reg_167">9, 2, 32, 64</column>
<column name="p_i_reg_146">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_i_reg_135">32, 0, 32, 0</column>
<column name="i_reg_339">32, 0, 32, 0</column>
<column name="p_082_2_i_reg_178">16, 0, 31, 15</column>
<column name="p_1_i_reg_158">32, 0, 32, 0</column>
<column name="p_2_i_reg_167">32, 0, 32, 0</column>
<column name="p_i_reg_146">16, 0, 31, 15</column>
<column name="tmp_V_19_reg_344">32, 0, 32, 0</column>
<column name="tmp_V_reg_331">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layernorm_sqrt_alg_b, return value</column>
<column name="n_pipe2_V_V_dout">in, 32, ap_fifo, n_pipe2_V_V, pointer</column>
<column name="n_pipe2_V_V_empty_n">in, 1, ap_fifo, n_pipe2_V_V, pointer</column>
<column name="n_pipe2_V_V_read">out, 1, ap_fifo, n_pipe2_V_V, pointer</column>
<column name="n_pipe3_V_V_din">out, 32, ap_fifo, n_pipe3_V_V, pointer</column>
<column name="n_pipe3_V_V_full_n">in, 1, ap_fifo, n_pipe3_V_V, pointer</column>
<column name="n_pipe3_V_V_write">out, 1, ap_fifo, n_pipe3_V_V, pointer</column>
<column name="in_sqrt_V_V_dout">in, 32, ap_fifo, in_sqrt_V_V, pointer</column>
<column name="in_sqrt_V_V_empty_n">in, 1, ap_fifo, in_sqrt_V_V, pointer</column>
<column name="in_sqrt_V_V_read">out, 1, ap_fifo, in_sqrt_V_V, pointer</column>
<column name="in_compute_y_factor_s_0_din">out, 32, ap_fifo, in_compute_y_factor_s_0, pointer</column>
<column name="in_compute_y_factor_s_0_full_n">in, 1, ap_fifo, in_compute_y_factor_s_0, pointer</column>
<column name="in_compute_y_factor_s_0_write">out, 1, ap_fifo, in_compute_y_factor_s_0, pointer</column>
</table>
</item>
</section>
</profile>
