<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dbregs.h source code [netbsd/sys/arch/x86/include/dbregs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="x86_dr7_condition,x86_dr7_length "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/include/dbregs.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>include</a>/<a href='dbregs.h.html'>dbregs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: dbregs.h,v 1.8 2019/01/13 10:01:07 maxv Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2016 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span>	<span class="macro" data-ref="_M/_X86_DBREGS_H_">_X86_DBREGS_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/_X86_DBREGS_H_" data-ref="_M/_X86_DBREGS_H_">_X86_DBREGS_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../sys/param.h.html">&lt;sys/param.h&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../sys/types.h.html">&lt;sys/types.h&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../amd64/include/reg.h.html">&lt;machine/reg.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * CPU Debug Status Register (DR6)</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * Reserved bits: 4-12 and on x86_64 32-64</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_DR0_BREAKPOINT_CONDITION_DETECTED" data-ref="_M/X86_DR6_DR0_BREAKPOINT_CONDITION_DETECTED">X86_DR6_DR0_BREAKPOINT_CONDITION_DETECTED</dfn>	__BIT(0)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_DR1_BREAKPOINT_CONDITION_DETECTED" data-ref="_M/X86_DR6_DR1_BREAKPOINT_CONDITION_DETECTED">X86_DR6_DR1_BREAKPOINT_CONDITION_DETECTED</dfn>	__BIT(1)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_DR2_BREAKPOINT_CONDITION_DETECTED" data-ref="_M/X86_DR6_DR2_BREAKPOINT_CONDITION_DETECTED">X86_DR6_DR2_BREAKPOINT_CONDITION_DETECTED</dfn>	__BIT(2)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_DR3_BREAKPOINT_CONDITION_DETECTED" data-ref="_M/X86_DR6_DR3_BREAKPOINT_CONDITION_DETECTED">X86_DR6_DR3_BREAKPOINT_CONDITION_DETECTED</dfn>	__BIT(3)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_DEBUG_REGISTER_ACCESS_DETECTED" data-ref="_M/X86_DR6_DEBUG_REGISTER_ACCESS_DETECTED">X86_DR6_DEBUG_REGISTER_ACCESS_DETECTED</dfn>		__BIT(13)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_SINGLE_STEP" data-ref="_M/X86_DR6_SINGLE_STEP">X86_DR6_SINGLE_STEP</dfn>				__BIT(14)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_TASK_SWITCH" data-ref="_M/X86_DR6_TASK_SWITCH">X86_DR6_TASK_SWITCH</dfn>				__BIT(15)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/X86_DR6_MBZ" data-ref="_M/X86_DR6_MBZ">X86_DR6_MBZ</dfn>					__BITS(32, 63)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/*</i></td></tr>
<tr><th id="51">51</th><td><i> * CPU Debug Control Register (DR7)</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> * LOCAL_EXACT_BREAKPOINT and GLOBAL_EXACT_BREAKPOINT are no longer used</i></td></tr>
<tr><th id="54">54</th><td><i> * since the P6 processor family - portable code should set these bits</i></td></tr>
<tr><th id="55">55</th><td><i> * unconditionally in order to get exact breakpoints.</i></td></tr>
<tr><th id="56">56</th><td><i> *</i></td></tr>
<tr><th id="57">57</th><td><i> * Reserved bits: 10, 12, 14-15 and on x86_64 32-64.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_LOCAL_DR0_BREAKPOINT" data-ref="_M/X86_DR7_LOCAL_DR0_BREAKPOINT">X86_DR7_LOCAL_DR0_BREAKPOINT</dfn>		__BIT(0)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GLOBAL_DR0_BREAKPOINT" data-ref="_M/X86_DR7_GLOBAL_DR0_BREAKPOINT">X86_DR7_GLOBAL_DR0_BREAKPOINT</dfn>		__BIT(1)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_LOCAL_DR1_BREAKPOINT" data-ref="_M/X86_DR7_LOCAL_DR1_BREAKPOINT">X86_DR7_LOCAL_DR1_BREAKPOINT</dfn>		__BIT(2)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GLOBAL_DR1_BREAKPOINT" data-ref="_M/X86_DR7_GLOBAL_DR1_BREAKPOINT">X86_DR7_GLOBAL_DR1_BREAKPOINT</dfn>		__BIT(3)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_LOCAL_DR2_BREAKPOINT" data-ref="_M/X86_DR7_LOCAL_DR2_BREAKPOINT">X86_DR7_LOCAL_DR2_BREAKPOINT</dfn>		__BIT(4)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GLOBAL_DR2_BREAKPOINT" data-ref="_M/X86_DR7_GLOBAL_DR2_BREAKPOINT">X86_DR7_GLOBAL_DR2_BREAKPOINT</dfn>		__BIT(5)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_LOCAL_DR3_BREAKPOINT" data-ref="_M/X86_DR7_LOCAL_DR3_BREAKPOINT">X86_DR7_LOCAL_DR3_BREAKPOINT</dfn>		__BIT(6)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GLOBAL_DR3_BREAKPOINT" data-ref="_M/X86_DR7_GLOBAL_DR3_BREAKPOINT">X86_DR7_GLOBAL_DR3_BREAKPOINT</dfn>		__BIT(7)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_LOCAL_EXACT_BREAKPOINT" data-ref="_M/X86_DR7_LOCAL_EXACT_BREAKPOINT">X86_DR7_LOCAL_EXACT_BREAKPOINT</dfn>		__BIT(8)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GLOBAL_EXACT_BREAKPOINT" data-ref="_M/X86_DR7_GLOBAL_EXACT_BREAKPOINT">X86_DR7_GLOBAL_EXACT_BREAKPOINT</dfn>		__BIT(9)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_RESTRICTED_TRANSACTIONAL_MEMORY" data-ref="_M/X86_DR7_RESTRICTED_TRANSACTIONAL_MEMORY">X86_DR7_RESTRICTED_TRANSACTIONAL_MEMORY</dfn>	__BIT(11)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_GENERAL_DETECT_ENABLE" data-ref="_M/X86_DR7_GENERAL_DETECT_ENABLE">X86_DR7_GENERAL_DETECT_ENABLE</dfn>		__BIT(13)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR0_CONDITION_MASK" data-ref="_M/X86_DR7_DR0_CONDITION_MASK">X86_DR7_DR0_CONDITION_MASK</dfn>		__BITS(16, 17)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR0_LENGTH_MASK" data-ref="_M/X86_DR7_DR0_LENGTH_MASK">X86_DR7_DR0_LENGTH_MASK</dfn>			__BITS(18, 19)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR1_CONDITION_MASK" data-ref="_M/X86_DR7_DR1_CONDITION_MASK">X86_DR7_DR1_CONDITION_MASK</dfn>		__BITS(20, 21)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR1_LENGTH_MASK" data-ref="_M/X86_DR7_DR1_LENGTH_MASK">X86_DR7_DR1_LENGTH_MASK</dfn>			__BITS(22, 23)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR2_CONDITION_MASK" data-ref="_M/X86_DR7_DR2_CONDITION_MASK">X86_DR7_DR2_CONDITION_MASK</dfn>		__BITS(24, 25)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR2_LENGTH_MASK" data-ref="_M/X86_DR7_DR2_LENGTH_MASK">X86_DR7_DR2_LENGTH_MASK</dfn>			__BITS(26, 27)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR3_CONDITION_MASK" data-ref="_M/X86_DR7_DR3_CONDITION_MASK">X86_DR7_DR3_CONDITION_MASK</dfn>		__BITS(28, 29)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_DR3_LENGTH_MASK" data-ref="_M/X86_DR7_DR3_LENGTH_MASK">X86_DR7_DR3_LENGTH_MASK</dfn>			__BITS(30, 31)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/X86_DR7_MBZ" data-ref="_M/X86_DR7_MBZ">X86_DR7_MBZ</dfn>				__BITS(32, 63)</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * X86_DR7_CONDITION_IO_READWRITE is currently unused. It requires DE</i></td></tr>
<tr><th id="83">83</th><td><i> * (debug extension) flag in control register CR4 set, and not all CPUs</i></td></tr>
<tr><th id="84">84</th><td><i> * support it.</i></td></tr>
<tr><th id="85">85</th><td><i> */</i></td></tr>
<tr><th id="86">86</th><td><b>enum</b> <dfn class="type def" id="x86_dr7_condition" title='x86_dr7_condition' data-ref="x86_dr7_condition" data-ref-filename="x86_dr7_condition">x86_dr7_condition</dfn> {</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="X86_DR7_CONDITION_EXECUTION" title='X86_DR7_CONDITION_EXECUTION' data-ref="X86_DR7_CONDITION_EXECUTION" data-ref-filename="X86_DR7_CONDITION_EXECUTION">X86_DR7_CONDITION_EXECUTION</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="88">88</th><td>	<dfn class="enum" id="X86_DR7_CONDITION_DATA_WRITE" title='X86_DR7_CONDITION_DATA_WRITE' data-ref="X86_DR7_CONDITION_DATA_WRITE" data-ref-filename="X86_DR7_CONDITION_DATA_WRITE">X86_DR7_CONDITION_DATA_WRITE</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="89">89</th><td>	<dfn class="enum" id="X86_DR7_CONDITION_IO_READWRITE" title='X86_DR7_CONDITION_IO_READWRITE' data-ref="X86_DR7_CONDITION_IO_READWRITE" data-ref-filename="X86_DR7_CONDITION_IO_READWRITE">X86_DR7_CONDITION_IO_READWRITE</dfn>		= <var>0x2</var>,</td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="X86_DR7_CONDITION_DATA_READWRITE" title='X86_DR7_CONDITION_DATA_READWRITE' data-ref="X86_DR7_CONDITION_DATA_READWRITE" data-ref-filename="X86_DR7_CONDITION_DATA_READWRITE">X86_DR7_CONDITION_DATA_READWRITE</dfn>	= <var>0x3</var></td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*</i></td></tr>
<tr><th id="94">94</th><td><i> * 0x2 is currently unimplemented - it reflects 8 bytes on modern CPUs.</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><b>enum</b> <dfn class="type def" id="x86_dr7_length" title='x86_dr7_length' data-ref="x86_dr7_length" data-ref-filename="x86_dr7_length">x86_dr7_length</dfn> {</td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="X86_DR7_LENGTH_BYTE" title='X86_DR7_LENGTH_BYTE' data-ref="X86_DR7_LENGTH_BYTE" data-ref-filename="X86_DR7_LENGTH_BYTE">X86_DR7_LENGTH_BYTE</dfn>		= <var>0x0</var>,</td></tr>
<tr><th id="98">98</th><td>	<dfn class="enum" id="X86_DR7_LENGTH_TWOBYTES" title='X86_DR7_LENGTH_TWOBYTES' data-ref="X86_DR7_LENGTH_TWOBYTES" data-ref-filename="X86_DR7_LENGTH_TWOBYTES">X86_DR7_LENGTH_TWOBYTES</dfn>		= <var>0x1</var>,</td></tr>
<tr><th id="99">99</th><td>	<i>/* 0x2 undefined */</i></td></tr>
<tr><th id="100">100</th><td>	<dfn class="enum" id="X86_DR7_LENGTH_FOURBYTES" title='X86_DR7_LENGTH_FOURBYTES' data-ref="X86_DR7_LENGTH_FOURBYTES" data-ref-filename="X86_DR7_LENGTH_FOURBYTES">X86_DR7_LENGTH_FOURBYTES</dfn>	= <var>0x3</var></td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*</i></td></tr>
<tr><th id="104">104</th><td><i> * The number of available watchpoint/breakpoint registers available since</i></td></tr>
<tr><th id="105">105</th><td><i> * Intel 80386. New CPUs (x86_64) ship with up to 16 Debug Registers but they</i></td></tr>
<tr><th id="106">106</th><td><i> * still offer the same number of watchpoints/breakpoints.</i></td></tr>
<tr><th id="107">107</th><td><i> */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/X86_DBREGS" data-ref="_M/X86_DBREGS">X86_DBREGS</dfn>	4</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_init" title='x86_dbregs_init' data-ref="x86_dbregs_init" data-ref-filename="x86_dbregs_init">x86_dbregs_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="111">111</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_clear" title='x86_dbregs_clear' data-ref="x86_dbregs_clear" data-ref-filename="x86_dbregs_clear">x86_dbregs_clear</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="112">112</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_abandon" title='x86_dbregs_abandon' data-ref="x86_dbregs_abandon" data-ref-filename="x86_dbregs_abandon">x86_dbregs_abandon</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="113">113</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_read" title='x86_dbregs_read' data-ref="x86_dbregs_read" data-ref-filename="x86_dbregs_read">x86_dbregs_read</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *, <b>struct</b> <a class="type" href="../../amd64/include/reg.h.html#dbreg" title='dbreg' data-ref="dbreg" data-ref-filename="dbreg">dbreg</a> *);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_save" title='x86_dbregs_save' data-ref="x86_dbregs_save" data-ref-filename="x86_dbregs_save">x86_dbregs_save</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="116">116</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_restore" title='x86_dbregs_restore' data-ref="x86_dbregs_restore" data-ref-filename="x86_dbregs_restore">x86_dbregs_restore</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_store_dr6" title='x86_dbregs_store_dr6' data-ref="x86_dbregs_store_dr6" data-ref-filename="x86_dbregs_store_dr6">x86_dbregs_store_dr6</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="119">119</th><td><em>int</em> <dfn class="decl fn" id="x86_dbregs_user_trap" title='x86_dbregs_user_trap' data-ref="x86_dbregs_user_trap" data-ref-filename="x86_dbregs_user_trap">x86_dbregs_user_trap</dfn>(<em>void</em>);</td></tr>
<tr><th id="120">120</th><td><em>int</em> <dfn class="decl fn" id="x86_dbregs_validate" title='x86_dbregs_validate' data-ref="x86_dbregs_validate" data-ref-filename="x86_dbregs_validate">x86_dbregs_validate</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../../amd64/include/reg.h.html#dbreg" title='dbreg' data-ref="dbreg" data-ref-filename="dbreg">dbreg</a> *);</td></tr>
<tr><th id="121">121</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_write" title='x86_dbregs_write' data-ref="x86_dbregs_write" data-ref-filename="x86_dbregs_write">x86_dbregs_write</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *, <em>const</em> <b>struct</b> <a class="type" href="../../amd64/include/reg.h.html#dbreg" title='dbreg' data-ref="dbreg" data-ref-filename="dbreg">dbreg</a> *);</td></tr>
<tr><th id="122">122</th><td><em>void</em> <dfn class="decl fn" id="x86_dbregs_switch" title='x86_dbregs_switch' data-ref="x86_dbregs_switch" data-ref-filename="x86_dbregs_switch">x86_dbregs_switch</dfn>(<b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *, <b>struct</b> <a class="type" href="../../../sys/lwp.h.html#lwp" title='lwp' data-ref="lwp" data-ref-filename="lwp">lwp</a> *);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="29">endif</span> /* !_X86_DBREGS_H_ */</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../amd64/amd64/machdep.c.html'>netbsd/sys/arch/amd64/amd64/machdep.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
