<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtex7</ProductFamily>
<Part>xc7vx485t-ffg1157-1</Part>
<TopModelName>poly1305_hw</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.611</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>32</TripCount>
<Latency>32</Latency>
<IterationLatency>1</IterationLatency>
</Loop3>
<Loop4>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop4>
<memset_acc>
<TripCount>17</TripCount>
<Latency>16</Latency>
<IterationLatency>1</IterationLatency>
</memset_acc>
<Loop6>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop6.1>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.1>
<Loop6.2>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.2>
<Loop6.3>
<TripCount>33</TripCount>
<Latency>33</Latency>
<IterationLatency>1</IterationLatency>
</Loop6.3>
<Loop6.4>
<TripCount>16</TripCount>
<Latency>
<range>
<min>1408</min>
<max>1680</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>88</min>
<max>105</max>
</range>
</IterationLatency>
<Loop6.4.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>85</min>
<max>102</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>6</max>
</range>
</IterationLatency>
</Loop6.4.1>
</Loop6.4>
<Loop6.5>
<TripCount>33</TripCount>
<Latency>66</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.5>
<Loop6.6>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.6>
<Loop6.7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.7>
<Loop6.8>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.8>
<Loop6.9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop6.9.1>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>32</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop6.9.1>
<Loop6.9.2>
<TripCount>17</TripCount>
<Latency>
<range>
<min>51</min>
<max>68</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop6.9.2>
<Loop6.9.3>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>15</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop6.9.3>
<Loop6.9.4>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2085</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>105</min>
<max>139</max>
</range>
</IterationLatency>
<Loop6.9.4.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>102</min>
<max>136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6</min>
<max>8</max>
</range>
</IterationLatency>
</Loop6.9.4.1>
</Loop6.9.4>
<Loop6.9.5>
<TripCount>
<range>
<min>18</min>
<max>63</max>
</range>
</TripCount>
<Latency>
<range>
<min>54</min>
<max>252</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop6.9.5>
<Loop6.9.6>
<TripCount>32</TripCount>
<Latency>96</Latency>
<IterationLatency>3</IterationLatency>
</Loop6.9.6>
<Loop6.9.7>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.9.7>
<Loop6.9.8>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.9.8>
</Loop6.9>
<Loop6.10>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.10>
</Loop6>
<Loop7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop7.1>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.1>
<Loop7.2>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.2>
<Loop7.3>
<TripCount>33</TripCount>
<Latency>33</Latency>
<IterationLatency>1</IterationLatency>
</Loop7.3>
<Loop7.4>
<TripCount>16</TripCount>
<Latency>
<range>
<min>1408</min>
<max>1680</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>88</min>
<max>105</max>
</range>
</IterationLatency>
<Loop7.4.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>85</min>
<max>102</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>6</max>
</range>
</IterationLatency>
</Loop7.4.1>
</Loop7.4>
<Loop7.5>
<TripCount>33</TripCount>
<Latency>66</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.5>
<Loop7.6>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.6>
<Loop7.7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.7>
<Loop7.8>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.8>
<Loop7.9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop7.9.1>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>32</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop7.9.1>
<Loop7.9.2>
<TripCount>17</TripCount>
<Latency>
<range>
<min>51</min>
<max>68</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop7.9.2>
<Loop7.9.3>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>15</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop7.9.3>
<Loop7.9.4>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2085</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>105</min>
<max>139</max>
</range>
</IterationLatency>
<Loop7.9.4.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>102</min>
<max>136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6</min>
<max>8</max>
</range>
</IterationLatency>
</Loop7.9.4.1>
</Loop7.9.4>
<Loop7.9.5>
<TripCount>
<range>
<min>18</min>
<max>63</max>
</range>
</TripCount>
<Latency>
<range>
<min>54</min>
<max>252</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop7.9.5>
<Loop7.9.6>
<TripCount>32</TripCount>
<Latency>96</Latency>
<IterationLatency>3</IterationLatency>
</Loop7.9.6>
<Loop7.9.7>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.9.7>
<Loop7.9.8>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.9.8>
</Loop7.9>
<Loop7.10>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop7.10>
</Loop7>
<Loop8>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>30</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop8>
<Loop9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>1</IterationLatency>
</Loop9>
<Loop10>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop10>
<Loop11>
<TripCount>33</TripCount>
<Latency>33</Latency>
<IterationLatency>1</IterationLatency>
</Loop11>
<Loop12>
<TripCount>16</TripCount>
<Latency>
<range>
<min>1408</min>
<max>1680</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>88</min>
<max>105</max>
</range>
</IterationLatency>
<Loop12.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>85</min>
<max>102</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>6</max>
</range>
</IterationLatency>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>33</TripCount>
<Latency>66</Latency>
<IterationLatency>2</IterationLatency>
</Loop13>
<Loop14>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop14>
<Loop15>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop15.1>
<TripCount>
<range>
<min>0</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>32</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop15.1>
<Loop15.2>
<TripCount>17</TripCount>
<Latency>
<range>
<min>51</min>
<max>68</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop15.2>
<Loop15.3>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>15</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</Loop15.3>
<Loop15.4>
<TripCount>
<range>
<min>0</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2085</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>105</min>
<max>139</max>
</range>
</IterationLatency>
<Loop15.4.1>
<TripCount>17</TripCount>
<Latency>
<range>
<min>102</min>
<max>136</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6</min>
<max>8</max>
</range>
</IterationLatency>
</Loop15.4.1>
</Loop15.4>
<Loop15.5>
<TripCount>
<range>
<min>18</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>54</min>
<max>128</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop15.5>
<Loop15.6>
<TripCount>32</TripCount>
<Latency>96</Latency>
<IterationLatency>3</IterationLatency>
</Loop15.6>
<Loop15.7>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop15.7>
<Loop15.8>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>2</IterationLatency>
</Loop15.8>
</Loop15>
<Loop16>
<TripCount>17</TripCount>
<Latency>34</Latency>
<IterationLatency>2</IterationLatency>
</Loop16>
<Loop17>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop17>
<Loop18>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop18>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>17</BRAM_18K>
<DSP48E>3</DSP48E>
<FF>3706</FF>
<LUT>9265</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>2060</BRAM_18K>
<DSP48E>2800</DSP48E>
<FF>607200</FF>
<LUT>303600</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>poly1305_hw</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_data_dout</name>
<Object>input_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_data_empty_n</name>
<Object>input_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_data_read</name>
<Object>input_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_last_V_dout</name>
<Object>input_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_last_V_empty_n</name>
<Object>input_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_last_V_read</name>
<Object>input_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_data_din</name>
<Object>result_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_data_full_n</name>
<Object>result_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_data_write</name>
<Object>result_stream_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_last_V_din</name>
<Object>result_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_last_V_full_n</name>
<Object>result_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_stream_V_last_V_write</name>
<Object>result_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
