{"vcs1":{"timestamp_begin":1729837020.195360154, "rt":1.88, "ut":0.57, "st":0.28}}
{"vcselab":{"timestamp_begin":1729837022.167167555, "rt":1.51, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1729837023.754720734, "rt":0.39, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729837019.463527614}
{"VCS_COMP_START_TIME": 1729837019.463527614}
{"VCS_COMP_END_TIME": 1729837025.431614919}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 231576}}
