module step_count_logic(
    input clk,
    input reset,
    input step_valid,
    output reg [15:0] count
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            count <= 16'd0;
        else if (step_valid)
            count <= count + 1'b1;
    end
endmodule