# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../risc_v_cpu.srcs/sources_1/new/register_file.sv" \
"../../../../../../../APS/Labs/03. Register file and memory/lab_03.tb_register_file.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
