#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 19 17:30:33 2023
# Process ID: 6952
# Current directory: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10672 C:\Users\Jsangwook\Desktop\DSD_Project\dsd-final-project-team11\build\layer_tb\fc_tb\fc_tb.xpr
# Log file: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/vivado.log
# Journal file: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb\vivado.jou
# Running On: DESKTOP-UA3I8HH, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.746 ; gain = 410.418
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_result.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_feature.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_bias.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_input_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:148]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1243.867 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_result.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_feature.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_bias.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_input_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_module
WARNING: [VRFC 10-3380] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:53]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:54]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [VRFC 10-3380] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [VRFC 10-3380] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [VRFC 10-3380] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:126]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:127]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:128]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:148]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:386]
WARNING: [VRFC 10-5021] port 'max_index' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:490]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_15.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_protoco...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_w_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_b_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_r_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dow...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_ndeep_s...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_r...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_de...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_m...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_ar...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_crossba...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_cro...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_int...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_5.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_29.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.fc_sram_32x131072
Compiling module xil_defaultlib.fc_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1256.457 ; gain = 12.590
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb/data_b_32bit" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_top_simulation.u_fc_module.u_fc_sram_32x131072.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1325.129 ; gain = 81.262
run 300 ms
- Force write starts -
input file :                                                                                                       fc_relu_input_32bits_2s.txt

input file :                                                                                                      fc_relu_weight_32bits_2s.txt

input file :                                                                                                        fc_relu_bias_32bits_2s.txt

- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
FC starts to read feature
FC finishes to read feature

VDMA transmits bias to FC
FC starts to read bias
FC finishes to read bias

VDMA transmits weight to FC
FC starts to read weight
FC finishes to read weight

FC starts to write result
FC finishes to write result


- Comparing result starts -

input file :                                                                                                      fc_relu_output_32bits_2s.txt

import result(no write) is done. 

Index:           0
Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15

Result is correct!

- Comparing result is done!! -

$finish called at time : 90770 ns : File "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" Line 376
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1376.570 ; gain = 51.441
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_result.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_feature.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_bias.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_input_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:148]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:386]
WARNING: [VRFC 10-5021] port 'max_index' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:490]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_top_simulation.u_fc_module.u_fc_sram_32x131072.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.941 ; gain = 0.000
run 300 ms
- Force write starts -
input file :                                                                                                       fc_relu_input_32bits_2s.txt

input file :                                                                                                      fc_relu_weight_32bits_2s.txt

input file :                                                                                                        fc_relu_bias_32bits_2s.txt

- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
FC starts to read feature
FC finishes to read feature

VDMA transmits bias to FC
FC starts to read bias
FC finishes to read bias

VDMA transmits weight to FC
FC starts to read weight
FC finishes to read weight

FC starts to write result
FC finishes to write result


- Comparing result starts -

input file :                                                                                                      fc_relu_output_32bits_2s.txt

import result(no write) is done. 

Index:           0
Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15

Result is correct!

- Comparing result is done!! -

$finish called at time : 90770 ns : File "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" Line 376
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 19 18:00:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/runme.log
[Tue Dec 19 18:00:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 19 18:23:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/runme.log
[Tue Dec 19 18:23:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B307E6A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3661.164 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B307E6A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B307E6A
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.gen/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_1/sim/axi_crossbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_interconnect_1/sim/axi_interconnect_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi4_32_to_axilite/sim/axi4_32_to_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_32_to_axilite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_0/sim/axi_crossbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/mig_dram_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_dram_mig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/mig_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/Convert_32to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convert_32to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_buffer_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/system/rtl/axi_subsystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_subsystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_counter_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_counter_fc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_counter_pool
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/compute_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_apb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_apb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_module
WARNING: [VRFC 10-3380] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [VRFC 10-3380] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [VRFC 10-3380] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:59]
WARNING: [VRFC 10-3380] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:60]
WARNING: [VRFC 10-3380] identifier 'send_bram_counter' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:61]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module host_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module host_decoder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_apb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receive_debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmit_debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit_debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
"xvhdl --incr --relax -prj main_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3661.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_interconnect_v1_7_20 -L axi_protocol_converter_v2_1_27 -L lib_cdc_v1_0_2 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_interconnect_v1_7_20 -L axi_protocol_converter_v2_1_27 -L lib_cdc_v1_0_2 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 's_axi_awaddr' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:870]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 's_axi_araddr' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/mig_dram_mig_sim.v:1282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:151]
WARNING: [VRFC 10-5021] port 'm00_axi_rlast' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:554]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_15.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_gen_clk_wiz
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.axi_m_interface_default
Compiling module xil_defaultlib.receive_debouncing
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.FIFO_64bit
Compiling module xil_defaultlib.FIFO_buffer_64bit
Compiling module xil_defaultlib.Convert_32to8
Compiling module xil_defaultlib.transmit_debouncing
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.host_decoder
Compiling module xil_defaultlib.host_decoder_top
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_29.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3671.477 ; gain = 10.312
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:29 . Memory (MB): peak = 3671.477 ; gain = 10.312
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
open_project C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_result.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_feature.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_bias.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_input_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_module
WARNING: [VRFC 10-3380] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [VRFC 10-3380] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [VRFC 10-3380] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:59]
WARNING: [VRFC 10-3380] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:60]
WARNING: [VRFC 10-3380] identifier 'send_bram_counter' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:61]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:151]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:386]
WARNING: [VRFC 10-5021] port 'max_index' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:490]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_15.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_protoco...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_w_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_b_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_r_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dow...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_ndeep_s...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_r...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_de...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_m...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_ar...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_crossba...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_cro...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_int...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_5.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_29.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.fc_sram_32x131072
Compiling module xil_defaultlib.fc_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 3672.473 ; gain = 0.895
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb/data_b_32bit" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_top_simulation.u_fc_module.u_fc_sram_32x131072.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3681.039 ; gain = 8.566
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 3681.039 ; gain = 9.461
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_relu_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_result.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_feature.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc1_test_bias.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_output_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/fc3_test_input_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_module
WARNING: [VRFC 10-3380] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [VRFC 10-3380] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [VRFC 10-3380] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:59]
WARNING: [VRFC 10-3380] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:60]
WARNING: [VRFC 10-3380] identifier 'send_bram_counter' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:61]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:151]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:386]
WARNING: [VRFC 10-5021] port 'max_index' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:490]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_15.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_registe...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_protoco...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_fifo_ge...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_w_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_b_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_a_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_r_downs...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dow...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_clo...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_convert...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_dat...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_data_fi...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_ndeep_s...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_r...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_si_tran...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_de...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_wdata_m...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axic_re...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_reg...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_mux_enc...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_addr_ar...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_crossba...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_cro...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_axi_int...
Compiling module axi_interconnect_v1_7_20.axi_interconnect_v1_7_20_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_5.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_5.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_5.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_5.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling architecture xilinx of entity axi_vdma_v6_3_15.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_29.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_16.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_29.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_29.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_15.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.fc_sram_32x131072
Compiling module xil_defaultlib.fc_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 3683.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb/data_b_32bit" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_top_simulation.u_fc_module.u_fc_sram_32x131072.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3685.188 ; gain = 1.977
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 3685.188 ; gain = 1.977
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_7 -L lib_fifo_v1_0_16 -L lib_bmg_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_29 -L axi_vdma_v6_3_15 -L axi_interconnect_v1_7_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:249]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:463]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 17 for port 'addra' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:151]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:386]
WARNING: [VRFC 10-5021] port 'max_index' is not connected on this instance [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v:490]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3686.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3686.270 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.u_top_simulation.u_fc_module.u_fc_sram_32x131072.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3686.270 ; gain = 0.000
run 300 ms
- Force write starts -
input file :                                                                                                       fc_relu_input_32bits_2s.txt

input file :                                                                                                      fc_relu_weight_32bits_2s.txt

input file :                                                                                                        fc_relu_bias_32bits_2s.txt

- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
FC starts to read feature
FC finishes to read feature

VDMA transmits bias to FC
FC starts to read bias
FC finishes to read bias

VDMA transmits weight to FC
FC starts to read weight
FC finishes to read weight

FC starts to write result
FC finishes to write result


- Comparing result starts -

input file :                                                                                                      fc_relu_output_32bits_2s.txt

import result(no write) is done. 

Index:           0
Index:           1
Index:           2
Index:           3
Index:           4
Index:           5
Index:           6
Index:           7
Index:           8
Index:           9
Index:          10
Index:          11
Index:          12
Index:          13
Index:          14
Index:          15

Result is correct!

- Comparing result is done!! -

$finish called at time : 90770 ns : File "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" Line 376
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3749.824 ; gain = 63.555
close_sim
INFO: xsimkernel Simulation Memory Usage: 36056 KB (Peak: 36056 KB), Simulation CPU Usage: 11827 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 19:51:42 2023...
