# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do memory_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2 {C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2/memory.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:57:57 on Dec 04,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2" C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 14:57:57 on Dec 04,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2 {C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2/memory_tb.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:57:57 on Dec 04,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2" C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab4/task2/memory_tb.v 
# -- Compiling module memory_vlg_tst
# 
# Top level modules:
# 	memory_vlg_tst
# End time: 14:57:57 on Dec 04,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  memory_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "memory_run_msim_rtl_verilog.do" 
# Start time: 14:57:57 on Dec 04,2015
# Loading work.memory_vlg_tst
# Loading work.memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../sine256.mif" for reading.
# 
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/15.0/145/l64/work/modelsim/eda/sim_lib/altera_mf.v(188)
#    Time: 0 ps  Iteration: 0  Instance: /memory_vlg_tst/i1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../sine256.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../sine256.ver" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/15.0/145/l64/work/modelsim/eda/sim_lib/altera_mf.v(48159)
#    Time: 0 ps  Iteration: 0  Instance: /memory_vlg_tst/i1/altsyncram_component/m_default/altsyncram_inst
# End time: 14:58:07 on Dec 04,2015, Elapsed time: 0:00:10
# Errors: 0, Warnings: 2
