Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi_emc_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/flash_configuration/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/axi_emc_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi_emc_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_addr_gen.vhd" in Library axi_emc_v1_01_a.
Entity <axi_emc_addr_gen> compiled.
Entity <axi_emc_addr_gen> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_address_decode.vhd" in Library axi_emc_v1_01_a.
Entity <axi_emc_address_decode> compiled.
Entity <axi_emc_address_decode> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/ipic_if.vhd" in Library emc_common_v5_01_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v5_01_a.
Entity <mem_state_machine> compiled.
Entity <mem_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v5_01_a.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/counters.vhd" in Library emc_common_v5_01_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/select_param.vhd" in Library emc_common_v5_01_a.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/mem_steer.vhd" in Library emc_common_v5_01_a.
Entity <mem_steer> compiled.
Entity <mem_steer> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/io_registers.vhd" in Library emc_common_v5_01_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/emc.vhd" in Library emc_common_v5_01_a.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd" in Library axi_emc_v1_01_a.
Entity <axi_emc_native_interface> compiled.
Entity <axi_emc_native_interface> (Architecture <imp>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc.vhd" in Library axi_emc_v1_01_a.
Entity <axi_emc> compiled.
Entity <axi_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/flash_configuration/hw/hdl/axi_emc_0_wrapper.vhd" in Library work.
Entity <axi_emc_0_wrapper> compiled.
Entity <axi_emc_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <axi_emc_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <axi_emc> in library <axi_emc_v1_01_a> (architecture <implementation>) with generics.
	C_AXI_CLK_PERIOD_PS = 10000
	C_FAMILY = "virtex5"
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_MAX_MEM_WIDTH = 32
	C_MEM0_TYPE = 2
	C_MEM0_WIDTH = 32
	C_MEM1_TYPE = 0
	C_MEM1_WIDTH = 32
	C_MEM2_TYPE = 0
	C_MEM2_WIDTH = 32
	C_MEM3_TYPE = 0
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PARITY_TYPE_MEM_0 = 0
	C_PARITY_TYPE_MEM_1 = 0
	C_PARITY_TYPE_MEM_2 = 0
	C_PARITY_TYPE_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_S_AXI_EN_REG = 0
	C_S_AXI_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_S_AXI_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_S_AXI_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32
	C_S_AXI_MEM_ID_WIDTH = 1
	C_S_AXI_REG_ADDR_WIDTH = 32
	C_S_AXI_REG_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_REG_DATA_WIDTH = 32
	C_S_AXI_REG_HIGHADDR = "00000000000000000000000000000000"
	C_TAVDV_PS_MEM_0 = 130000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 130000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 35000
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 7000
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 35000
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TPACC_PS_FLASH_0 = 25000
	C_TPACC_PS_FLASH_1 = 25000
	C_TPACC_PS_FLASH_2 = 25000
	C_TPACC_PS_FLASH_3 = 25000
	C_TWC_PS_MEM_0 = 13000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWPH_PS_MEM_0 = 12000
	C_TWPH_PS_MEM_1 = 12000
	C_TWPH_PS_MEM_2 = 12000
	C_TWPH_PS_MEM_3 = 12000
	C_TWP_PS_MEM_0 = 70000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000

Analyzing hierarchy for entity <axi_emc_native_interface> in library <axi_emc_v1_01_a> (architecture <imp>) with generics.
	AXI_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000000000000000000000000000",
	                            "0000000000000000000000000000000010000011111111111111111111111111")
	AXI_ARD_NUM_CE_ARRAY = (1)
	C_FAMILY = "virtex5"
	C_NUM_BANKS_MEM = 1
	C_S_AXI_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_S_AXI_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_S_AXI_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32
	C_S_AXI_MEM_ID_WIDTH = 1

Analyzing hierarchy for entity <EMC> in library <emc_common_v5_01_a> (architecture <IMP>) with generics.
	C_BUS_CLOCK_PERIOD_PS = 10000
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_MEM0_TYPE = 2
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_TYPE = 0
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_TYPE = 0
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_TYPE = 0
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PAGEMODE_FLASH_0 = 0
	C_PAGEMODE_FLASH_1 = 0
	C_PAGEMODE_FLASH_2 = 0
	C_PAGEMODE_FLASH_3 = 0
	C_PARITY_TYPE_0 = 0
	C_PARITY_TYPE_1 = 0
	C_PARITY_TYPE_2 = 0
	C_PARITY_TYPE_3 = 0
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 1
	C_SYNCH_MEM_2 = 1
	C_SYNCH_MEM_3 = 1
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 130000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 130000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 35000
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 7000
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 35000
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TPACC_PS_FLASH_0 = 25000
	C_TPACC_PS_FLASH_1 = 25000
	C_TPACC_PS_FLASH_2 = 25000
	C_TPACC_PS_FLASH_3 = 25000
	C_TWC_PS_MEM_0 = 13000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWPH_PS_MEM_0 = 12000
	C_TWPH_PS_MEM_1 = 12000
	C_TWPH_PS_MEM_2 = 12000
	C_TWPH_PS_MEM_3 = 12000
	C_TWP_PS_MEM_0 = 70000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000

Analyzing hierarchy for entity <axi_emc_addr_gen> in library <axi_emc_v1_01_a> (architecture <imp>) with generics.
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32

Analyzing hierarchy for entity <axi_emc_address_decode> in library <axi_emc_v1_01_a> (architecture <imp>) with generics.
	C_ADDR_DECODE_BITS = 32
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000000000000000000000000000",
	                          "0000000000000000000000000000000010000011111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_FAMILY = "virtex5"
	C_S_AXI_ADDR_WIDTH = 32
WARNING:Xst:821 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DEPTH = 32
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 5

Analyzing hierarchy for entity <ipic_if> in library <emc_common_v5_01_a> (architecture <imp>) with generics.
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <mem_state_machine> in library <emc_common_v5_01_a> (architecture <imp>).

Analyzing hierarchy for entity <addr_counter_mux> in library <emc_common_v5_01_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 2
	C_ADDR_OFFSET = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	PARITY_TYPE_MEMORY = 0

Analyzing hierarchy for entity <counters> in library <emc_common_v5_01_a> (architecture <imp>).

Analyzing hierarchy for entity <select_param> in library <emc_common_v5_01_a> (architecture <IMP>) with generics.
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PAGEMODE_FLASH = 0
	C_PAGEMODE_FLASH_0 = 0
	C_PAGEMODE_FLASH_1 = 0
	C_PAGEMODE_FLASH_2 = 0
	C_PAGEMODE_FLASH_3 = 0
	C_PARITY_TYPE_0 = 0
	C_PARITY_TYPE_1 = 0
	C_PARITY_TYPE_2 = 0
	C_PARITY_TYPE_3 = 0
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 1
	C_SYNCH_MEM_2 = 1
	C_SYNCH_MEM_3 = 1
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	PARITY_TYPE_MEMORY = 0
	THZCNT_0 = "00100"
	THZCNT_1 = "00001"
	THZCNT_2 = "00001"
	THZCNT_3 = "00001"
	TLZCNT_0 = "00100"
	TLZCNT_1 = "00001"
	TLZCNT_2 = "00001"
	TLZCNT_3 = "00001"
	TPACC_0 = "00011"
	TPACC_1 = "00011"
	TPACC_2 = "00011"
	TPACC_3 = "00011"
	TRDCNT_0 = "01101"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWPHCNT_0 = "00010"
	TWPHCNT_1 = "00010"
	TWPHCNT_2 = "00010"
	TWPHCNT_3 = "00010"
	TWRCNT_0 = "00110"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"

Analyzing hierarchy for entity <mem_steer> in library <emc_common_v5_01_a> (architecture <imp>) with generics.
	C_ADDR_CNTR_WIDTH = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1
	C_PARITY_TYPE_MEMORY = 0

Analyzing hierarchy for entity <io_registers> in library <emc_common_v5_01_a> (architecture <imp>) with generics.
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 6

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v3_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 32
	C_DWIDTH = 33
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 8
	C_REG_WIDTH = 8
	C_RESET_VALUE = "00000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <axi_emc_0_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK> in unit <axi_emc>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN> in unit <axi_emc>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <RdClk> in unit <axi_emc>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <axi_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <axi_emc>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <Mem_DQ_T> in unit <axi_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <axi_emc>.
    Set user-defined property "IOB =  true" for signal <MEM_DQ_PARITY_I> in unit <axi_emc>.
    Set user-defined property "IOB =  true" for signal <MEM_DQ_PARITY_O> in unit <axi_emc>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <MEM_DQ_PARITY_T> in unit <axi_emc>.
    Set user-defined property "IOB =  true" for signal <MEM_DQ_PARITY_T> in unit <axi_emc>.
Entity <axi_emc_0_wrapper> analyzed. Unit <axi_emc_0_wrapper> generated.

Analyzing generic Entity <axi_emc> in library <axi_emc_v1_01_a> (Architecture <implementation>).
	C_AXI_CLK_PERIOD_PS = 10000
	C_FAMILY = "virtex5"
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_MAX_MEM_WIDTH = 32
	C_MEM0_TYPE = 2
	C_MEM0_WIDTH = 32
	C_MEM1_TYPE = 0
	C_MEM1_WIDTH = 32
	C_MEM2_TYPE = 0
	C_MEM2_WIDTH = 32
	C_MEM3_TYPE = 0
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PARITY_TYPE_MEM_0 = 0
	C_PARITY_TYPE_MEM_1 = 0
	C_PARITY_TYPE_MEM_2 = 0
	C_PARITY_TYPE_MEM_3 = 0
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_S_AXI_EN_REG = 0
	C_S_AXI_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_S_AXI_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_S_AXI_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32
	C_S_AXI_MEM_ID_WIDTH = 1
	C_S_AXI_REG_ADDR_WIDTH = 32
	C_S_AXI_REG_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_REG_DATA_WIDTH = 32
	C_S_AXI_REG_HIGHADDR = "00000000000000000000000000000000"
	C_TAVDV_PS_MEM_0 = 130000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 130000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 35000
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 7000
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 35000
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TPACC_PS_FLASH_0 = 25000
	C_TPACC_PS_FLASH_1 = 25000
	C_TPACC_PS_FLASH_2 = 25000
	C_TPACC_PS_FLASH_3 = 25000
	C_TWC_PS_MEM_0 = 13000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWPH_PS_MEM_0 = 12000
	C_TWPH_PS_MEM_1 = 12000
	C_TWPH_PS_MEM_2 = 12000
	C_TWPH_PS_MEM_3 = 12000
	C_TWP_PS_MEM_0 = 70000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc.vhd" line 2252: Unconnected output port 'IP2Bus_retry' of component 'EMC'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc.vhd" line 2252: Unconnected output port 'IP2Bus_toutSup' of component 'EMC'.
Entity <axi_emc> analyzed. Unit <axi_emc> generated.

Analyzing generic Entity <axi_emc_native_interface> in library <axi_emc_v1_01_a> (Architecture <imp>).
	AXI_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000000000000000000000000000",
	                            "0000000000000000000000000000000010000011111111111111111111111111")
	AXI_ARD_NUM_CE_ARRAY = (1)
	C_FAMILY = "virtex5"
	C_NUM_BANKS_MEM = 1
	C_S_AXI_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_S_AXI_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_S_AXI_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_S_AXI_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32
	C_S_AXI_MEM_ID_WIDTH = 1
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd" line 1086: Unconnected output port 'Addr' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd" line 1086: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd" line 1086: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd" line 1119: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <axi_emc_native_interface> analyzed. Unit <axi_emc_native_interface> generated.

Analyzing generic Entity <axi_emc_addr_gen> in library <axi_emc_v1_01_a> (Architecture <imp>).
	C_S_AXI_MEM_ADDR_WIDTH = 32
	C_S_AXI_MEM_DATA_WIDTH = 32
Entity <axi_emc_addr_gen> analyzed. Unit <axi_emc_addr_gen> generated.

Analyzing generic Entity <axi_emc_address_decode> in library <axi_emc_v1_01_a> (Architecture <imp>).
	C_ADDR_DECODE_BITS = 32
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000000000000000000000000000",
	                          "0000000000000000000000000000000010000011111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_FAMILY = "virtex5"
	C_S_AXI_ADDR_WIDTH = 32
WARNING:Xst:821 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
Entity <axi_emc_address_decode> analyzed. Unit <axi_emc_address_decode> generated.

Analyzing generic Entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DEPTH = 32
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f> analyzed. Unit <srl_fifo_rbu_f> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 6
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[5].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 218: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 224: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f>.
Entity <cntr_incr_decr_addn_f> analyzed. Unit <cntr_incr_decr_addn_f> generated.

Analyzing generic Entity <dynshreg_f> in library <proc_common_v3_00_a> (Architecture <behavioral>).
	C_DEPTH = 32
	C_DWIDTH = 33
	C_FAMILY = "virtex5"
Entity <dynshreg_f> analyzed. Unit <dynshreg_f> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 5
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <EMC> in library <emc_common_v5_01_a> (Architecture <IMP>).
	C_BUS_CLOCK_PERIOD_PS = 10000
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MEM0_BASEADDR = "10000000000000000000000000000000"
	C_MEM0_HIGHADDR = "10000011111111111111111111111111"
	C_MEM0_TYPE = 2
	C_MEM0_WIDTH = 32
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM1_TYPE = 0
	C_MEM1_WIDTH = 32
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_TYPE = 0
	C_MEM2_WIDTH = 32
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_TYPE = 0
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PAGEMODE_FLASH_0 = 0
	C_PAGEMODE_FLASH_1 = 0
	C_PAGEMODE_FLASH_2 = 0
	C_PAGEMODE_FLASH_3 = 0
	C_PARITY_TYPE_0 = 0
	C_PARITY_TYPE_1 = 0
	C_PARITY_TYPE_2 = 0
	C_PARITY_TYPE_3 = 0
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 1
	C_SYNCH_MEM_2 = 1
	C_SYNCH_MEM_3 = 1
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	C_TAVDV_PS_MEM_0 = 130000
	C_TAVDV_PS_MEM_1 = 15000
	C_TAVDV_PS_MEM_2 = 15000
	C_TAVDV_PS_MEM_3 = 15000
	C_TCEDV_PS_MEM_0 = 130000
	C_TCEDV_PS_MEM_1 = 15000
	C_TCEDV_PS_MEM_2 = 15000
	C_TCEDV_PS_MEM_3 = 15000
	C_THZCE_PS_MEM_0 = 35000
	C_THZCE_PS_MEM_1 = 7000
	C_THZCE_PS_MEM_2 = 7000
	C_THZCE_PS_MEM_3 = 7000
	C_THZOE_PS_MEM_0 = 7000
	C_THZOE_PS_MEM_1 = 7000
	C_THZOE_PS_MEM_2 = 7000
	C_THZOE_PS_MEM_3 = 7000
	C_TLZWE_PS_MEM_0 = 35000
	C_TLZWE_PS_MEM_1 = 0
	C_TLZWE_PS_MEM_2 = 0
	C_TLZWE_PS_MEM_3 = 0
	C_TPACC_PS_FLASH_0 = 25000
	C_TPACC_PS_FLASH_1 = 25000
	C_TPACC_PS_FLASH_2 = 25000
	C_TPACC_PS_FLASH_3 = 25000
	C_TWC_PS_MEM_0 = 13000
	C_TWC_PS_MEM_1 = 15000
	C_TWC_PS_MEM_2 = 15000
	C_TWC_PS_MEM_3 = 15000
	C_TWPH_PS_MEM_0 = 12000
	C_TWPH_PS_MEM_1 = 12000
	C_TWPH_PS_MEM_2 = 12000
	C_TWPH_PS_MEM_3 = 12000
	C_TWP_PS_MEM_0 = 70000
	C_TWP_PS_MEM_1 = 12000
	C_TWP_PS_MEM_2 = 12000
	C_TWP_PS_MEM_3 = 12000
Entity <EMC> analyzed. Unit <EMC> generated.

Analyzing generic Entity <ipic_if> in library <emc_common_v5_01_a> (Architecture <imp>).
	C_IPIF_DWIDTH = 32
	C_NUM_BANKS_MEM = 1
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 8
	C_REG_WIDTH = 8
	C_RESET_VALUE = "00000000"
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing Entity <mem_state_machine> in library <emc_common_v5_01_a> (Architecture <imp>).
    Set property "max_fanout = 30" for signal <write_req_ack_cmb>.
    Set property "max_fanout = 30" for signal <read_req_ack_cmb>.
    Set property "max_fanout = 30" for signal <Write_req_data_ack_cmb>.
    Set property "max_fanout = 30" for signal <Write_req_addr_ack_cmb>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[1].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[2].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[3].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[4].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[5].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
    Set user-defined property "INIT =  0" for instance <READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE> in unit <mem_state_machine>.
Entity <mem_state_machine> analyzed. Unit <mem_state_machine> generated.

Analyzing generic Entity <addr_counter_mux> in library <emc_common_v5_01_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_ADDR_OFFSET = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	PARITY_TYPE_MEMORY = 0
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[0].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[1].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[2].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[3].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[4].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[5].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[6].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[7].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[8].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[9].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[10].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[11].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[12].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[13].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[14].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[15].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[16].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[17].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[18].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[19].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[20].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[21].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[22].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[23].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[24].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[25].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[26].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[27].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[28].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[29].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[30].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <ADDRESS_STORE_GEN[31].ADDRESS_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[0].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[1].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[2].BEN_REG> in unit <addr_counter_mux>.
    Set user-defined property "INIT =  0" for instance <BEN_STORE_GEN[3].BEN_REG> in unit <addr_counter_mux>.
Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.

Analyzing Entity <counters> in library <emc_common_v5_01_a> (Architecture <imp>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "11111"
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 5
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <select_param> in library <emc_common_v5_01_a> (Architecture <IMP>).
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 0
	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_1 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_2 = 0
	C_INCLUDE_DATAWIDTH_MATCHING_3 = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MEM0_WIDTH = 32
	C_MEM1_WIDTH = 32
	C_MEM2_WIDTH = 32
	C_MEM3_WIDTH = 32
	C_NUM_BANKS_MEM = 1
	C_PAGEMODE_FLASH = 0
	C_PAGEMODE_FLASH_0 = 0
	C_PAGEMODE_FLASH_1 = 0
	C_PAGEMODE_FLASH_2 = 0
	C_PAGEMODE_FLASH_3 = 0
	C_PARITY_TYPE_0 = 0
	C_PARITY_TYPE_1 = 0
	C_PARITY_TYPE_2 = 0
	C_PARITY_TYPE_3 = 0
	C_SYNCH_MEM_0 = 0
	C_SYNCH_MEM_1 = 1
	C_SYNCH_MEM_2 = 1
	C_SYNCH_MEM_3 = 1
	C_SYNCH_PIPEDELAY_0 = 2
	C_SYNCH_PIPEDELAY_1 = 2
	C_SYNCH_PIPEDELAY_2 = 2
	C_SYNCH_PIPEDELAY_3 = 2
	PARITY_TYPE_MEMORY = 0
	THZCNT_0 = "00100"
	THZCNT_1 = "00001"
	THZCNT_2 = "00001"
	THZCNT_3 = "00001"
	TLZCNT_0 = "00100"
	TLZCNT_1 = "00001"
	TLZCNT_2 = "00001"
	TLZCNT_3 = "00001"
	TPACC_0 = "00011"
	TPACC_1 = "00011"
	TPACC_2 = "00011"
	TPACC_3 = "00011"
	TRDCNT_0 = "01101"
	TRDCNT_1 = "00010"
	TRDCNT_2 = "00010"
	TRDCNT_3 = "00010"
	TWPHCNT_0 = "00010"
	TWPHCNT_1 = "00010"
	TWPHCNT_2 = "00010"
	TWPHCNT_3 = "00010"
	TWRCNT_0 = "00110"
	TWRCNT_1 = "00001"
	TWRCNT_2 = "00001"
	TWRCNT_3 = "00001"
Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <mem_steer> in library <emc_common_v5_01_a> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2
	C_GLOBAL_DATAWIDTH_MATCH = 0
	C_GLOBAL_SYNC_MEM = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_MIN_MEM_WIDTH = 8
	C_NUM_BANKS_MEM = 1
	C_PARITY_TYPE_MEMORY = 0
    Set user-defined property "INIT =  0" for instance <ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[0].AALIGN_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[0].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[1].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[2].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[3].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[4].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[5].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[6].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[7].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[8].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[9].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[10].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[11].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[12].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[13].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[14].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[15].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[16].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[17].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[18].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[19].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[20].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[21].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[22].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[23].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[24].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[25].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[26].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[27].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[28].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[29].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[30].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <DATA_STORE_GEN[31].WRDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[0].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[1].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[2].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[1].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[2].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[3].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[4].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[5].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[6].RDDATA_REG> in unit <mem_steer>.
    Set user-defined property "INIT =  0" for instance <RDDATA_GEN[3].RDDATA_BYTE_GEN[7].RDDATA_REG> in unit <mem_steer>.
Entity <mem_steer> analyzed. Unit <mem_steer> generated.

Analyzing generic Entity <io_registers> in library <emc_common_v5_01_a> (Architecture <imp>).
	C_INCLUDE_NEGEDGE_IOREGS = 0
	C_IPIF_AWIDTH = 32
	C_MAX_MEM_WIDTH = 32
	C_NUM_BANKS_MEM = 1
Entity <io_registers> analyzed. Unit <io_registers> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <axi_emc_addr_gen>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_addr_gen.vhd".
WARNING:Xst:647 - Input <Rst_Rd_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <calc_addr_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calc_addr_11_6<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_6_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_6_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 30-bit register for signal <bus2ip_addr_i<31:2>>.
    Found 7-bit adder for signal <calc_addr_11_6>.
    Found 2-bit adder for signal <calc_addr_2>.
    Found 2-bit adder for signal <calc_addr_3>.
    Found 2-bit adder for signal <calc_addr_4>.
    Found 2-bit adder for signal <calc_addr_5>.
    Found 3-bit register for signal <internal_count>.
    Found 3-bit adder for signal <internal_count$addsub0000> created at line 233.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <axi_emc_addr_gen> synthesized.


Synthesizing Unit <axi_emc_address_decode>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_address_decode.vhd".
WARNING:Xst:646 - Signal <temp_avalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pselect_hit_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ored_ce_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <int_pselect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decode_addr_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CE_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_reg<0>>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_emc_address_decode> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 6-bit register for signal <icount_out>.
    Found 6-bit addsub for signal <icount_out$mux0000>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <dynshreg_f>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 33-bit 32-to-1 multiplexer for signal <Dout>.
    Found 1056-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 1056 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <dynshreg_f> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/select_param.vhd".
WARNING:Xst:647 - Input <Bus2IP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mem_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <psram_page_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <page_mode_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_width> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ADDR_REG_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <select_param> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/io_registers.vhd".
    Register <mem_cken_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_adv_ldn_reg> has been removed
    Found 4-bit register for signal <Mem_DQ_PARITY_I_int>.
    Found 32-bit register for signal <Mem_DQ_I_int>.
    Found 32-bit register for signal <mem_a_reg>.
    Found 1-bit register for signal <mem_adv_ldn_reg>.
    Found 4-bit register for signal <mem_ben_reg>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 32-bit register for signal <mem_dq_o_reg>.
    Found 4-bit register for signal <mem_dq_paity_o_reg>.
    Found 4-bit register for signal <mem_dq_paity_t_reg>.
    Found 32-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 4-bit register for signal <mem_qwen_reg>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred 155 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f> synthesized.


Synthesizing Unit <mem_state_machine>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/mem_state_machine.vhd".
WARNING:Xst:1305 - Output <Write_req_ack> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <original_wrce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <write_req_ack_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_wen_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_oen_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_cen_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_cnt_rst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_cnt_ce_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <crnt_state>.
    Using one-hot encoding for signal <next_state>.
    Found 1-bit register for signal <Addr_align_rd>.
    Found 1-bit register for signal <addr_align_rd_d1>.
    Found 1-bit register for signal <Bus2IP_Mem_CS_d1>.
    Found 1-bit register for signal <Bus2IP_Mem_CS_d2>.
    Found 1-bit register for signal <Bus2IP_RdReq_d1>.
    Found 1-bit register for signal <Bus2IP_RdReq_d2>.
    Found 8-bit register for signal <crnt_state>.
    Found 1-bit register for signal <cs_strobe_reg>.
    Found 1-bit register for signal <new_page_d1>.
    Found 1-bit register for signal <read_ack_reg>.
    Found 1-bit register for signal <read_break_reg_d1>.
    Found 1-bit register for signal <read_data_en_reg>.
    Found 1-bit register for signal <transaction_complete_reg>.
    Found 1-bit register for signal <transaction_done_reg>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <mem_state_machine> synthesized.


Synthesizing Unit <addr_counter_mux>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:647 - Input <Cycle_cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Datawidth_match> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2Mem_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cycle_cnt_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_strobe_c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Addr_align> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <par_error_addr> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <CS_par_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <reduced_low_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reduced_high_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reduced_16_3_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reduced_16_2_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reduced_16_1_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reduced_16_0_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <par_error_addr_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_end_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_suffix> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_align_32_64> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cycle_End_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <mem_steer>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/mem_steer.vhd".
WARNING:Xst:647 - Input <Synch_mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Two_pipe_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Parity_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Write_req_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mem_CS<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemSteer_Mem_DQ_prty_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_data_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MemSteer_Mem_DQ_prty_T> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <address_strobe_c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <be_strobe_c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ns_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Parity_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_align> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_data_parity_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_data_parity_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <write_data_parity_cmb> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <write_data_parity> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_parity_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_parity> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_parity_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_parity> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_en_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_en_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_data_ce<4:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_ack_d<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_dqt_parity_t_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dqt_parity_t_async> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_dq_t_cmb<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dq_t_cmb<1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dq_parity_t_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_align_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_align_d<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_align_d<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Read_req_ack_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_Mem_CS_del> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <mem_dqt_t_d>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mem_steer> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_7$xor0000>.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_4$xor0000>.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 321.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq_emc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <stop_init_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reload_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reload_address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ack_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <first_rd_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clear_pend_wrreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clear_pend_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2Bus_WrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2Bus_RdAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2Bus_AddrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IP2Bus_AddrAck_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <bus2ip_mem_cs_reg>.
    Found 1-bit register for signal <bus2Mem_CS_reduce_reg>.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0000> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0001> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0002> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0003> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0004> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0005> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0006> created at line 381.
    Found 1-bit xor2 for signal <diff_addr_rd_ack$xor0007> created at line 381.
    Found 1-bit register for signal <pend_rdreq>.
    Found 1-bit register for signal <pend_wrreq>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <counters>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/counters.vhd".
Unit <counters> synthesized.


Synthesizing Unit <axi_emc_native_interface>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc_native_interface.vhd".
WARNING:Xst:647 - Input <S_AXI_MEM_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_ARSIZE<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_AWSIZE<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_MEM_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wready_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrce_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_addr_transaction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_single_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_single_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_ip2bus_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <second_last_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_axi_mem_wready_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_axi_mem_awready_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_axi_mem_arready_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdce_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_fifo_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pselect_hit_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_space_in_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_rd_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_rd_data_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <last_fifo_data> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <last_burst_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ip2bus_errack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bvalid_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rnw_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_sm_ps_WR_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_sm_ps_WR_WAIT_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State wr_resp is never reached in FSM <emc_addr_ps>.
    Found finite state machine <FSM_0> for signal <emc_addr_ps>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 27                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | S_AXI_ACLK                (rising_edge)        |
    | Reset              | S_AXI_ARESETN             (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <active_high_rst>.
    Found 1-bit register for signal <addr_sm_ps_IDLE_reg>.
    Found 8-bit down counter for signal <burst_addr_cnt>.
    Found 8-bit down counter for signal <burst_data_cnt>.
    Found 8-bit register for signal <burstlength_reg>.
    Found 4-bit register for signal <bus2ip_BE_reg>.
    Found 1-bit register for signal <bus2ip_burst_reg>.
    Found 32-bit register for signal <bus2ip_data_reg>.
    Found 1-bit register for signal <bus2ip_rd_req_reg>.
    Found 1-bit register for signal <bus2ip_wr_req_reg>.
    Found 2-bit register for signal <derived_burst_reg>.
    Found 4-bit register for signal <derived_len_reg>.
    Found 2-bit register for signal <derived_size_reg>.
    Found 1-bit register for signal <last_data_acked>.
    Found 8-bit down counter for signal <rd_data_count>.
    Found 1-bit register for signal <RdFIFO_Space_two_int>.
    Found 1-bit register for signal <rnw_reg>.
    Found 1-bit register for signal <rw_flag_reg>.
    Found 1-bit register for signal <s_axi_mem_bid_reg<0>>.
    Found 2-bit register for signal <s_axi_mem_bresp_reg>.
    Found 1-bit register for signal <s_axi_mem_bvalid_reg>.
    Found 1-bit register for signal <s_axi_mem_rid_reg<0>>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <type_of_xfer_reg>.
    Found 1-bit xor2 for signal <updn_cnt_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  68 D-type flip-flop(s).
Unit <axi_emc_native_interface> synthesized.


Synthesizing Unit <EMC>.
    Related source file is "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v5_01_a/hdl/vhdl/emc.vhd".
WARNING:Xst:1780 - Signal <par_error_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_be_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_Strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_cs_reg_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_align> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Tlz_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Thz_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <EMC> synthesized.


Synthesizing Unit <axi_emc>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_emc_v1_01_a/hdl/vhdl/axi_emc.vhd".
WARNING:Xst:647 - Input <S_AXI_REG_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Mem_CRE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <S_AXI_REG_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_REG_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_single_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_single_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <psram_page_mode> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <parity_error_adrss> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parity_error_MEM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <or_reduced_rdce_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_wrreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_cs_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_addr_temp<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_addr_reg<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <bus2ip_reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axi_emc> synthesized.


Synthesizing Unit <axi_emc_0_wrapper>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/flash_configuration/hw/hdl/axi_emc_0_wrapper.vhd".
Unit <axi_emc_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 8-bit down counter                                    : 3
# Registers                                            : 130
 1-bit register                                        : 78
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 6
 33-bit register                                       : 32
 4-bit register                                        : 7
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 31-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 33-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 23
 1-bit xor2                                            : 23

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps/FSM> on signal <emc_addr_ps[1:7]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0000001
 rd      | 0000100
 rd_last | 0000010
 wr      | 0010000
 wr_wait | 0100000
 wr_resp | unreached
 wr_last | 0001000
 resp    | 1000000
---------------------

Synthesizing (advanced) Unit <dynshreg_f>.
	Found 32-bit dynamic shift register for signal <Dout<32>>.
	Found 32-bit dynamic shift register for signal <Dout<31>>.
	Found 32-bit dynamic shift register for signal <Dout<30>>.
	Found 32-bit dynamic shift register for signal <Dout<29>>.
	Found 32-bit dynamic shift register for signal <Dout<28>>.
	Found 32-bit dynamic shift register for signal <Dout<27>>.
	Found 32-bit dynamic shift register for signal <Dout<26>>.
	Found 32-bit dynamic shift register for signal <Dout<25>>.
	Found 32-bit dynamic shift register for signal <Dout<24>>.
	Found 32-bit dynamic shift register for signal <Dout<23>>.
	Found 32-bit dynamic shift register for signal <Dout<22>>.
	Found 32-bit dynamic shift register for signal <Dout<21>>.
	Found 32-bit dynamic shift register for signal <Dout<20>>.
	Found 32-bit dynamic shift register for signal <Dout<19>>.
	Found 32-bit dynamic shift register for signal <Dout<18>>.
	Found 32-bit dynamic shift register for signal <Dout<17>>.
	Found 32-bit dynamic shift register for signal <Dout<16>>.
	Found 32-bit dynamic shift register for signal <Dout<15>>.
	Found 32-bit dynamic shift register for signal <Dout<14>>.
	Found 32-bit dynamic shift register for signal <Dout<13>>.
	Found 32-bit dynamic shift register for signal <Dout<12>>.
	Found 32-bit dynamic shift register for signal <Dout<11>>.
	Found 32-bit dynamic shift register for signal <Dout<10>>.
	Found 32-bit dynamic shift register for signal <Dout<9>>.
	Found 32-bit dynamic shift register for signal <Dout<8>>.
	Found 32-bit dynamic shift register for signal <Dout<7>>.
	Found 32-bit dynamic shift register for signal <Dout<6>>.
	Found 32-bit dynamic shift register for signal <Dout<5>>.
	Found 32-bit dynamic shift register for signal <Dout<4>>.
	Found 32-bit dynamic shift register for signal <Dout<3>>.
	Found 32-bit dynamic shift register for signal <Dout<2>>.
	Found 32-bit dynamic shift register for signal <Dout<1>>.
	Found 32-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 1
# Counters                                             : 3
 8-bit down counter                                    : 3
# Registers                                            : 492
 Flip-Flops                                            : 492
# Shift Registers                                      : 33
 32-bit dynamic shift register                         : 33
# Comparators                                          : 1
 31-bit comparator greatequal                          : 1
# Xors                                                 : 23
 1-bit xor2                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mem_adv_ldn_reg> (without init value) has a constant value of 0 in block <io_registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_mem_bresp_reg_0> (without init value) has a constant value of 0 in block <axi_emc_native_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_mem_bresp_reg_1> (without init value) has a constant value of 0 in block <axi_emc_native_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <crnt_state_6> has a constant value of 0 in block <mem_state_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <new_page_d1> of sequential type is unconnected in block <mem_state_machine>.
WARNING:Xst:2677 - Node <internal_count_2> of sequential type is unconnected in block <axi_emc_addr_gen>.
INFO:Xst:2261 - The FF/Latch <emc_addr_ps_FSM_FFd7> in Unit <axi_emc_native_interface> is equivalent to the following FF/Latch, which will be removed : <addr_sm_ps_IDLE_reg> 

Optimizing unit <axi_emc_0_wrapper> ...

Optimizing unit <axi_emc_addr_gen> ...

Optimizing unit <axi_emc_address_decode> ...

Optimizing unit <counter_f> ...

Optimizing unit <dynshreg_f> ...

Optimizing unit <io_registers> ...

Optimizing unit <cntr_incr_decr_addn_f> ...

Optimizing unit <mem_state_machine> ...

Optimizing unit <addr_counter_mux> ...

Optimizing unit <mem_steer> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <srl_fifo_rbu_f> ...

Optimizing unit <ipic_if> ...

Optimizing unit <counters> ...

Optimizing unit <axi_emc_native_interface> ...

Optimizing unit <EMC> ...
WARNING:Xst:1710 - FF/Latch <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_align_rd_d1> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_paity_o_reg_3> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_paity_o_reg_2> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_paity_o_reg_1> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_paity_o_reg_0> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Addr_align_rd> (without init value) has a constant value of 0 in block <axi_emc_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/underflow_i> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/overflow_i> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/UPDN_COUNTER_I/icount_out_5> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/cs_strobe_reg> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_data_en_reg> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_PARITY_I_int_3> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_PARITY_I_int_2> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_PARITY_I_int_1> of sequential type is unconnected in block <axi_emc_0_wrapper>.
WARNING:Xst:2677 - Node <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_PARITY_I_int_0> of sequential type is unconnected in block <axi_emc_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <axi_emc_0/EMC_CTRL_I/IPIC_IF_I/bus2ip_mem_cs_reg> in Unit <axi_emc_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_Mem_CS_d1> 
INFO:Xst:2261 - The FF/Latch <axi_emc_0/bus2ip_reset> in Unit <axi_emc_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/active_high_rst> 
INFO:Xst:2261 - The FF/Latch <axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <axi_emc_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_emc_0/EMC_CTRL_I/MEM_STEER_I/mem_dqt_t_d> 
INFO:Xst:2261 - The FF/Latch <axi_emc_0/EMC_CTRL_I/IPIC_IF_I/bus2Mem_CS_reduce_reg> in Unit <axi_emc_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_Mem_CS_d2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 497
 Flip-Flops                                            : 497

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/axi_emc_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 501

Cell Usage :
# BELS                             : 544
#      GND                         : 1
#      INV                         : 10
#      LUT2                        : 46
#      LUT3                        : 72
#      LUT4                        : 29
#      LUT5                        : 67
#      LUT6                        : 109
#      MULT_AND                    : 46
#      MUXCY                       : 67
#      MUXCY_L                     : 6
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 497
#      FD                          : 2
#      FDE                         : 19
#      FDR                         : 171
#      FDRE                        : 221
#      FDRS                        : 4
#      FDRSE                       : 4
#      FDS                         : 55
#      FDSE                        : 21
# Shift Registers                  : 33
#      SRLC32E                     : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:             429  out of  149760     0%  
 Number of Slice LUTs:                  366  out of  149760     0%  
    Number used as Logic:               333  out of  149760     0%  
    Number used as Memory:               33  out of  39360     0%  
       Number used as SRL:               33

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    610
   Number with an unused Flip Flop:     181  out of    610    29%  
   Number with an unused LUT:           244  out of    610    40%  
   Number of fully used LUT-FF pairs:   185  out of    610    30%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                         501
 Number of bonded IOBs:                   0  out of    680     0%  
    IOB Flip Flops/Latches:              68

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(axi_emc_0/bus2ip_reset)                             | 498   |
RdClk                              | NONE(axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31)| 32    |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.978ns (Maximum Frequency: 200.868MHz)
   Minimum input arrival time before clock: 3.235ns
   Maximum output required time after clock: 3.305ns
   Maximum combinational path delay: 1.063ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 4.978ns (frequency: 200.868MHz)
  Total number of paths / destination ports: 67830 / 1189
-------------------------------------------------------------------------
Delay:               4.978ns (Levels of Logic = 14)
  Source:            axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/single_transfer_reg (FF)
  Destination:       axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/single_transfer_reg to axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.396   0.828  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/single_transfer_reg (axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/single_transfer_reg)
     LUT5:I0->O            3   0.086   0.421  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/last_data_cmb_or0000_SW2 (N107)
     LUT6:I5->O            2   0.086   0.604  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/rst_rdce_cmb1_SW1 (N126)
     LUT6:I3->O           14   0.086   0.472  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/Bus2Mem_RdReq_int1 (axi_emc_0/EMC_CTRL_I/bus2Mem_RdReq)
     LUT6:I5->O            4   0.086   0.500  axi_emc_0/EMC_CTRL_I/MEM_STEER_I/Mem2Bus_RdAddrAck1_SW0 (N119)
     LUT6:I4->O           20   0.086   0.500  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_AddrAck1 (axi_emc_0/ip2bus_addrack)
     LUT3:I2->O            1   0.086   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/q_i_ns_7_mux00001 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/q_i_ns<7>)
     MUXCY:S->O            1   0.305   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[7].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<7>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[6].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<6>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[5].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<5>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<4>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[3].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<3>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[2].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<2>)
     MUXCY:CI->O           1   0.023   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[1].MUXCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/cry<1>)
     XORCY:CI->O           1   0.300   0.000  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].XORCY_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/xorcy_out<0>)
     FDRE:D                   -0.022          axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1
    ----------------------------------------
    Total                      4.978ns (1.653ns logic, 3.325ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 2416 / 361
-------------------------------------------------------------------------
Offset:              3.235ns (Levels of Logic = 6)
  Source:            S_AXI_MEM_AWVALID (PAD)
  Destination:       axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_3 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_MEM_AWVALID to axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O           15   0.086   0.552  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd5-In11 (S_AXI_MEM_ARREADY)
     LUT6:I4->O            1   0.086   0.000  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/rnw_cmb_G (N205)
     MUXF7:I1->O          76   0.214   0.602  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/rnw_cmb (axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/rnw_cmb)
     LUT5:I3->O            8   0.086   0.933  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_and00021 (axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_and0002)
     LUT6:I0->O            1   0.086   0.000  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_mux0000<1>_G (N213)
     MUXF7:I1->O           1   0.214   0.000  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_mux0000<1> (axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_mux0000<1>)
     FDRE:D                   -0.022          axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg_1
    ----------------------------------------
    Total                      3.235ns (1.148ns logic, 2.087ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RdClk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.000ns (Levels of Logic = 0)
  Source:            Mem_DQ_I<24> (PAD)
  Destination:       axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31 (FF)
  Destination Clock: RdClk rising

  Data Path: Mem_DQ_I<24> to axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:D                    -0.022          axi_emc_0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 210 / 155
-------------------------------------------------------------------------
Offset:              3.305ns (Levels of Logic = 4)
  Source:            axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 (FF)
  Destination:       S_AXI_MEM_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 to S_AXI_MEM_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.396   0.828  axi_emc_0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 (axi_emc_0/EMC_CTRL_I/IPIC_IF_I/burst_cnt_i<4>)
     LUT5:I0->O            1   0.086   0.412  axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_addr_ack_cmb42_SW0 (N157)
     LUT6:I5->O            2   0.086   0.604  axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_addr_ack_cmb42 (axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_addr_ack_cmb42)
     LUT6:I3->O           14   0.086   0.722  axi_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_addr_ack_cmb75 (axi_emc_0/ip2bus_wrack)
     LUT5:I1->O            0   0.086   0.000  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/wready_cmb1 (S_AXI_MEM_WREADY)
    ----------------------------------------
    Total                      3.305ns (0.740ns logic, 2.565ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Delay:               1.063ns (Levels of Logic = 2)
  Source:            S_AXI_MEM_AWVALID (PAD)
  Destination:       S_AXI_MEM_WREADY (PAD)

  Data Path: S_AXI_MEM_AWVALID to S_AXI_MEM_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I1->O            7   0.086   0.515  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_cmb11 (S_AXI_MEM_AWREADY)
     LUT5:I3->O            0   0.086   0.000  axi_emc_0/AXI_EMC_NATIVE_INTERFACE_I/wready_cmb1 (S_AXI_MEM_WREADY)
    ----------------------------------------
    Total                      1.063ns (0.548ns logic, 0.515ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
WARNING:Xst:615 - Flip flop associated with net S_AXI_REG_RDATA<0> not found, property IOB not attached.


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.74 secs
 
--> 


Total memory usage is 853756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  315 (   0 filtered)
Number of infos    :    9 (   0 filtered)

