

================================================================
== Vitis HLS Report for 'Block_split5_proc'
================================================================
* Date:           Wed Feb 23 11:16:20 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.367 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%t1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %t1" [src/xf_colordetect_accel_stream.cpp:210]   --->   Operation 3 'read' 't1_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 4 [1/1] (1.96ns)   --->   "%icmp_ln210 = icmp_slt  i32 %t1_read, i32 9" [src/xf_colordetect_accel_stream.cpp:210]   --->   Operation 4 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idxprom21_i = zext i32 %t1_read" [src/xf_colordetect_accel_stream.cpp:210]   --->   Operation 5 'zext' 'idxprom21_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%low_t_addr = getelementptr i8 %low_t, i64 0, i64 %idxprom21_i" [src/xf_colordetect_accel_stream.cpp:213]   --->   Operation 6 'getelementptr' 'low_t_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.75ns)   --->   "%low_t_load = load i4 %low_t_addr" [src/xf_colordetect_accel_stream.cpp:213]   --->   Operation 7 'load' 'low_t_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%high_t_addr = getelementptr i8 %high_t, i64 0, i64 %idxprom21_i" [src/xf_colordetect_accel_stream.cpp:218]   --->   Operation 8 'getelementptr' 'high_t_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.75ns)   --->   "%high_t_load = load i4 %high_t_addr" [src/xf_colordetect_accel_stream.cpp:218]   --->   Operation 9 'load' 'high_t_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %t1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (1.75ns)   --->   "%low_t_load = load i4 %low_t_addr" [src/xf_colordetect_accel_stream.cpp:213]   --->   Operation 11 'load' 'low_t_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 12 [1/2] (1.75ns)   --->   "%high_t_load = load i4 %high_t_addr" [src/xf_colordetect_accel_stream.cpp:218]   --->   Operation 12 'load' 'high_t_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.44ns)   --->   "%select_ln210 = select i1 %icmp_ln210, i8 %low_t_load, i8 %high_t_load" [src/xf_colordetect_accel_stream.cpp:210]   --->   Operation 13 'select' 'select_ln210' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i8 %select_ln210" [src/xf_colordetect_accel_stream.cpp:213]   --->   Operation 14 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %t2, i32 %zext_ln213" [src/xf_colordetect_accel_stream.cpp:213]   --->   Operation 15 'write' 'write_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ low_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ high_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t1_read           (read         ) [ 000]
icmp_ln210        (icmp         ) [ 001]
idxprom21_i       (zext         ) [ 000]
low_t_addr        (getelementptr) [ 001]
high_t_addr       (getelementptr) [ 001]
specinterface_ln0 (specinterface) [ 000]
low_t_load        (load         ) [ 000]
high_t_load       (load         ) [ 000]
select_ln210      (select       ) [ 000]
zext_ln213        (zext         ) [ 000]
write_ln213       (write        ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="low_t">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="high_t">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="t1_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t1_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln213_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln213/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="low_t_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="32" slack="0"/>
<pin id="47" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_t_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_t_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="high_t_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_t_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_t_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln210_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="5" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="idxprom21_i_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom21_i/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="select_ln210_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln210/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln213_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="icmp_ln210_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln210 "/>
</bind>
</comp>

<comp id="98" class="1005" name="low_t_addr_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="low_t_addr "/>
</bind>
</comp>

<comp id="103" class="1005" name="high_t_addr_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="high_t_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="30" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="30" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="80"><net_src comp="75" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="86"><net_src comp="50" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="63" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="96"><net_src comp="69" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="101"><net_src comp="43" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="106"><net_src comp="56" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t2 | {2 }
 - Input state : 
	Port: Block_.split5_proc : t1 | {1 }
	Port: Block_.split5_proc : low_t | {1 2 }
	Port: Block_.split5_proc : high_t | {1 2 }
  - Chain level:
	State 1
		low_t_addr : 1
		low_t_load : 2
		high_t_addr : 1
		high_t_load : 2
	State 2
		select_ln210 : 1
		zext_ln213 : 2
		write_ln213 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln210_fu_69    |    0    |    12   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln210_fu_81   |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |    t1_read_read_fu_30   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln213_write_fu_36 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    idxprom21_i_fu_75    |    0    |    0    |
|          |     zext_ln213_fu_88    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    20   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|high_t_addr_reg_103|    4   |
| icmp_ln210_reg_93 |    1   |
| low_t_addr_reg_98 |    4   |
+-------------------+--------+
|       Total       |    9   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_50 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_63 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  2.596  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |    9   |   38   |
+-----------+--------+--------+--------+
