// Seed: 2926866435
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    inout id_1,
    input id_2
);
  logic id_3 = id_0;
endmodule
