BEGIN test 12 of 168 with topology 80-400:.............26/12/2020 - 13:00:16
test command:	bash /home/mms/rootsim-models/start.sh -q -g -s --cat=/home/mms/test/catalog --top=/home/mms/test/topologies/80-400.txt rootsim parallel --wt=5 --sched=FIFO --preempt --sim_processing --timeout=1000000 --lp_aggregation=regional --threads-less-than-lps --redir_compilation_messages=/dev/null --out=/home/mms/test/performance_tests/80-400/target_generation_simulation-seed_-1-timeout_1000000-rootsim-parallel-threads_5-FIFO-preempt_yes-sim_proc_yes-lp_aggr_regional
results path: /home/mms/test/performance_tests/80-400/target_generation_simulation-seed_-1-timeout_1000000-rootsim-parallel-threads_5-FIFO-preempt_yes-sim_proc_yes-lp_aggr_regional
Script started on 2020-12-26 13:01:48+01:00 [TERM="screen.xterm-256color" TTY="/dev/pts/2" COLUMNS="190" LINES="50"]
Starting generator...
Done.
Setting up folders for binary files...
Done.
Creating binary files...
creating LP.txt
Done.
Starting simulation...
Using ROOT-Sim as the simulation platform.
Removing previous output files..
Done.
Compiling model...
Done, executable is called "simulation_rootsim" and can be found in the "/home/mms/test/performance_tests/80-400/target_generation_simulation-seed_-1-timeout_1000000-rootsim-parallel-threads_5-FIFO-preempt_yes-sim_proc_yes-lp_aggr_regional" folder.
Executing model...
Parallel execution with 5 threads.
****************************
*  ROOT-Sim Configuration  *
****************************
Kernels: 1
Cores: 40 available, 5 used
Number of Logical Processes: 80
Output Statistics Directory: outputs
Scheduler: stf
GVT Time Period: 1.00 seconds
Checkpointing Type: periodic
Checkpointing Period: 10
Snapshot Reconstruction Type: full
Halt Simulation After: 1000000
LPs Distribution Mode across Kernels: block
Check Termination Mode: normal
Set Seed: 0
Initializing LPs... done
****************************
*    Simulation Started    *
****************************
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
Initializing an additional area
TIME BARRIER 2103.872656
TIME BARRIER 3739.580671
TIME BARRIER 6991.477684
TIME BARRIER 11122.076793
TIME BARRIER 16907.388610
TIME BARRIER 23931.378394
TIME BARRIER 31583.712845
TIME BARRIER 39648.132822
TIME BARRIER 48228.410729
TIME BARRIER 57469.570360
TIME BARRIER 63771.123393
TIME BARRIER 69546.443756
TIME BARRIER 74777.967183
TIME BARRIER 80118.697538
TIME BARRIER 85651.905727
TIME BARRIER 91195.661343
TIME BARRIER 96847.802468
TIME BARRIER 102489.818638
TIME BARRIER 108177.944248
TIME BARRIER 114086.051640
TIME BARRIER 120078.247629
TIME BARRIER 126176.278814
TIME BARRIER 132654.770643
TIME BARRIER 138229.378916
TIME BARRIER 143521.617934
TIME BARRIER 148400.097465
TIME BARRIER 153352.576805
TIME BARRIER 158600.996664
TIME BARRIER 163527.729403
TIME BARRIER 168480.609664
TIME BARRIER 173789.529487
TIME BARRIER 178647.460540
MEM CPU 168.29 MEM 60396544 MAXMEM 60396544 STALE 0 MAXMEM_RSS 59569244
<time name="ALL">166610</time>

Script done on 2020-12-26 13:02:26+01:00 [COMMAND_EXIT_CODE="143"]
test 80-400 FAILED at 26/12/2020 - 13:02:26 with error code 143


MAX RETRY (2) reached! SKIPPING
