[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FileTypespec/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FileTypespec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<136> s<135> l<1:1> el<1:0>
n<> u<2> t<Package> p<22> s<3> l<1:1> el<1:8>
n<foo_flags> u<3> t<StringConst> p<22> s<19> l<1:9> el<1:18>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<14> s<13> l<2:18> el<2:24>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
n<a> u<10> t<StringConst> p<11> l<3:11> el<3:12>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:11> el<3:12>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:11> el<3:12>
n<> u<13> t<Struct_union_member> p<14> c<9> l<3:5> el<3:13>
n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:11> el<4:4>
n<common_flags_t> u<15> t<StringConst> p<16> l<4:5> el<4:19>
n<> u<16> t<Type_declaration> p<17> c<14> l<2:3> el<4:20>
n<> u<17> t<Data_declaration> p<18> c<16> l<2:3> el<4:20>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:3> el<4:20>
n<> u<19> t<Package_item> p<22> c<18> s<21> l<2:3> el<4:20>
n<foo_flags> u<20> t<StringConst> p<22> l<5:14> el<5:23>
n<> u<21> t<Endpackage> p<22> s<20> l<5:1> el<5:11>
n<> u<22> t<Package_declaration> p<23> c<2> l<1:1> el<5:23>
n<> u<23> t<Description> p<135> c<22> s<49> l<1:1> el<5:23>
n<> u<24> t<Package> p<48> s<25> l<8:1> el<8:8>
n<fooes> u<25> t<StringConst> p<48> s<45> l<8:9> el<8:14>
n<> u<26> t<IntVec_TypeLogic> p<37> s<36> l<10:16> el<10:21>
n<1> u<27> t<IntConst> p<28> l<10:23> el<10:24>
n<> u<28> t<Primary_literal> p<29> c<27> l<10:23> el<10:24>
n<> u<29> t<Constant_primary> p<30> c<28> l<10:23> el<10:24>
n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<10:23> el<10:24>
n<0> u<31> t<IntConst> p<32> l<10:25> el<10:26>
n<> u<32> t<Primary_literal> p<33> c<31> l<10:25> el<10:26>
n<> u<33> t<Constant_primary> p<34> c<32> l<10:25> el<10:26>
n<> u<34> t<Constant_expression> p<35> c<33> l<10:25> el<10:26>
n<> u<35> t<Constant_range> p<36> c<30> l<10:23> el<10:26>
n<> u<36> t<Packed_dimension> p<37> c<35> l<10:22> el<10:27>
n<> u<37> t<Enum_base_type> p<40> c<26> s<39> l<10:16> el<10:27>
n<a> u<38> t<StringConst> p<39> l<11:5> el<11:6>
n<> u<39> t<Enum_name_declaration> p<40> c<38> l<11:5> el<11:6>
n<> u<40> t<Data_type> p<42> c<37> s<41> l<10:11> el<12:4>
n<classes> u<41> t<StringConst> p<42> l<12:5> el<12:12>
n<> u<42> t<Type_declaration> p<43> c<40> l<10:3> el<12:13>
n<> u<43> t<Data_declaration> p<44> c<42> l<10:3> el<12:13>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<10:3> el<12:13>
n<> u<45> t<Package_item> p<48> c<44> s<47> l<10:3> el<12:13>
n<fooes> u<46> t<StringConst> p<48> l<14:14> el<14:19>
n<> u<47> t<Endpackage> p<48> s<46> l<14:1> el<14:11>
n<> u<48> t<Package_declaration> p<49> c<24> l<8:1> el<14:19>
n<> u<49> t<Description> p<135> c<48> s<69> l<8:1> el<14:19>
n<> u<50> t<Struct_keyword> p<51> l<16:9> el<16:15>
n<> u<51> t<Struct_union> p<63> c<50> s<52> l<16:9> el<16:15>
n<> u<52> t<Packed_keyword> p<63> s<62> l<16:16> el<16:22>
n<fooes> u<53> t<StringConst> p<54> l<17:3> el<17:8>
n<> u<54> t<Class_type> p<55> c<53> l<17:3> el<17:8>
n<> u<55> t<Class_scope> p<57> c<54> s<56> l<17:3> el<17:10>
n<classes> u<56> t<StringConst> p<57> l<17:10> el<17:17>
n<> u<57> t<Data_type> p<58> c<55> l<17:3> el<17:17>
n<> u<58> t<Data_type_or_void> p<62> c<57> s<61> l<17:3> el<17:17>
n<b> u<59> t<StringConst> p<60> l<17:18> el<17:19>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<17:18> el<17:19>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<17:18> el<17:19>
n<> u<62> t<Struct_union_member> p<63> c<58> l<17:3> el<17:20>
n<> u<63> t<Data_type> p<65> c<51> s<64> l<16:9> el<18:2>
n<padded_fooes_t> u<64> t<StringConst> p<65> l<18:3> el<18:17>
n<> u<65> t<Type_declaration> p<66> c<63> l<16:1> el<18:18>
n<> u<66> t<Data_declaration> p<67> c<65> l<16:1> el<18:18>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<16:1> el<18:18>
n<> u<68> t<Package_item> p<69> c<67> l<16:1> el<18:18>
n<> u<69> t<Description> p<135> c<68> s<96> l<16:1> el<18:18>
n<> u<70> t<Union_keyword> p<71> l<20:9> el<20:14>
n<> u<71> t<Struct_union> p<90> c<70> s<72> l<20:9> el<20:14>
n<> u<72> t<Packed_keyword> p<90> s<82> l<20:15> el<20:21>
n<foo_flags> u<73> t<StringConst> p<74> l<21:3> el<21:12>
n<> u<74> t<Class_type> p<75> c<73> l<21:3> el<21:12>
n<> u<75> t<Class_scope> p<77> c<74> s<76> l<21:3> el<21:14>
n<common_flags_t> u<76> t<StringConst> p<77> l<21:14> el<21:28>
n<> u<77> t<Data_type> p<78> c<75> l<21:3> el<21:28>
n<> u<78> t<Data_type_or_void> p<82> c<77> s<81> l<21:3> el<21:28>
n<atype_t> u<79> t<StringConst> p<80> l<21:30> el<21:37>
n<> u<80> t<Variable_decl_assignment> p<81> c<79> l<21:30> el<21:37>
n<> u<81> t<List_of_variable_decl_assignments> p<82> c<80> l<21:30> el<21:37>
n<> u<82> t<Struct_union_member> p<90> c<78> s<89> l<21:3> el<21:38>
n<padded_fooes_t> u<83> t<StringConst> p<84> l<22:3> el<22:17>
n<> u<84> t<Data_type> p<85> c<83> l<22:3> el<22:17>
n<> u<85> t<Data_type_or_void> p<89> c<84> s<88> l<22:3> el<22:17>
n<btype_t> u<86> t<StringConst> p<87> l<22:23> el<22:30>
n<> u<87> t<Variable_decl_assignment> p<88> c<86> l<22:23> el<22:30>
n<> u<88> t<List_of_variable_decl_assignments> p<89> c<87> l<22:23> el<22:30>
n<> u<89> t<Struct_union_member> p<90> c<85> l<22:3> el<22:31>
n<> u<90> t<Data_type> p<92> c<71> s<91> l<20:9> el<23:2>
n<top_flag_t> u<91> t<StringConst> p<92> l<23:3> el<23:13>
n<> u<92> t<Type_declaration> p<93> c<90> l<20:1> el<23:14>
n<> u<93> t<Data_declaration> p<94> c<92> l<20:1> el<23:14>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<20:1> el<23:14>
n<> u<95> t<Package_item> p<96> c<94> l<20:1> el<23:14>
n<> u<96> t<Description> p<135> c<95> s<134> l<20:1> el<23:14>
n<module> u<97> t<Module_keyword> p<116> s<98> l<25:1> el<25:7>
n<top> u<98> t<StringConst> p<116> s<115> l<25:8> el<25:11>
n<> u<99> t<PortDir_Inp> p<104> s<103> l<25:12> el<25:17>
n<top_flag_t> u<100> t<StringConst> p<101> l<25:18> el<25:28>
n<> u<101> t<Data_type> p<102> c<100> l<25:18> el<25:28>
n<> u<102> t<Data_type_or_implicit> p<103> c<101> l<25:18> el<25:28>
n<> u<103> t<Net_port_type> p<104> c<102> l<25:18> el<25:28>
n<> u<104> t<Net_port_header> p<106> c<99> s<105> l<25:12> el<25:28>
n<a> u<105> t<StringConst> p<106> l<25:29> el<25:30>
n<> u<106> t<Ansi_port_declaration> p<115> c<104> s<114> l<25:12> el<25:30>
n<> u<107> t<PortDir_Out> p<112> s<111> l<25:33> el<25:39>
n<top_flag_t> u<108> t<StringConst> p<109> l<25:40> el<25:50>
n<> u<109> t<Data_type> p<110> c<108> l<25:40> el<25:50>
n<> u<110> t<Data_type_or_implicit> p<111> c<109> l<25:40> el<25:50>
n<> u<111> t<Net_port_type> p<112> c<110> l<25:40> el<25:50>
n<> u<112> t<Net_port_header> p<114> c<107> s<113> l<25:33> el<25:50>
n<b> u<113> t<StringConst> p<114> l<25:51> el<25:52>
n<> u<114> t<Ansi_port_declaration> p<115> c<112> l<25:33> el<25:52>
n<> u<115> t<List_of_port_declarations> p<116> c<106> l<25:11> el<25:53>
n<> u<116> t<Module_ansi_header> p<133> c<97> s<131> l<25:1> el<25:54>
n<b> u<117> t<StringConst> p<118> l<26:10> el<26:11>
n<> u<118> t<Ps_or_hierarchical_identifier> p<121> c<117> s<120> l<26:10> el<26:11>
n<> u<119> t<Constant_bit_select> p<120> l<26:12> el<26:12>
n<> u<120> t<Constant_select> p<121> c<119> l<26:12> el<26:12>
n<> u<121> t<Net_lvalue> p<126> c<118> s<125> l<26:10> el<26:11>
n<a> u<122> t<StringConst> p<123> l<26:14> el<26:15>
n<> u<123> t<Primary_literal> p<124> c<122> l<26:14> el<26:15>
n<> u<124> t<Primary> p<125> c<123> l<26:14> el<26:15>
n<> u<125> t<Expression> p<126> c<124> l<26:14> el<26:15>
n<> u<126> t<Net_assignment> p<127> c<121> l<26:10> el<26:15>
n<> u<127> t<List_of_net_assignments> p<128> c<126> l<26:10> el<26:15>
n<> u<128> t<Continuous_assign> p<129> c<127> l<26:3> el<26:16>
n<> u<129> t<Module_common_item> p<130> c<128> l<26:3> el<26:16>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<26:3> el<26:16>
n<> u<131> t<Non_port_module_item> p<133> c<130> s<132> l<26:3> el<26:16>
n<> u<132> t<Endmodule> p<133> l<27:1> el<27:10>
n<> u<133> t<Module_declaration> p<134> c<116> l<25:1> el<27:10>
n<> u<134> t<Description> p<135> c<133> l<25:1> el<27:10>
n<> u<135> t<Source_text> p<136> c<23> l<1:1> el<27:10>
n<> u<136> t<Top_level_rule> c<1> l<1:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:1:1: No timescale set for "foo_flags".

[WRN:PA0205] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:8:1: No timescale set for "fooes".

[WRN:PA0205] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:25:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:1:1: Compile package "foo_flags".

[INF:CP0301] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:8:1: Compile package "fooes".

[INF:CP0303] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:25:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/FileTypespec/dut.sv:25:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               4
cont_assign                                            1
design                                                 1
enum_const                                             2
enum_typespec                                          2
logic_net                                              2
logic_typespec                                         4
module_inst                                            5
package                                                4
port                                                   4
range                                                  2
ref_obj                                                6
ref_typespec                                          15
struct_typespec                                        3
typespec_member                                        5
union_typespec                                         1
union_var                                              2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               4
cont_assign                                            2
design                                                 1
enum_const                                             2
enum_typespec                                          2
logic_net                                              2
logic_typespec                                         4
module_inst                                            5
package                                                4
port                                                   6
range                                                  2
ref_obj                                               10
ref_typespec                                          17
struct_typespec                                        3
typespec_member                                        5
union_typespec                                         1
union_var                                              2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FileTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FileTypespec/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FileTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
  |vpiParent:
  \_design: (work@top)
  |vpiName:foo_flags
  |vpiFullName:foo_flags::
  |vpiTypedef:
  \_struct_typespec: (foo_flags::common_flags_t), line:2:11, endln:4:4
    |vpiParent:
    \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
    |vpiName:foo_flags::common_flags_t
    |vpiInstance:
    \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:3:11, endln:3:12
      |vpiParent:
      \_struct_typespec: (foo_flags::common_flags_t), line:2:11, endln:4:4
      |vpiName:a
      |vpiTypespec:
      \_ref_typespec: (foo_flags::foo_flags::common_flags_t::a)
        |vpiParent:
        \_typespec_member: (a), line:3:11, endln:3:12
        |vpiFullName:foo_flags::foo_flags::common_flags_t::a
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/FileTypespec/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
  |vpiDefName:foo_flags
|uhdmallPackages:
\_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
  |vpiParent:
  \_design: (work@top)
  |vpiName:fooes
  |vpiFullName:fooes::
  |vpiTypedef:
  \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
    |vpiParent:
    \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
    |vpiName:fooes::classes
    |vpiInstance:
    \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
    |vpiBaseTypespec:
    \_ref_typespec: (fooes::fooes::classes)
      |vpiParent:
      \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
      |vpiFullName:fooes::fooes::classes
      |vpiActual:
      \_logic_typespec: , line:10:16, endln:10:27
    |vpiEnumConst:
    \_enum_const: (a), line:11:5, endln:11:6
      |vpiParent:
      \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
      |vpiName:a
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
  |vpiDefName:fooes
|uhdmtopPackages:
\_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
  |vpiParent:
  \_design: (work@top)
  |vpiName:foo_flags
  |vpiFullName:foo_flags::
  |vpiTypedef:
  \_struct_typespec: (foo_flags::common_flags_t), line:2:11, endln:4:4
    |vpiParent:
    \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
    |vpiName:foo_flags::common_flags_t
    |vpiInstance:
    \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:3:11, endln:3:12
      |vpiParent:
      \_struct_typespec: (foo_flags::common_flags_t), line:2:11, endln:4:4
      |vpiName:a
      |vpiTypespec:
      \_ref_typespec: (foo_flags::foo_flags::common_flags_t::a)
        |vpiParent:
        \_typespec_member: (a), line:3:11, endln:3:12
        |vpiFullName:foo_flags::foo_flags::common_flags_t::a
        |vpiActual:
        \_logic_typespec: , line:3:5, endln:3:10
      |vpiRefFile:${SURELOG_DIR}/tests/FileTypespec/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
  |vpiDefName:foo_flags
  |vpiTop:1
|uhdmtopPackages:
\_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
  |vpiParent:
  \_design: (work@top)
  |vpiName:fooes
  |vpiFullName:fooes::
  |vpiTypedef:
  \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
    |vpiParent:
    \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
    |vpiName:fooes::classes
    |vpiInstance:
    \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
    |vpiBaseTypespec:
    \_ref_typespec: (fooes::fooes::classes)
      |vpiParent:
      \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
      |vpiFullName:fooes::fooes::classes
      |vpiActual:
      \_logic_typespec: , line:10:16, endln:10:27
    |vpiEnumConst:
    \_enum_const: (a), line:11:5, endln:11:6
      |vpiParent:
      \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
      |vpiName:a
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
  |vpiDefName:fooes
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:25:29, endln:25:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.b), line:25:51, endln:25:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiPort:
  \_port: (a), line:25:29, endln:25:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:25:29, endln:25:30
      |vpiParent:
      \_port: (a), line:25:29, endln:25:30
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:25:29, endln:25:30
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:25:29, endln:25:30
      |vpiFullName:work@top.a
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
  |vpiPort:
  \_port: (b), line:25:51, endln:25:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b.b), line:25:51, endln:25:52
      |vpiParent:
      \_port: (b), line:25:51, endln:25:52
      |vpiName:b
      |vpiFullName:work@top.b.b
      |vpiActual:
      \_logic_net: (work@top.b), line:25:51, endln:25:52
    |vpiTypedef:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_port: (b), line:25:51, endln:25:52
      |vpiFullName:work@top.b
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
  |vpiContAssign:
  \_cont_assign: , line:26:10, endln:26:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:26:14, endln:26:15
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:15
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:25:29, endln:25:30
    |vpiLhs:
    \_ref_obj: (work@top.b), line:26:10, endln:26:11
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:15
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:25:51, endln:25:52
|vpiTypedef:
\_struct_typespec: (padded_fooes_t), line:16:9, endln:18:2
  |vpiParent:
  \_design: (work@top)
  |vpiName:padded_fooes_t
  |vpiInstance:
  \_design: (work@top)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (b), line:17:18, endln:17:19
    |vpiParent:
    \_struct_typespec: (padded_fooes_t), line:16:9, endln:18:2
    |vpiName:b
    |vpiTypespec:
    \_ref_typespec: (padded_fooes_t.b)
      |vpiParent:
      \_typespec_member: (b), line:17:18, endln:17:19
      |vpiFullName:padded_fooes_t.b
      |vpiActual:
      \_enum_typespec: (fooes::classes), line:10:3, endln:12:13
    |vpiRefFile:${SURELOG_DIR}/tests/FileTypespec/dut.sv
    |vpiRefLineNo:17
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:17
    |vpiRefEndColumnNo:17
|vpiTypedef:
\_union_typespec: (top_flag_t), line:20:9, endln:23:2
  |vpiName:top_flag_t
  |vpiInstance:
  \_design: (work@top)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (atype_t), line:21:30, endln:21:37
    |vpiParent:
    \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiName:atype_t
    |vpiTypespec:
    \_ref_typespec: (top_flag_t.atype_t)
      |vpiParent:
      \_typespec_member: (atype_t), line:21:30, endln:21:37
      |vpiFullName:top_flag_t.atype_t
      |vpiActual:
      \_struct_typespec: (foo_flags::common_flags_t), line:2:11, endln:4:4
    |vpiRefFile:${SURELOG_DIR}/tests/FileTypespec/dut.sv
    |vpiRefLineNo:21
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:21
    |vpiRefEndColumnNo:28
  |vpiTypespecMember:
  \_typespec_member: (btype_t), line:22:23, endln:22:30
    |vpiParent:
    \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiName:btype_t
    |vpiTypespec:
    \_ref_typespec: (top_flag_t.btype_t)
      |vpiParent:
      \_typespec_member: (btype_t), line:22:23, endln:22:30
      |vpiFullName:top_flag_t.btype_t
      |vpiActual:
      \_struct_typespec: (padded_fooes_t), line:16:9, endln:18:2
    |vpiRefFile:${SURELOG_DIR}/tests/FileTypespec/dut.sv
    |vpiRefLineNo:22
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:22
    |vpiRefEndColumnNo:17
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
  |vpiName:work@top
  |vpiVariables:
  \_union_var: (work@top.a), line:25:29, endln:25:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_union_var: (work@top.a), line:25:29, endln:25:30
      |vpiFullName:work@top.a
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
  |vpiVariables:
  \_union_var: (work@top.b), line:25:51, endln:25:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_union_var: (work@top.b), line:25:51, endln:25:52
      |vpiFullName:work@top.b
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:25:29, endln:25:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:25:29, endln:25:30
      |vpiParent:
      \_port: (a), line:25:29, endln:25:30
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_union_var: (work@top.a), line:25:29, endln:25:30
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:25:29, endln:25:30
      |vpiFullName:work@top.a
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
  |vpiPort:
  \_port: (b), line:25:51, endln:25:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:25:51, endln:25:52
      |vpiParent:
      \_port: (b), line:25:51, endln:25:52
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_union_var: (work@top.b), line:25:51, endln:25:52
    |vpiTypedef:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_port: (b), line:25:51, endln:25:52
      |vpiFullName:work@top.b
      |vpiActual:
      \_union_typespec: (top_flag_t), line:20:9, endln:23:2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
  |vpiContAssign:
  \_cont_assign: , line:26:10, endln:26:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:25:1, endln:27:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:26:14, endln:26:15
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:15
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_union_var: (work@top.a), line:25:29, endln:25:30
    |vpiLhs:
    \_ref_obj: (work@top.b), line:26:10, endln:26:11
      |vpiParent:
      \_cont_assign: , line:26:10, endln:26:15
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_union_var: (work@top.b), line:25:51, endln:25:52
\_weaklyReferenced:
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (a), line:3:11, endln:3:12
  |vpiInstance:
  \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
\_logic_typespec: , line:3:5, endln:3:10
  |vpiParent:
  \_typespec_member: (a), line:3:11, endln:3:12
  |vpiInstance:
  \_package: foo_flags (foo_flags::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:1:1, endln:5:23
\_logic_typespec: , line:10:16, endln:10:27
  |vpiInstance:
  \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
  |vpiRange:
  \_range: , line:10:22, endln:10:27
    |vpiParent:
    \_logic_typespec: , line:10:16, endln:10:27
    |vpiLeftRange:
    \_constant: , line:10:23, endln:10:24
      |vpiParent:
      \_range: , line:10:22, endln:10:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:25, endln:10:26
      |vpiParent:
      \_range: , line:10:22, endln:10:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:16, endln:10:27
  |vpiInstance:
  \_package: fooes (fooes::), file:${SURELOG_DIR}/tests/FileTypespec/dut.sv, line:8:1, endln:14:19
  |vpiRange:
  \_range: , line:10:22, endln:10:27
    |vpiParent:
    \_logic_typespec: , line:10:16, endln:10:27
    |vpiLeftRange:
    \_constant: , line:10:23, endln:10:24
      |vpiParent:
      \_range: , line:10:22, endln:10:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:25, endln:10:26
      |vpiParent:
      \_range: , line:10:22, endln:10:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FileTypespec/dut.sv | ${SURELOG_DIR}/build/regression/FileTypespec/roundtrip/dut_000.sv | 5 | 27 |