{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668483556066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668483556072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 11:39:15 2022 " "Processing started: Tue Nov 15 11:39:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668483556072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668483556072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FSM_LED -c FSM_LED " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FSM_LED -c FSM_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668483556072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668483556523 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1668483556601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_8_1200mv_85c_slow.vo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_8_1200mv_85c_slow.vo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556606 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1668483556619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_8_1200mv_0c_slow.vo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_8_1200mv_0c_slow.vo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556624 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1668483556636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_min_1200mv_0c_fast.vo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_min_1200mv_0c_fast.vo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556641 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1668483556653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED.vo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED.vo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_8_1200mv_85c_v_slow.sdo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_8_1200mv_85c_v_slow.sdo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_8_1200mv_0c_v_slow.sdo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_8_1200mv_0c_v_slow.sdo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_min_1200mv_0c_v_fast.sdo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_min_1200mv_0c_v_fast.sdo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSM_LED_v.sdo D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/ simulation " "Generated file FSM_LED_v.sdo in folder \"D:/code-file/FPGA/FSM/PRJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668483556718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668483556751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 11:39:16 2022 " "Processing ended: Tue Nov 15 11:39:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668483556751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668483556751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668483556751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668483556751 ""}
