Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 02:43:11 2025
| Host         : QianPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-14  Critical Warning  LUT on the clock tree                                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads            1           
HPDR-1     Warning           Port pin direction inconsistency                           3           
HPDR-2     Warning           Port pin INOUT inconsistency                               2           
LUTAR-1    Warning           LUT drives async reset alert                               5           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4096        
TIMING-15  Warning           Large hold violation                                       2           
TIMING-16  Warning           Large setup violation                                      632         
TIMING-18  Warning           Missing input or output delay                              71          
XDCB-5     Warning           Runtime inefficient way to find pin objects                2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: cpu/mem_stage/gpio/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.474    -4805.786                   2496               183253       -4.015       -7.624                      2               183237        3.000        0.000                       0                 25317  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
clk_virt                                                                                    {0.000 10.000}       20.000          50.000          
clk_wiz_0/inst/clk_in1                                                                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
jtag_tck                                                                                    {0.000 50.000}       100.000         10.000          
tck                                                                                         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                        -0.285       -0.285                      1                 6202        0.061        0.000                      0                 6202        3.750        0.000                       0                  4301  
clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                            -12.474    -2326.458                   1039               171663        0.047        0.000                      0               171663        8.750        0.000                       0                 20529  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.822        0.000                      0                  928        0.121        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          CLK100MHZ                                                                                        -7.116     -390.526                     66                  576       -4.015       -7.624                      2                  576  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK100MHZ                                                                                        31.443        0.000                      0                    8                                                                        
CLK100MHZ                                                                                   clk_out1_clk_wiz_0                                                                               -3.994     -294.554                    111                  161        1.373        0.000                      0                  161  
CLK100MHZ                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.293        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK100MHZ                                                                                   CLK100MHZ                                                                                         5.914        0.000                      0                  105        0.341        0.000                      0                  105  
**async_default**                                                                           CLK100MHZ                                                                                   clk_out1_clk_wiz_0                                                                               -3.622    -1801.456                   1281                 3951        0.474        0.000                      0                 3951  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                2.339        0.000                      0                 3677        0.921        0.000                      0                 3677  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.577        0.000                      0                  100        0.378        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            1  Failing Endpoint ,  Worst Slack       -0.285ns,  Total Violation       -0.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 1.091ns (10.656%)  route 9.147ns (89.344%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.800     5.403    <hidden>
    SLICE_X39Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  <hidden>
                         net (fo=86, routed)          7.119    12.977    <hidden>
    SLICE_X72Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.101 r  <hidden>
                         net (fo=1, routed)           0.000    13.101    <hidden>
    SLICE_X72Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    13.313 r  <hidden>
                         net (fo=1, routed)           2.028    15.342    <hidden>
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.299    15.641 r  <hidden>
                         net (fo=1, routed)           0.000    15.641    <hidden>
    SLICE_X51Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.670    15.092    <hidden>
    SLICE_X51Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X51Y34         FDRE (Setup_fdre_C_D)        0.031    15.355    <hidden>
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -15.641    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 1.091ns (11.282%)  route 8.579ns (88.718%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.800     5.403    <hidden>
    SLICE_X39Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  <hidden>
                         net (fo=86, routed)          7.456    13.315    <hidden>
    SLICE_X73Y66         LUT6 (Prop_lut6_I2_O)        0.124    13.439 r  <hidden>
                         net (fo=1, routed)           0.000    13.439    <hidden>
    SLICE_X73Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    13.651 r  <hidden>
                         net (fo=1, routed)           1.124    14.774    <hidden>
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.299    15.073 r  <hidden>
                         net (fo=1, routed)           0.000    15.073    <hidden>
    SLICE_X59Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.504    14.927    <hidden>
    SLICE_X59Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)        0.031    15.109    <hidden>
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.096ns (11.857%)  route 8.148ns (88.143%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.800     5.403    <hidden>
    SLICE_X39Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  <hidden>
                         net (fo=86, routed)          6.812    12.671    <hidden>
    SLICE_X71Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.795 r  <hidden>
                         net (fo=1, routed)           0.000    12.795    <hidden>
    SLICE_X71Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    13.012 r  <hidden>
                         net (fo=1, routed)           1.336    14.347    <hidden>
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.299    14.646 r  <hidden>
                         net (fo=1, routed)           0.000    14.646    <hidden>
    SLICE_X59Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.510    14.933    <hidden>
    SLICE_X59Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031    15.115    <hidden>
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 1.091ns (11.579%)  route 8.331ns (88.421%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.800     5.403    <hidden>
    SLICE_X39Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.859 r  <hidden>
                         net (fo=86, routed)          6.388    12.246    <hidden>
    SLICE_X63Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.370 r  <hidden>
                         net (fo=1, routed)           0.000    12.370    <hidden>
    SLICE_X63Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    12.582 r  <hidden>
                         net (fo=1, routed)           1.944    14.526    <hidden>
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.299    14.825 r  <hidden>
                         net (fo=1, routed)           0.000    14.825    <hidden>
    SLICE_X47Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.668    15.090    <hidden>
    SLICE_X47Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X47Y31         FDRE (Setup_fdre_C_D)        0.029    15.351    <hidden>
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.704ns (7.738%)  route 8.393ns (92.262%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=44, routed)          5.246    11.184    <hidden>
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.308 r  <hidden>
                         net (fo=1, routed)           0.670    11.979    <hidden>
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.103 r  <hidden>
                         net (fo=16, routed)          2.477    14.580    <hidden>
    SLICE_X16Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    15.105    <hidden>
    SLICE_X16Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X16Y34         FDRE (Setup_fdre_C_CE)      -0.205    15.132    <hidden>
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 0.704ns (7.888%)  route 8.221ns (92.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=44, routed)          5.246    11.184    <hidden>
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.308 r  <hidden>
                         net (fo=1, routed)           0.670    11.979    <hidden>
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.103 r  <hidden>
                         net (fo=16, routed)          2.306    14.408    <hidden>
    SLICE_X24Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    <hidden>
    SLICE_X24Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X24Y32         FDRE (Setup_fdre_C_CE)      -0.205    15.129    <hidden>
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 0.704ns (7.888%)  route 8.221ns (92.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=44, routed)          5.246    11.184    <hidden>
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.308 r  <hidden>
                         net (fo=1, routed)           0.670    11.979    <hidden>
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.103 r  <hidden>
                         net (fo=16, routed)          2.306    14.408    <hidden>
    SLICE_X24Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    <hidden>
    SLICE_X24Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X24Y32         FDRE (Setup_fdre_C_CE)      -0.205    15.129    <hidden>
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.304ns (14.712%)  route 7.559ns (85.288%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=43, routed)          3.355     9.294    <hidden>
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.418 f  <hidden>
                         net (fo=1, routed)           0.444     9.862    <hidden>
    SLICE_X28Y35         LUT4 (Prop_lut4_I0_O)        0.150    10.012 f  <hidden>
                         net (fo=7, routed)           0.837    10.849    <hidden>
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.326    11.175 f  <hidden>
                         net (fo=1, routed)           0.433    11.608    <hidden>
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.732 r  <hidden>
                         net (fo=14, routed)          1.156    12.888    <hidden>
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.012 r  <hidden>
                         net (fo=10, routed)          1.334    14.346    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.678    15.100    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    15.127    <hidden>
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.304ns (14.712%)  route 7.559ns (85.288%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=43, routed)          3.355     9.294    <hidden>
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.418 f  <hidden>
                         net (fo=1, routed)           0.444     9.862    <hidden>
    SLICE_X28Y35         LUT4 (Prop_lut4_I0_O)        0.150    10.012 f  <hidden>
                         net (fo=7, routed)           0.837    10.849    <hidden>
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.326    11.175 f  <hidden>
                         net (fo=1, routed)           0.433    11.608    <hidden>
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.732 r  <hidden>
                         net (fo=14, routed)          1.156    12.888    <hidden>
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.012 r  <hidden>
                         net (fo=10, routed)          1.334    14.346    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.678    15.100    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    15.127    <hidden>
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.304ns (14.712%)  route 7.559ns (85.288%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.880     5.483    <hidden>
    SLICE_X7Y26          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.939 f  <hidden>
                         net (fo=43, routed)          3.355     9.294    <hidden>
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.418 f  <hidden>
                         net (fo=1, routed)           0.444     9.862    <hidden>
    SLICE_X28Y35         LUT4 (Prop_lut4_I0_O)        0.150    10.012 f  <hidden>
                         net (fo=7, routed)           0.837    10.849    <hidden>
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.326    11.175 f  <hidden>
                         net (fo=1, routed)           0.433    11.608    <hidden>
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.732 r  <hidden>
                         net (fo=14, routed)          1.156    12.888    <hidden>
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    13.012 r  <hidden>
                         net (fo=10, routed)          1.334    14.346    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.678    15.100    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.267    15.368    
                         clock uncertainty           -0.035    15.332    
    SLICE_X41Y35         FDRE (Setup_fdre_C_CE)      -0.205    15.127    <hidden>
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.397%)  route 0.257ns (64.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.631     1.551    <hidden>
    SLICE_X51Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  <hidden>
                         net (fo=3, routed)           0.257     1.949    <hidden>
    SLICE_X61Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.907     2.072    <hidden>
    SLICE_X61Y5          FDRE                                         r  <hidden>
                         clock pessimism             -0.254     1.818    
    SLICE_X61Y5          FDRE (Hold_fdre_C_D)         0.070     1.888    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.369%)  route 0.258ns (64.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.632     1.552    <hidden>
    SLICE_X51Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  <hidden>
                         net (fo=3, routed)           0.258     1.951    <hidden>
    SLICE_X55Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.905     2.070    <hidden>
    SLICE_X55Y1          FDRE                                         r  <hidden>
                         clock pessimism             -0.254     1.816    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.072     1.888    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.063%)  route 0.237ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.631     1.551    <hidden>
    SLICE_X51Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.128     1.679 r  <hidden>
                         net (fo=3, routed)           0.237     1.916    <hidden>
    SLICE_X55Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.904     2.069    <hidden>
    SLICE_X55Y4          FDRE                                         r  <hidden>
                         clock pessimism             -0.254     1.815    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.022     1.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.546%)  route 0.254ns (66.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.633     1.553    <hidden>
    SLICE_X49Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  <hidden>
                         net (fo=3, routed)           0.254     1.934    <hidden>
    SLICE_X55Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.905     2.070    <hidden>
    SLICE_X55Y2          FDRE                                         r  <hidden>
                         clock pessimism             -0.254     1.816    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.012     1.828    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.632     1.552    <hidden>
    SLICE_X49Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  <hidden>
                         net (fo=3, routed)           0.303     1.996    <hidden>
    SLICE_X59Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.907     2.072    <hidden>
    SLICE_X59Y5          FDRE                                         r  <hidden>
                         clock pessimism             -0.254     1.818    
    SLICE_X59Y5          FDRE (Hold_fdre_C_D)         0.066     1.884    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.837%)  route 0.332ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.630     1.550    <hidden>
    SLICE_X45Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.332     2.022    <hidden>
    SLICE_X56Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.894     2.059    <hidden>
    SLICE_X56Y29         SRL16E                                       r  <hidden>
                         clock pessimism             -0.254     1.805    
    SLICE_X56Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.630     1.550    <hidden>
    SLICE_X17Y28         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDSE (Prop_fdse_C_Q)         0.141     1.691 r  <hidden>
                         net (fo=1, routed)           0.056     1.747    <hidden>
    SLICE_X17Y28         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.904     2.069    <hidden>
    SLICE_X17Y28         FDSE                                         r  <hidden>
                         clock pessimism             -0.519     1.550    
    SLICE_X17Y28         FDSE (Hold_fdse_C_D)         0.078     1.628    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.635     1.555    <hidden>
    SLICE_X35Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  <hidden>
                         net (fo=1, routed)           0.056     1.752    <hidden>
    SLICE_X35Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.909     2.074    <hidden>
    SLICE_X35Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.519     1.555    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.076     1.631    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.633     1.553    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  <hidden>
                         net (fo=1, routed)           0.056     1.750    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.906     2.071    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.518     1.553    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.076     1.629    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.666     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.942     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.076     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y21  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0/inst/clk_in1
  To Clock:  clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1039  Failing Endpoints,  Worst Slack      -12.474ns,  Total Violation    -2326.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.474ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.305ns  (logic 7.359ns (22.779%)  route 24.946ns (77.221%))
  Logic Levels:           30  (CARRY4=9 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    32.816 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/O[3]
                         net (fo=2, routed)           0.663    33.479    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[14]
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.306    33.785 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[14]_i_1__0/O
                         net (fo=1, routed)           0.323    34.108    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_40
    SLICE_X61Y6          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.671    21.674    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y6          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[14]/C
                         clock pessimism              0.104    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)       -0.061    21.634    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[14]
  -------------------------------------------------------------------
                         required time                         21.634    
                         arrival time                         -34.108    
  -------------------------------------------------------------------
                         slack                                -12.474    

Slack (VIOLATED) :        -12.424ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.282ns  (logic 7.375ns (22.846%)  route 24.907ns (77.154%))
  Logic Levels:           30  (CARRY4=9 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    32.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/O[1]
                         net (fo=2, routed)           0.622    33.458    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[12]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.303    33.761 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[12]_i_1__0/O
                         net (fo=1, routed)           0.324    34.084    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_42
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                         clock pessimism              0.129    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X61Y8          FDCE (Setup_fdce_C_D)       -0.058    21.661    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -34.084    
  -------------------------------------------------------------------
                         slack                                -12.424    

Slack (VIOLATED) :        -12.360ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.177ns  (logic 7.103ns (22.075%)  route 25.074ns (77.925%))
  Logic Levels:           31  (CARRY4=10 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.173 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/CO[3]
                         net (fo=1, routed)           0.000    23.173    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.287 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.287    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_54_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.526 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__8_i_34/O[2]
                         net (fo=55, routed)          1.296    24.822    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[18]
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.302    25.124 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_149__0/O
                         net (fo=4, routed)           0.828    25.952    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c1[27]_5
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    26.076 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_114__0/O
                         net (fo=2, routed)           0.962    27.038    cpu/fp_unit/f_sqrt/frac_newton/xd/s2[27]_1_51
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.124    27.162 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_86__0/O
                         net (fo=5, routed)           1.383    28.545    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c3[28]_2
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    28.669 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_32/O
                         net (fo=2, routed)           0.796    29.465    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[29]_0
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.124    29.589 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_13/O
                         net (fo=3, routed)           1.259    30.849    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[30]_304
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.124    30.973 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_2__0/O
                         net (fo=1, routed)           0.973    31.946    cpu/fp_unit/f_sqrt/frac_newton/xip1/x[30]
    SLICE_X55Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455    32.401 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__4/O[3]
                         net (fo=2, routed)           0.793    33.193    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[6]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.306    33.499 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[6]_i_1__0/O
                         net (fo=1, routed)           0.480    33.980    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_48
    SLICE_X67Y5          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.674    21.677    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X67Y5          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[6]/C
                         clock pessimism              0.087    21.764    
                         clock uncertainty           -0.084    21.681    
    SLICE_X67Y5          FDCE (Setup_fdce_C_D)       -0.061    21.620    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[6]
  -------------------------------------------------------------------
                         required time                         21.620    
                         arrival time                         -33.980    
  -------------------------------------------------------------------
                         slack                                -12.360    

Slack (VIOLATED) :        -12.351ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.259ns  (logic 7.372ns (22.852%)  route 24.887ns (77.148%))
  Logic Levels:           31  (CARRY4=10 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.676 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.601    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.836 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7/O[0]
                         net (fo=2, routed)           0.926    33.763    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[15]
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.299    34.062 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[15]_i_1__0/O
                         net (fo=1, routed)           0.000    34.062    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_39
    SLICE_X63Y6          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.673    21.676    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X63Y6          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[15]/C
                         clock pessimism              0.087    21.763    
                         clock uncertainty           -0.084    21.680    
    SLICE_X63Y6          FDCE (Setup_fdce_C_D)        0.031    21.711    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[15]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -34.062    
  -------------------------------------------------------------------
                         slack                                -12.351    

Slack (VIOLATED) :        -12.342ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.206ns  (logic 7.258ns (22.536%)  route 24.948ns (77.464%))
  Logic Levels:           30  (CARRY4=9 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.722 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/O[0]
                         net (fo=2, routed)           0.665    33.388    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[11]
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.299    33.687 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[11]_i_1__0/O
                         net (fo=1, routed)           0.322    34.009    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_43
    SLICE_X60Y4          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.671    21.674    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X60Y4          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[11]/C
                         clock pessimism              0.104    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X60Y4          FDCE (Setup_fdce_C_D)       -0.028    21.667    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[11]
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                         -34.009    
  -------------------------------------------------------------------
                         slack                                -12.342    

Slack (VIOLATED) :        -12.336ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.200ns  (logic 7.274ns (22.590%)  route 24.926ns (77.410%))
  Logic Levels:           32  (CARRY4=11 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 21.674 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.173 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/CO[3]
                         net (fo=1, routed)           0.000    23.173    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68_n_1
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.287 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.287    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_54_n_1
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.526 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__8_i_34/O[2]
                         net (fo=55, routed)          1.296    24.822    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[18]
    SLICE_X57Y24         LUT6 (Prop_lut6_I5_O)        0.302    25.124 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_149__0/O
                         net (fo=4, routed)           0.828    25.952    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c1[27]_5
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124    26.076 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_114__0/O
                         net (fo=2, routed)           0.962    27.038    cpu/fp_unit/f_sqrt/frac_newton/xd/s2[27]_1_51
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.124    27.162 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_86__0/O
                         net (fo=5, routed)           1.383    28.545    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c3[28]_2
    SLICE_X55Y40         LUT5 (Prop_lut5_I2_O)        0.124    28.669 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_32/O
                         net (fo=2, routed)           0.796    29.465    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[29]_0
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.124    29.589 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_13/O
                         net (fo=3, routed)           1.259    30.849    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[30]_304
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.124    30.973 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_2__0/O
                         net (fo=1, routed)           0.973    31.946    cpu/fp_unit/f_sqrt/frac_newton/xip1/x[30]
    SLICE_X55Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    32.344 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.344    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__4_n_1
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.579 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/O[0]
                         net (fo=2, routed)           0.662    33.241    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[7]
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.299    33.540 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[7]_i_1__0/O
                         net (fo=1, routed)           0.463    34.002    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_47
    SLICE_X60Y5          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.671    21.674    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X60Y5          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[7]/C
                         clock pessimism              0.104    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X60Y5          FDCE (Setup_fdce_C_D)       -0.028    21.667    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[7]
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                         -34.002    
  -------------------------------------------------------------------
                         slack                                -12.336    

Slack (VIOLATED) :        -12.322ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.241ns  (logic 7.624ns (23.647%)  route 24.617ns (76.353%))
  Logic Levels:           33  (CARRY4=12 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 21.670 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.601    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.715    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.829 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.829    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    33.085 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__9/O[2]
                         net (fo=2, routed)           0.657    33.742    cpu/fp_unit/f_sqrt/frac_newton/xd/reg_x_reg[25][1]
    SLICE_X59Y12         LUT6 (Prop_lut6_I0_O)        0.302    34.044 r  cpu/fp_unit/f_sqrt/frac_newton/xd/reg_x[25]_i_2__0/O
                         net (fo=1, routed)           0.000    34.044    cpu/fp_unit/f_sqrt/frac_newton/xd_n_254
    SLICE_X59Y12         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.667    21.670    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X59Y12         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[25]/C
                         clock pessimism              0.104    21.774    
                         clock uncertainty           -0.084    21.691    
    SLICE_X59Y12         FDCE (Setup_fdce_C_D)        0.031    21.722    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[25]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                         -34.044    
  -------------------------------------------------------------------
                         slack                                -12.322    

Slack (VIOLATED) :        -12.312ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.234ns  (logic 7.489ns (23.233%)  route 24.745ns (76.767%))
  Logic Levels:           31  (CARRY4=10 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.601    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    32.949 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7/O[1]
                         net (fo=2, routed)           0.784    33.734    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[16]
    SLICE_X59Y9          LUT3 (Prop_lut3_I2_O)        0.303    34.037 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[16]_i_1__0/O
                         net (fo=1, routed)           0.000    34.037    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_38
    SLICE_X59Y9          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.669    21.672    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X59Y9          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[16]/C
                         clock pessimism              0.104    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X59Y9          FDCE (Setup_fdce_C_D)        0.032    21.725    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[16]
  -------------------------------------------------------------------
                         required time                         21.725    
                         arrival time                         -34.037    
  -------------------------------------------------------------------
                         slack                                -12.312    

Slack (VIOLATED) :        -12.291ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.205ns  (logic 7.600ns (23.599%)  route 24.605ns (76.401%))
  Logic Levels:           33  (CARRY4=12 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 21.664 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.601    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.715    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.829 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8/CO[3]
                         net (fo=1, routed)           0.000    32.829    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8_n_1
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    33.064 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__9/O[0]
                         net (fo=2, routed)           0.644    33.708    cpu/fp_unit/f_sqrt/frac_newton_n_125
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.299    34.007 r  cpu/fp_unit/f_sqrt/g0_b7/O
                         net (fo=1, routed)           0.000    34.007    cpu/fp_unit/f_sqrt/frac_newton/D[0]
    SLICE_X59Y18         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.661    21.664    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X59Y18         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[23]/C
                         clock pessimism              0.104    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.031    21.716    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[23]
  -------------------------------------------------------------------
                         required time                         21.716    
                         arrival time                         -34.007    
  -------------------------------------------------------------------
                         slack                                -12.291    

Slack (VIOLATED) :        -12.289ns  (required time - arrival time)
  Source:                 cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.204ns  (logic 7.486ns (23.246%)  route 24.718ns (76.754%))
  Logic Levels:           32  (CARRY4=11 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 21.666 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.800     1.802    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.456     2.258 f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/Q
                         net (fo=146, routed)         1.456     3.714    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/Q[12]
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.154     3.868 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570/O
                         net (fo=1, routed)           1.131     4.999    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_570_n_1
    SLICE_X67Y3          LUT6 (Prop_lut6_I4_O)        0.327     5.326 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_390/O
                         net (fo=2, routed)           0.809     6.135    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial_n_353
    SLICE_X68Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.259 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417/O
                         net (fo=2, routed)           0.794     7.053    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_417_n_1
    SLICE_X71Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.177 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324/O
                         net (fo=2, routed)           1.019     8.196    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_324_n_1
    SLICE_X75Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233/O
                         net (fo=2, routed)           0.816     9.136    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_233_n_1
    SLICE_X77Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry_i_141/O
                         net (fo=3, routed)           0.408     9.668    cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/frac_newton/x2/z_high_carry_i_68_9
    SLICE_X75Y7          LUT3 (Prop_lut3_I1_O)        0.124     9.792 r  cpu/fp_unit/f_sqrt/frac_newton/x2/wt_partial/i_/z_high_carry_i_102/O
                         net (fo=1, routed)           0.779    10.571    cpu/fp_unit/frac_newton/x2/x[28]
    SLICE_X73Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.097 r  cpu/fp_unit/frac_newton/x2/z_high_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    11.097    cpu/fp_unit/frac_newton/x2/z_high_carry_i_68_n_1
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.431 r  cpu/fp_unit/frac_newton/x2/z_high_carry__0_i_52/O[1]
                         net (fo=52, routed)          2.100    13.531    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__8_i_14_0[9]
    SLICE_X73Y42         LUT6 (Prop_lut6_I5_O)        0.303    13.834 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_86/O
                         net (fo=3, routed)           0.976    14.810    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c1[19]_2
    SLICE_X72Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.934 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106/O
                         net (fo=2, routed)           0.862    15.795    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_106_n_1
    SLICE_X73Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.919 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_48/O
                         net (fo=2, routed)           1.281    17.200    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c4[20]_1
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15/O
                         net (fo=4, routed)           0.904    18.228    cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[20]_259[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.124    18.352 r  cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23/O
                         net (fo=1, routed)           1.165    19.517    cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.641 r  cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000    19.641    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_1[2]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.039 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.039    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.261 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3/O[0]
                         net (fo=76, routed)          1.108    21.369    cpu/fp_unit/f_sqrt/frac_newton/xd_n_4
    SLICE_X61Y17         LUT1 (Prop_lut1_I0_O)        0.299    21.668 r  cpu/fp_unit/f_sqrt/frac_newton/z_high_carry_i_83/O
                         net (fo=1, routed)           0.697    22.365    cpu/fp_unit/f_sqrt/frac_newton/xd/p_0_in__0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.945 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.059 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64/CO[3]
                         net (fo=1, routed)           0.000    23.059    cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.372 f  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_68/O[3]
                         net (fo=54, routed)          1.555    24.927    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/b26[11]
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.306    25.233 f  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_112__0/O
                         net (fo=5, routed)           1.398    26.631    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[15]
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.755 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_70__0/O
                         net (fo=2, routed)           0.960    27.715    cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_34
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.839 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_28__0/O
                         net (fo=2, routed)           0.872    28.711    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_12_0
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.835 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_24/O
                         net (fo=2, routed)           1.022    29.857    cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.124    29.981 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_10/O
                         net (fo=3, routed)           1.851    31.831    cpu/fp_unit/f_sqrt/frac_newton/xd/c6[31]_306
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    31.955 r  cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    31.955    cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_de_x_reg[10][0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.487 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.487    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.601    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.715 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7/CO[3]
                         net (fo=1, routed)           0.000    32.715    cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7_n_1
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    32.950 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8/O[0]
                         net (fo=2, routed)           0.757    33.707    cpu/fp_unit/f_sqrt/frac_newton/xip1/D[19]
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.299    34.006 r  cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[19]_i_1__0/O
                         net (fo=1, routed)           0.000    34.006    cpu/fp_unit/f_sqrt/frac_newton/xip1_n_35
    SLICE_X59Y17         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.663    21.666    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X59Y17         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[19]/C
                         clock pessimism              0.104    21.770    
                         clock uncertainty           -0.084    21.687    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.031    21.718    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[19]
  -------------------------------------------------------------------
                         required time                         21.718    
                         arrival time                         -34.006    
  -------------------------------------------------------------------
                         slack                                -12.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_mul/reg_ma/a_rm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_mul/reg_an/n_rm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.132%)  route 0.239ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.632     0.634    cpu/fp_unit/f_mul/reg_ma/clk
    SLICE_X45Y44         FDCE                                         r  cpu/fp_unit/f_mul/reg_ma/a_rm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.141     0.775 r  cpu/fp_unit/f_mul/reg_ma/a_rm_reg[0]/Q
                         net (fo=1, routed)           0.239     1.014    cpu/fp_unit/f_mul/reg_an/a_rm[0]
    SLICE_X52Y44         FDCE                                         r  cpu/fp_unit/f_mul/reg_an/n_rm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.902     0.904    cpu/fp_unit/f_mul/reg_an/clk
    SLICE_X52Y44         FDCE                                         r  cpu/fp_unit/f_mul/reg_an/n_rm_reg[0]/C
                         clock pessimism             -0.008     0.895    
    SLICE_X52Y44         FDCE (Hold_fdce_C_D)         0.072     0.967    cpu/fp_unit/f_mul/reg_an/n_rm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_sqrt/e1_exp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/e2_exp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.798%)  route 0.242ns (63.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.620     0.622    cpu/fp_unit/f_sqrt/clk
    SLICE_X52Y30         FDCE                                         r  cpu/fp_unit/f_sqrt/e1_exp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.141     0.763 r  cpu/fp_unit/f_sqrt/e1_exp_reg[2]/Q
                         net (fo=1, routed)           0.242     1.005    cpu/fp_unit/f_sqrt/e1_exp[2]
    SLICE_X48Y30         FDCE                                         r  cpu/fp_unit/f_sqrt/e2_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.895     0.897    cpu/fp_unit/f_sqrt/clk
    SLICE_X48Y30         FDCE                                         r  cpu/fp_unit/f_sqrt/e2_exp_reg[2]/C
                         clock pessimism             -0.008     0.888    
    SLICE_X48Y30         FDCE (Hold_fdce_C_D)         0.070     0.958    cpu/fp_unit/f_sqrt/e2_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.481%)  route 0.322ns (69.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.563     0.565    cpu/fp_unit/f_add/reg_ac/clk
    SLICE_X57Y53         FDCE                                         r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[14]/Q
                         net (fo=1, routed)           0.322     1.027    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[21]_0[14]
    SLICE_X53Y44         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.902     0.904    cpu/fp_unit/f_add/reg_cn/clk
    SLICE_X53Y44         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[14]/C
                         clock pessimism             -0.005     0.899    
    SLICE_X53Y44         FDCE (Hold_fdce_C_D)         0.070     0.969    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/out_buf_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/debug_if/debug_uart/out_buf_ptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.827%)  route 0.166ns (47.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.669     0.671    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X1Y48          FDCE                                         r  cpu/debug_if/debug_uart/out_buf_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     0.812 r  cpu/debug_if/debug_uart/out_buf_ptr_reg[1]/Q
                         net (fo=26, routed)          0.166     0.978    cpu/debug_if/debug_uart/out_buf_ptr_reg_n_1_[1]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  cpu/debug_if/debug_uart/out_buf_ptr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.023    cpu/debug_if/debug_uart/out_buf_ptr[4]_i_2_n_1
    SLICE_X1Y50          FDCE                                         r  cpu/debug_if/debug_uart/out_buf_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X1Y50          FDCE                                         r  cpu/debug_if/debug_uart/out_buf_ptr_reg[4]/C
                         clock pessimism             -0.005     0.873    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.091     0.964    cpu/debug_if/debug_uart/out_buf_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.515%)  route 0.256ns (64.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.626     0.628    cpu/fp_unit/f_add/reg_ac/clk
    SLICE_X49Y34         FDCE                                         r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     0.769 r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[19]/Q
                         net (fo=1, routed)           0.256     1.025    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[21]_0[19]
    SLICE_X52Y40         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.901     0.903    cpu/fp_unit/f_add/reg_cn/clk
    SLICE_X52Y40         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[19]/C
                         clock pessimism             -0.008     0.894    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.066     0.960    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.559     0.561    cpu/fp_unit/f_add/reg_ac/clk
    SLICE_X53Y62         FDCE                                         r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  cpu/fp_unit/f_add/reg_ac/c_inf_nan_frac_reg[0]/Q
                         net (fo=1, routed)           0.263     0.965    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[21]_0[0]
    SLICE_X51Y60         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.831     0.833    cpu/fp_unit/f_add/reg_cn/clk
    SLICE_X51Y60         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[0]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X51Y60         FDCE (Hold_fdce_C_D)         0.066     0.894    cpu/fp_unit/f_add/reg_cn/n_inf_nan_frac_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/prog_cnt/prog_cntr/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fd_reg/pc_reg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.733%)  route 0.290ns (67.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.622     0.624    cpu/prog_cnt/prog_cntr/clk
    SLICE_X52Y32         FDCE                                         r  cpu/prog_cnt/prog_cntr/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.141     0.765 r  cpu/prog_cnt/prog_cntr/q_reg[7]/Q
                         net (fo=5, routed)           0.290     1.055    cpu/fd_reg/pc_reg/pc[7]
    SLICE_X40Y36         FDCE                                         r  cpu/fd_reg/pc_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.903     0.905    cpu/fd_reg/pc_reg/clk
    SLICE_X40Y36         FDCE                                         r  cpu/fd_reg/pc_reg/q_reg[7]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.070     0.966    cpu/fd_reg/pc_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/uart_rx_1/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.061%)  route 0.157ns (40.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.669     0.671    cpu/debug_if/debug_uart/uart_rx_1/cpu_clk
    SLICE_X1Y49          FDCE                                         r  cpu/debug_if/debug_uart/uart_rx_1/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.128     0.799 r  cpu/debug_if/debug_uart/uart_rx_1/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.157     0.957    cpu/debug_if/debug_uart/uart_rx_1/r_SM_Main_reg_n_1_[2]
    SLICE_X1Y51          LUT6 (Prop_lut6_I4_O)        0.099     1.056 r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.056    cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index[0]_i_1_n_1
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/uart_rx_1/cpu_clk
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.005     0.873    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     0.965    cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_add/reg_ac/c_large_frac_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_add/reg_cn/n_frac_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.249ns (53.567%)  route 0.216ns (46.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.628     0.630    cpu/fp_unit/f_add/reg_ac/clk
    SLICE_X52Y44         FDCE                                         r  cpu/fp_unit/f_add/reg_ac/c_large_frac_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  cpu/fp_unit/f_add/reg_ac/c_large_frac_reg[16]/Q
                         net (fo=2, routed)           0.216     0.987    cpu/fp_unit/f_add/calculation/n_frac_reg[27][16]
    SLICE_X49Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.032 r  cpu/fp_unit/f_add/calculation/n_frac[19]_i_2/O
                         net (fo=1, routed)           0.000     1.032    cpu/fp_unit/f_add/reg_ac/n_frac_reg[19][3]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.095 r  cpu/fp_unit/f_add/reg_ac/n_frac_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.095    cpu/fp_unit/f_add/reg_cn/D[19]
    SLICE_X49Y44         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_frac_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.905     0.907    cpu/fp_unit/f_add/reg_cn/clk
    SLICE_X49Y44         FDCE                                         r  cpu/fp_unit/f_add/reg_cn/n_frac_reg[19]/C
                         clock pessimism             -0.008     0.898    
    SLICE_X49Y44         FDCE (Hold_fdce_C_D)         0.105     1.003    cpu/fp_unit/f_add/reg_cn/n_frac_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/fp_unit/f_sqrt/e1_exp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fp_unit/f_sqrt/e2_exp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.988%)  route 0.300ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.620     0.622    cpu/fp_unit/f_sqrt/clk
    SLICE_X52Y30         FDCE                                         r  cpu/fp_unit/f_sqrt/e1_exp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.141     0.763 r  cpu/fp_unit/f_sqrt/e1_exp_reg[3]/Q
                         net (fo=1, routed)           0.300     1.063    cpu/fp_unit/f_sqrt/e1_exp[3]
    SLICE_X48Y37         FDCE                                         r  cpu/fp_unit/f_sqrt/e2_exp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.901     0.903    cpu/fp_unit/f_sqrt/clk
    SLICE_X48Y37         FDCE                                         r  cpu/fp_unit/f_sqrt/e2_exp_reg[3]/C
                         clock pessimism             -0.008     0.894    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.066     0.960    cpu/fp_unit/f_sqrt/e2_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    cpu/id_stage/n_0_1332_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y16     counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y18     counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y18     counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y20     cpu/mem_stage/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y20     cpu/mem_stage/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y19     cpu/mem_stage/dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y20     cpu/mem_stage/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y20     cpu/mem_stage/dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.966ns (12.442%)  route 6.798ns (87.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     9.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.808    10.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.824    11.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.763    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.309    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X1Y35          FDRE (Setup_fdre_C_R)       -0.429    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 24.822    

Slack (MET) :             25.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.870ns (12.663%)  route 6.001ns (87.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.622 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.152     9.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.835    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.755    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.309    36.931    
                         clock uncertainty           -0.035    36.895    
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.637    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 25.500    

Slack (MET) :             25.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.870ns (12.663%)  route 6.001ns (87.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.622 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.152     9.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.835    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.755    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.309    36.931    
                         clock uncertainty           -0.035    36.895    
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.637    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 25.500    

Slack (MET) :             25.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.870ns (12.663%)  route 6.001ns (87.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.622 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.152     9.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.835    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.755    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.309    36.931    
                         clock uncertainty           -0.035    36.895    
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.637    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 25.500    

Slack (MET) :             25.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.870ns (12.663%)  route 6.001ns (87.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 36.622 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.804     6.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.299     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.362     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.152     9.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.835    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.755    36.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.309    36.931    
                         clock uncertainty           -0.035    36.895    
    SLICE_X7Y28          FDRE (Setup_fdre_C_R)       -0.637    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         36.258    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 25.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.410     1.521    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.076     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.408     1.514    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.075     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.410     1.521    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.075     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X3Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.930     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.407     1.510    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.075     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.637     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X9Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.408     1.491    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.075     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.408     1.514    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.075     1.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.658     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.059     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.408     1.512    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.076     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.408     1.514    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.071     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.667     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.944     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.410     1.521    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.071     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X3Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.940     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X3Y13          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.409     1.518    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.078     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y15    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  CLK100MHZ

Setup :           66  Failing Endpoints,  Worst Slack       -7.116ns,  Total Violation     -390.526ns
Hold  :            2  Failing Endpoints,  Worst Slack       -4.015ns,  Total Violation       -7.624ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.116ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.468ns  (logic 3.824ns (18.682%)  route 16.644ns (81.318%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.915     5.682    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.806 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_9/O
                         net (fo=8192, routed)        3.027     8.834    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/A1
    SLICE_X78Y28         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     8.996 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.996    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/OA
    SLICE_X78Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     9.210 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F7.A/O
                         net (fo=1, routed)           0.000     9.210    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/O1
    SLICE_X78Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.298 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F8/O
                         net (fo=1, routed)           1.026    10.324    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24_n_1
    SLICE_X81Y39         LUT6 (Prop_lut6_I0_O)        0.319    10.643 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.643    cpu/mem_stage/dmem/mm[24]_INST_0_i_32_n_1
    SLICE_X81Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.860 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    10.860    cpu/mem_stage/dmem/mm[24]_INST_0_i_16_n_1
    SLICE_X81Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    10.954 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_8/O
                         net (fo=1, routed)           1.741    12.695    cpu/mem_stage/dmem/mm[24]_INST_0_i_8_n_1
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.011 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_2/O
                         net (fo=2, routed)           1.102    14.113    cpu/mem_stage/dmem/data_out1[24]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.237 r  cpu/mem_stage/dmem/mm[24]_INST_0/O
                         net (fo=136, routed)         1.557    15.794    cpu/id_stage/jalrai/mm[12]
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  cpu/id_stage/jalrai/targat_carry__5_i_9/O
                         net (fo=2, routed)           0.946    16.865    cpu/id_stage/r_f/targat_carry__5_2
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.989 r  cpu/id_stage/r_f/targat_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.989    cpu/id_stage/jalrai/q_reg[27][1]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.539 r  cpu/id_stage/jalrai/targat_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.539    cpu/id_stage/jalrai/targat_carry__5_n_1
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.873 r  cpu/id_stage/jalrai/targat_carry__6/O[1]
                         net (fo=1, routed)           1.334    19.207    cpu/nextpc/a2[29]
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.303    19.510 r  cpu/nextpc/y[29]_INST_0/O
                         net (fo=3, routed)           2.455    21.965    <hidden>
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.150    22.115 r  <hidden>
                         net (fo=1, routed)           0.000    22.115    <hidden>
    SLICE_X29Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.684    15.106    <hidden>
    SLICE_X29Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.106    
                         clock uncertainty           -0.182    14.924    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.075    14.999    <hidden>
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -22.115    
  -------------------------------------------------------------------
                         slack                                 -7.116    

Slack (VIOLATED) :        -7.070ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.301ns  (logic 4.235ns (20.863%)  route 16.065ns (79.137%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.698     5.466    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X53Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.590 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_7/O
                         net (fo=8192, routed)        2.335     7.924    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/A3
    SLICE_X54Y84         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.972     8.897 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.897    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/OC
    SLICE_X54Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     9.144 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.144    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/O0
    SLICE_X54Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     9.242 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F8/O
                         net (fo=1, routed)           1.363    10.605    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12_n_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.319    10.924 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.924    cpu/mem_stage/dmem/mm[12]_INST_0_i_29_n_1
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.141 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    11.141    cpu/mem_stage/dmem/mm[12]_INST_0_i_15_n_1
    SLICE_X59Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    11.235 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_7/O
                         net (fo=1, routed)           1.808    13.042    cpu/mem_stage/dmem/mm[12]_INST_0_i_7_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.316    13.358 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_2/O
                         net (fo=5, routed)           1.858    15.216    cpu/id_stage/r_f/data_out1[12]_alias
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  cpu/id_stage/r_f/da[12]_INST_0_comp/O
                         net (fo=2, routed)           1.324    16.664    cpu/id_stage/jalrai/da[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.171 r  cpu/id_stage/jalrai/targat_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.171    cpu/id_stage/jalrai/targat_carry__2_n_1
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.505 r  cpu/id_stage/jalrai/targat_carry__3/O[1]
                         net (fo=1, routed)           1.828    19.333    cpu/nextpc/a2[17]
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.303    19.636 r  cpu/nextpc/y[17]_INST_0/O
                         net (fo=3, routed)           2.312    21.948    <hidden>
    SLICE_X12Y26         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.677    15.099    <hidden>
    SLICE_X12Y26         SRL16E                                       r  <hidden>
                         clock pessimism              0.000    15.099    
                         clock uncertainty           -0.182    14.917    
    SLICE_X12Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    14.878    <hidden>
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                 -7.070    

Slack (VIOLATED) :        -6.935ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.238ns  (logic 4.471ns (22.094%)  route 15.767ns (77.906%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.698     5.466    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X53Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.590 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_7/O
                         net (fo=8192, routed)        2.335     7.924    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/A3
    SLICE_X54Y84         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.972     8.897 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.897    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/OC
    SLICE_X54Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     9.144 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.144    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/O0
    SLICE_X54Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     9.242 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F8/O
                         net (fo=1, routed)           1.363    10.605    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12_n_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.319    10.924 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.924    cpu/mem_stage/dmem/mm[12]_INST_0_i_29_n_1
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.141 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    11.141    cpu/mem_stage/dmem/mm[12]_INST_0_i_15_n_1
    SLICE_X59Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    11.235 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_7/O
                         net (fo=1, routed)           1.808    13.042    cpu/mem_stage/dmem/mm[12]_INST_0_i_7_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.316    13.358 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_2/O
                         net (fo=5, routed)           1.858    15.216    cpu/id_stage/r_f/data_out1[12]_alias
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  cpu/id_stage/r_f/da[12]_INST_0_comp/O
                         net (fo=2, routed)           1.324    16.664    cpu/id_stage/jalrai/da[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.171 r  cpu/id_stage/jalrai/targat_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.171    cpu/id_stage/jalrai/targat_carry__2_n_1
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  cpu/id_stage/jalrai/targat_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.285    cpu/id_stage/jalrai/targat_carry__3_n_1
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  cpu/id_stage/jalrai/targat_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.399    cpu/id_stage/jalrai/targat_carry__4_n_1
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.621 r  cpu/id_stage/jalrai/targat_carry__5/O[0]
                         net (fo=1, routed)           1.346    18.967    cpu/nextpc/a2[24]
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.299    19.266 r  cpu/nextpc/y[24]_INST_0/O
                         net (fo=3, routed)           2.496    21.762    <hidden>
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    21.886 r  <hidden>
                         net (fo=1, routed)           0.000    21.886    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.102    
                         clock uncertainty           -0.182    14.920    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031    14.951    <hidden>
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -21.886    
  -------------------------------------------------------------------
                         slack                                 -6.935    

Slack (VIOLATED) :        -6.813ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 3.656ns (18.240%)  route 16.386ns (81.760%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.915     5.682    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.806 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_9/O
                         net (fo=8192, routed)        3.027     8.834    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/A1
    SLICE_X78Y28         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     8.996 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.996    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/OA
    SLICE_X78Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     9.210 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F7.A/O
                         net (fo=1, routed)           0.000     9.210    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/O1
    SLICE_X78Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.298 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F8/O
                         net (fo=1, routed)           1.026    10.324    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24_n_1
    SLICE_X81Y39         LUT6 (Prop_lut6_I0_O)        0.319    10.643 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.643    cpu/mem_stage/dmem/mm[24]_INST_0_i_32_n_1
    SLICE_X81Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.860 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    10.860    cpu/mem_stage/dmem/mm[24]_INST_0_i_16_n_1
    SLICE_X81Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    10.954 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_8/O
                         net (fo=1, routed)           1.741    12.695    cpu/mem_stage/dmem/mm[24]_INST_0_i_8_n_1
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.011 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_2/O
                         net (fo=2, routed)           1.102    14.113    cpu/mem_stage/dmem/data_out1[24]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.237 r  cpu/mem_stage/dmem/mm[24]_INST_0/O
                         net (fo=136, routed)         1.557    15.794    cpu/id_stage/jalrai/mm[12]
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  cpu/id_stage/jalrai/targat_carry__5_i_9/O
                         net (fo=2, routed)           0.946    16.865    cpu/id_stage/r_f/targat_carry__5_2
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.989 r  cpu/id_stage/r_f/targat_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.989    cpu/id_stage/jalrai/q_reg[27][1]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.539 r  cpu/id_stage/jalrai/targat_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.539    cpu/id_stage/jalrai/targat_carry__5_n_1
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.852 r  cpu/id_stage/jalrai/targat_carry__6/O[3]
                         net (fo=1, routed)           1.312    19.164    cpu/nextpc/a2[31]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.306    19.470 r  cpu/nextpc/y[31]_INST_0/O
                         net (fo=3, routed)           2.220    21.690    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.684    15.106    <hidden>
    SLICE_X25Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.106    
                         clock uncertainty           -0.182    14.924    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)       -0.047    14.877    <hidden>
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -21.690    
  -------------------------------------------------------------------
                         slack                                 -6.813    

Slack (VIOLATED) :        -6.771ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 4.463ns (22.318%)  route 15.536ns (77.682%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.698     5.466    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X53Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.590 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_7/O
                         net (fo=8192, routed)        2.335     7.924    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/A3
    SLICE_X54Y84         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.972     8.897 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.897    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/OC
    SLICE_X54Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     9.144 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.144    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/O0
    SLICE_X54Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     9.242 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F8/O
                         net (fo=1, routed)           1.363    10.605    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12_n_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.319    10.924 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.924    cpu/mem_stage/dmem/mm[12]_INST_0_i_29_n_1
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.141 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    11.141    cpu/mem_stage/dmem/mm[12]_INST_0_i_15_n_1
    SLICE_X59Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    11.235 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_7/O
                         net (fo=1, routed)           1.808    13.042    cpu/mem_stage/dmem/mm[12]_INST_0_i_7_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.316    13.358 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_2/O
                         net (fo=5, routed)           1.858    15.216    cpu/id_stage/r_f/data_out1[12]_alias
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  cpu/id_stage/r_f/da[12]_INST_0_comp/O
                         net (fo=2, routed)           1.324    16.664    cpu/id_stage/jalrai/da[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.171 r  cpu/id_stage/jalrai/targat_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.171    cpu/id_stage/jalrai/targat_carry__2_n_1
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  cpu/id_stage/jalrai/targat_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.285    cpu/id_stage/jalrai/targat_carry__3_n_1
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  cpu/id_stage/jalrai/targat_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.399    cpu/id_stage/jalrai/targat_carry__4_n_1
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.733 r  cpu/id_stage/jalrai/targat_carry__5/O[1]
                         net (fo=1, routed)           1.282    19.015    cpu/nextpc/a2[25]
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.303    19.318 r  cpu/nextpc/y[25]_INST_0/O
                         net (fo=3, routed)           2.329    21.647    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.675    15.097    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
                         clock pessimism              0.000    15.097    
                         clock uncertainty           -0.182    14.915    
    SLICE_X30Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    14.876    <hidden>
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -6.771    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.189ns  (logic 3.674ns (18.196%)  route 16.515ns (81.804%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.915     5.682    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.806 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_9/O
                         net (fo=8192, routed)        3.027     8.834    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/A1
    SLICE_X78Y28         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     8.996 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.996    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/OA
    SLICE_X78Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     9.210 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F7.A/O
                         net (fo=1, routed)           0.000     9.210    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/O1
    SLICE_X78Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.298 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F8/O
                         net (fo=1, routed)           1.026    10.324    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24_n_1
    SLICE_X81Y39         LUT6 (Prop_lut6_I0_O)        0.319    10.643 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.643    cpu/mem_stage/dmem/mm[24]_INST_0_i_32_n_1
    SLICE_X81Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.860 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    10.860    cpu/mem_stage/dmem/mm[24]_INST_0_i_16_n_1
    SLICE_X81Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    10.954 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_8/O
                         net (fo=1, routed)           1.741    12.695    cpu/mem_stage/dmem/mm[24]_INST_0_i_8_n_1
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.011 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_2/O
                         net (fo=2, routed)           1.102    14.113    cpu/mem_stage/dmem/data_out1[24]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.237 r  cpu/mem_stage/dmem/mm[24]_INST_0/O
                         net (fo=136, routed)         1.557    15.794    cpu/id_stage/jalrai/mm[12]
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  cpu/id_stage/jalrai/targat_carry__5_i_9/O
                         net (fo=2, routed)           0.946    16.865    cpu/id_stage/r_f/targat_carry__5_2
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.989 r  cpu/id_stage/r_f/targat_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.989    cpu/id_stage/jalrai/q_reg[27][1]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.539 r  cpu/id_stage/jalrai/targat_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.539    cpu/id_stage/jalrai/targat_carry__5_n_1
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.873 r  cpu/id_stage/jalrai/targat_carry__6/O[1]
                         net (fo=1, routed)           1.334    19.207    cpu/nextpc/a2[29]
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.303    19.510 r  cpu/nextpc/y[29]_INST_0/O
                         net (fo=3, routed)           2.327    21.837    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.675    15.097    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
                         clock pessimism              0.000    15.097    
                         clock uncertainty           -0.182    14.915    
    SLICE_X30Y29         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    15.074    <hidden>
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -21.837    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.731ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.037ns  (logic 3.682ns (18.375%)  route 16.355ns (81.625%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.915     5.682    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.806 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_9/O
                         net (fo=8192, routed)        3.027     8.834    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/A1
    SLICE_X78Y28         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     8.996 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.996    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/OA
    SLICE_X78Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     9.210 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F7.A/O
                         net (fo=1, routed)           0.000     9.210    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/O1
    SLICE_X78Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.298 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F8/O
                         net (fo=1, routed)           1.026    10.324    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24_n_1
    SLICE_X81Y39         LUT6 (Prop_lut6_I0_O)        0.319    10.643 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.643    cpu/mem_stage/dmem/mm[24]_INST_0_i_32_n_1
    SLICE_X81Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.860 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    10.860    cpu/mem_stage/dmem/mm[24]_INST_0_i_16_n_1
    SLICE_X81Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    10.954 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_8/O
                         net (fo=1, routed)           1.741    12.695    cpu/mem_stage/dmem/mm[24]_INST_0_i_8_n_1
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.011 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_2/O
                         net (fo=2, routed)           1.102    14.113    cpu/mem_stage/dmem/data_out1[24]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.237 r  cpu/mem_stage/dmem/mm[24]_INST_0/O
                         net (fo=136, routed)         1.557    15.794    cpu/id_stage/jalrai/mm[12]
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  cpu/id_stage/jalrai/targat_carry__5_i_9/O
                         net (fo=2, routed)           0.946    16.865    cpu/id_stage/r_f/targat_carry__5_2
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.989 r  cpu/id_stage/r_f/targat_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.989    cpu/id_stage/jalrai/q_reg[27][1]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.539 r  cpu/id_stage/jalrai/targat_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.539    cpu/id_stage/jalrai/targat_carry__5_n_1
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.761 r  cpu/id_stage/jalrai/targat_carry__6/O[0]
                         net (fo=1, routed)           1.190    18.950    cpu/nextpc/a2[28]
    SLICE_X29Y43         LUT6 (Prop_lut6_I5_O)        0.299    19.249 r  cpu/nextpc/y[28]_INST_0/O
                         net (fo=3, routed)           2.311    21.560    <hidden>
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.124    21.684 r  <hidden>
                         net (fo=1, routed)           0.000    21.684    <hidden>
    SLICE_X29Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.684    15.106    <hidden>
    SLICE_X29Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.106    
                         clock uncertainty           -0.182    14.924    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.029    14.953    <hidden>
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 -6.731    

Slack (VIOLATED) :        -6.710ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.926ns  (logic 4.233ns (21.246%)  route 15.693ns (78.754%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.698     5.466    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X53Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.590 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_7/O
                         net (fo=8192, routed)        2.335     7.924    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/A3
    SLICE_X54Y84         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.972     8.897 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.897    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/OC
    SLICE_X54Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     9.144 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.144    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/O0
    SLICE_X54Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     9.242 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F8/O
                         net (fo=1, routed)           1.363    10.605    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12_n_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.319    10.924 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.924    cpu/mem_stage/dmem/mm[12]_INST_0_i_29_n_1
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.141 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    11.141    cpu/mem_stage/dmem/mm[12]_INST_0_i_15_n_1
    SLICE_X59Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    11.235 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_7/O
                         net (fo=1, routed)           1.808    13.042    cpu/mem_stage/dmem/mm[12]_INST_0_i_7_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.316    13.358 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_2/O
                         net (fo=5, routed)           1.858    15.216    cpu/id_stage/r_f/data_out1[12]_alias
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  cpu/id_stage/r_f/da[12]_INST_0_comp/O
                         net (fo=2, routed)           1.324    16.664    cpu/id_stage/jalrai/da[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.171 r  cpu/id_stage/jalrai/targat_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.171    cpu/id_stage/jalrai/targat_carry__2_n_1
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  cpu/id_stage/jalrai/targat_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.285    cpu/id_stage/jalrai/targat_carry__3_n_1
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.507 r  cpu/id_stage/jalrai/targat_carry__4/O[0]
                         net (fo=1, routed)           1.790    19.297    cpu/nextpc/a2[20]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.299    19.596 r  cpu/nextpc/y[20]_INST_0/O
                         net (fo=3, routed)           1.978    21.573    <hidden>
    SLICE_X26Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.681    15.103    <hidden>
    SLICE_X26Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.103    
                         clock uncertainty           -0.182    14.921    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)       -0.058    14.863    <hidden>
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -21.573    
  -------------------------------------------------------------------
                         slack                                 -6.710    

Slack (VIOLATED) :        -6.695ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.001ns  (logic 3.702ns (18.508%)  route 16.299ns (81.492%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.915     5.682    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.806 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_9/O
                         net (fo=8192, routed)        3.027     8.834    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/A1
    SLICE_X78Y28         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     8.996 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.996    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/OA
    SLICE_X78Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     9.210 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F7.A/O
                         net (fo=1, routed)           0.000     9.210    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/O1
    SLICE_X78Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     9.298 r  cpu/mem_stage/dmem/ram_reg_3840_4095_24_24/F8/O
                         net (fo=1, routed)           1.026    10.324    cpu/mem_stage/dmem/ram_reg_3840_4095_24_24_n_1
    SLICE_X81Y39         LUT6 (Prop_lut6_I0_O)        0.319    10.643 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    10.643    cpu/mem_stage/dmem/mm[24]_INST_0_i_32_n_1
    SLICE_X81Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.860 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    10.860    cpu/mem_stage/dmem/mm[24]_INST_0_i_16_n_1
    SLICE_X81Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    10.954 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_8/O
                         net (fo=1, routed)           1.741    12.695    cpu/mem_stage/dmem/mm[24]_INST_0_i_8_n_1
    SLICE_X55Y52         LUT6 (Prop_lut6_I5_O)        0.316    13.011 r  cpu/mem_stage/dmem/mm[24]_INST_0_i_2/O
                         net (fo=2, routed)           1.102    14.113    cpu/mem_stage/dmem/data_out1[24]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.237 r  cpu/mem_stage/dmem/mm[24]_INST_0/O
                         net (fo=136, routed)         1.557    15.794    cpu/id_stage/jalrai/mm[12]
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  cpu/id_stage/jalrai/targat_carry__5_i_9/O
                         net (fo=2, routed)           0.946    16.865    cpu/id_stage/r_f/targat_carry__5_2
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    16.989 r  cpu/id_stage/r_f/targat_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.989    cpu/id_stage/jalrai/q_reg[27][1]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.539 r  cpu/id_stage/jalrai/targat_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.539    cpu/id_stage/jalrai/targat_carry__5_n_1
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.778 r  cpu/id_stage/jalrai/targat_carry__6/O[2]
                         net (fo=1, routed)           1.358    19.136    cpu/nextpc/a2[30]
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.302    19.438 r  cpu/nextpc/y[30]_INST_0/O
                         net (fo=3, routed)           2.086    21.524    <hidden>
    SLICE_X35Y37         LUT2 (Prop_lut2_I0_O)        0.124    21.648 r  <hidden>
                         net (fo=1, routed)           0.000    21.648    <hidden>
    SLICE_X35Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.681    15.103    <hidden>
    SLICE_X35Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.000    15.103    
                         clock uncertainty           -0.182    14.921    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.032    14.953    <hidden>
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 -6.695    

Slack (VIOLATED) :        -6.693ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.943ns  (logic 4.347ns (21.800%)  route 15.595ns (78.200%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.645     1.647    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X13Y50         FDCE                                         r  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     2.103 f  cpu/debug_if/debug_uart/data_imem_p_dmem_n_reg/Q
                         net (fo=38, routed)          1.540     3.644    cpu/debug_if/debug_uart/data_imem_p_dmem_n
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cpu/debug_if/debug_uart/cpu_dmem_ce_INST_0/O
                         net (fo=24, routed)          1.698     5.466    cpu/mem_stage/dmem/dbg_dmem_ce
    SLICE_X53Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.590 r  cpu/mem_stage/dmem/ram_reg_0_255_0_0_i_7/O
                         net (fo=8192, routed)        2.335     7.924    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/A3
    SLICE_X54Y84         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.972     8.897 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.897    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/OC
    SLICE_X54Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     9.144 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F7.B/O
                         net (fo=1, routed)           0.000     9.144    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/O0
    SLICE_X54Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     9.242 r  cpu/mem_stage/dmem/ram_reg_7168_7423_12_12/F8/O
                         net (fo=1, routed)           1.363    10.605    cpu/mem_stage/dmem/ram_reg_7168_7423_12_12_n_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.319    10.924 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    10.924    cpu/mem_stage/dmem/mm[12]_INST_0_i_29_n_1
    SLICE_X59Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    11.141 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    11.141    cpu/mem_stage/dmem/mm[12]_INST_0_i_15_n_1
    SLICE_X59Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    11.235 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_7/O
                         net (fo=1, routed)           1.808    13.042    cpu/mem_stage/dmem/mm[12]_INST_0_i_7_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.316    13.358 r  cpu/mem_stage/dmem/mm[12]_INST_0_i_2/O
                         net (fo=5, routed)           1.858    15.216    cpu/id_stage/r_f/data_out1[12]_alias
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  cpu/id_stage/r_f/da[12]_INST_0_comp/O
                         net (fo=2, routed)           1.324    16.664    cpu/id_stage/jalrai/da[0]
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.171 r  cpu/id_stage/jalrai/targat_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.171    cpu/id_stage/jalrai/targat_carry__2_n_1
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  cpu/id_stage/jalrai/targat_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.285    cpu/id_stage/jalrai/targat_carry__3_n_1
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  cpu/id_stage/jalrai/targat_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.399    cpu/id_stage/jalrai/targat_carry__4_n_1
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.621 r  cpu/id_stage/jalrai/targat_carry__5/O[0]
                         net (fo=1, routed)           1.346    18.967    cpu/nextpc/a2[24]
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.299    19.266 r  cpu/nextpc/y[24]_INST_0/O
                         net (fo=3, routed)           2.324    21.590    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.675    15.097    <hidden>
    SLICE_X30Y29         SRL16E                                       r  <hidden>
                         clock pessimism              0.000    15.097    
                         clock uncertainty           -0.182    14.915    
    SLICE_X30Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    14.897    <hidden>
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.015ns  (arrival time - required time)
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.091ns (2.343%)  route 3.793ns (97.657%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        7.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.870     1.873    <hidden>
    SLICE_X76Y10         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.853     5.456    <hidden>
    SLICE_X76Y10         SRL16E                                       r  <hidden>
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.182     5.638    
    SLICE_X76Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.250     5.888    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.888    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                 -4.015    

Slack (VIOLATED) :        -3.608ns  (arrival time - required time)
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.191ns (4.410%)  route 4.140ns (95.590%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        7.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.217     2.220    <hidden>
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.100     2.320 r  <hidden>
                         net (fo=1, routed)           0.000     2.320    <hidden>
    SLICE_X12Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.812     5.415    <hidden>
    SLICE_X12Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.182     5.597    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.331     5.928    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                 -3.608    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/fd_reg/instruction/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.489ns (11.604%)  route 3.725ns (88.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.683     1.686    cpu/fd_reg/instruction/clk
    SLICE_X35Y49         FDCE                                         r  cpu/fd_reg/instruction/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.367     2.053 r  cpu/fd_reg/instruction/q_reg[9]/Q
                         net (fo=7, routed)           3.725     5.778    <hidden>
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.122     5.900 r  <hidden>
                         net (fo=1, routed)           0.000     5.900    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.795     5.398    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.398    
                         clock uncertainty            0.182     5.580    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.289     5.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.490ns (11.542%)  route 3.755ns (88.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.402ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.658     1.661    clk_out
    SLICE_X52Y17         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.367     2.028 r  counter_reg[6]/Q
                         net (fo=3, routed)           3.755     5.783    <hidden>
    SLICE_X52Y1          LUT2 (Prop_lut2_I0_O)        0.123     5.906 r  <hidden>
                         net (fo=1, routed)           0.000     5.906    <hidden>
    SLICE_X52Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.799     5.402    <hidden>
    SLICE_X52Y1          FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.402    
                         clock uncertainty            0.182     5.584    
    SLICE_X52Y1          FDRE (Hold_fdre_C_D)         0.289     5.873    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.873    
                         arrival time                           5.906    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.489ns (11.511%)  route 3.759ns (88.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.674     1.677    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X37Y32         FDCE                                         r  cpu/debug_if/debug_uart/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.367     2.044 r  cpu/debug_if/debug_uart/addr_reg[15]/Q
                         net (fo=10, routed)          3.759     5.803    <hidden>
    SLICE_X44Y11         LUT2 (Prop_lut2_I0_O)        0.122     5.925 r  <hidden>
                         net (fo=1, routed)           0.000     5.925    <hidden>
    SLICE_X44Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.807     5.410    <hidden>
    SLICE_X44Y11         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.182     5.592    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.289     5.881    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           5.925    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.461ns (10.788%)  route 3.812ns (89.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.408ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.654     1.657    clk_out
    SLICE_X52Y21         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.367     2.024 r  counter_reg[22]/Q
                         net (fo=3, routed)           3.812     5.836    <hidden>
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.094     5.930 r  <hidden>
                         net (fo=1, routed)           0.000     5.930    <hidden>
    SLICE_X51Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.805     5.408    <hidden>
    SLICE_X51Y4          FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.408    
                         clock uncertainty            0.182     5.590    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.289     5.879    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.879    
                         arrival time                           5.930    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.467ns (11.017%)  route 3.772ns (88.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.672     1.675    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X39Y32         FDCE                                         r  cpu/debug_if/debug_uart/addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.367     2.042 r  cpu/debug_if/debug_uart/addr_reg[18]/Q
                         net (fo=4, routed)           3.772     5.814    <hidden>
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.100     5.914 r  <hidden>
                         net (fo=1, routed)           0.000     5.914    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.808     5.411    <hidden>
    SLICE_X41Y12         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.411    
                         clock uncertainty            0.182     5.593    
    SLICE_X41Y12         FDRE (Hold_fdre_C_D)         0.269     5.862    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.862    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/prog_cnt/prog_cntr/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.467ns (11.003%)  route 3.777ns (88.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.675     1.678    cpu/prog_cnt/prog_cntr/clk
    SLICE_X36Y33         FDCE                                         r  cpu/prog_cnt/prog_cntr/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.367     2.045 r  cpu/prog_cnt/prog_cntr/q_reg[14]/Q
                         net (fo=5, routed)           3.777     5.822    <hidden>
    SLICE_X44Y8          LUT2 (Prop_lut2_I0_O)        0.100     5.922 r  <hidden>
                         net (fo=1, routed)           0.000     5.922    <hidden>
    SLICE_X44Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     5.412    <hidden>
    SLICE_X44Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.412    
                         clock uncertainty            0.182     5.594    
    SLICE_X44Y8          FDRE (Hold_fdre_C_D)         0.269     5.863    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.863    
                         arrival time                           5.922    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu/fd_reg/instruction/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.491ns (11.083%)  route 3.939ns (88.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.499     1.502    cpu/fd_reg/instruction/clk
    SLICE_X67Y104        FDCE                                         r  cpu/fd_reg/instruction/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.367     1.869 r  cpu/fd_reg/instruction/q_reg[7]/Q
                         net (fo=7, routed)           3.939     5.808    <hidden>
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.932 r  <hidden>
                         net (fo=1, routed)           0.000     5.932    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.795     5.398    <hidden>
    SLICE_X35Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.398    
                         clock uncertainty            0.182     5.580    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.289     5.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.367ns (8.613%)  route 3.894ns (91.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.407ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683     1.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.654     1.657    clk_out
    SLICE_X52Y21         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.367     2.024 r  counter_reg[22]/Q
                         net (fo=3, routed)           3.894     5.918    <hidden>
    SLICE_X58Y1          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.804     5.407    <hidden>
    SLICE_X58Y1          SRL16E                                       r  <hidden>
                         clock pessimism              0.000     5.407    
                         clock uncertainty            0.182     5.589    
    SLICE_X58Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.266     5.855    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.855    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack       31.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.464ns  (logic 0.456ns (31.141%)  route 1.008ns (68.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.008     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X1Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 31.443    

Slack (MET) :             31.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.339ns  (logic 0.456ns (34.050%)  route 0.883ns (65.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.883     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                 31.568    

Slack (MET) :             31.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.761%)  route 0.662ns (61.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.662     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.240    32.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                 31.679    

Slack (MET) :             31.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.755     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 31.696    

Slack (MET) :             31.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.898%)  route 0.581ns (58.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.581     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X0Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 31.733    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.184%)  route 0.488ns (53.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.488     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.346%)  route 0.621ns (57.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X0Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 31.830    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.008%)  route 0.580ns (55.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.580     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 31.869    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out1_clk_wiz_0

Setup :          111  Failing Endpoints,  Worst Slack       -3.994ns,  Total Violation     -294.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.994ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_a_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        10.193ns  (logic 0.952ns (9.340%)  route 9.241ns (90.660%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.672 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.737    25.388    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.124    25.512 r  cpu/fp_unit/f_div/frac_newton/reg_a[23]_i_1/O
                         net (fo=1, routed)           0.000    25.512    cpu/fp_unit/f_div/frac_newton/reg_a[23]_i_1_n_1
    SLICE_X40Y30         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.669    21.672    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X40Y30         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[23]/C
                         clock pessimism              0.000    21.672    
                         clock uncertainty           -0.182    21.490    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.029    21.519    cpu/fp_unit/f_div/frac_newton/reg_a_reg[23]
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                 -3.994    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_a_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.656ns  (logic 0.828ns (8.575%)  route 8.828ns (91.425%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 21.669 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.324    24.976    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X43Y29         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.666    21.669    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X43Y29         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[12]/C
                         clock pessimism              0.000    21.669    
                         clock uncertainty           -0.182    21.487    
    SLICE_X43Y29         FDRE (Setup_fdre_C_CE)      -0.205    21.282    cpu/fp_unit/f_div/frac_newton/reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         21.282    
                         arrival time                         -24.976    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_a_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.656ns  (logic 0.828ns (8.575%)  route 8.828ns (91.425%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 21.669 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.324    24.976    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X43Y29         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.666    21.669    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X43Y29         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_a_reg[13]/C
                         clock pessimism              0.000    21.669    
                         clock uncertainty           -0.182    21.487    
    SLICE_X43Y29         FDRE (Setup_fdre_C_CE)      -0.205    21.282    cpu/fp_unit/f_div/frac_newton/reg_a_reg[13]
  -------------------------------------------------------------------
                         required time                         21.282    
                         arrival time                         -24.976    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.643ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.615ns  (logic 0.828ns (8.612%)  route 8.787ns (91.388%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 21.679 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.283    24.935    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X36Y34         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.676    21.679    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X36Y34         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[9]/C
                         clock pessimism              0.000    21.679    
                         clock uncertainty           -0.182    21.497    
    SLICE_X36Y34         FDRE (Setup_fdre_C_CE)      -0.205    21.292    cpu/fp_unit/f_div/frac_newton/reg_b_reg[9]
  -------------------------------------------------------------------
                         required time                         21.292    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -3.643    

Slack (VIOLATED) :        -3.638ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_d_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.602ns  (logic 0.828ns (8.623%)  route 8.774ns (91.377%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 21.671 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.606    23.166    cpu/fp_unit/f_sqrt/frac_newton/clrn
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.290 r  cpu/fp_unit/f_sqrt/frac_newton/reg_d[23]_i_1/O
                         net (fo=24, routed)          1.632    24.922    cpu/fp_unit/f_sqrt/frac_newton/reg_d[23]_i_1_n_1
    SLICE_X59Y38         FDRE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_d_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.668    21.671    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X59Y38         FDRE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_d_reg[22]/C
                         clock pessimism              0.000    21.671    
                         clock uncertainty           -0.182    21.489    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.205    21.284    cpu/fp_unit/f_sqrt/frac_newton/reg_d_reg[22]
  -------------------------------------------------------------------
                         required time                         21.284    
                         arrival time                         -24.922    
  -------------------------------------------------------------------
                         slack                                 -3.638    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.477ns  (logic 0.828ns (8.737%)  route 8.649ns (91.263%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.144    24.796    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[0]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    21.286    cpu/fp_unit/f_div/frac_newton/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                 -3.510    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.477ns  (logic 0.828ns (8.737%)  route 8.649ns (91.263%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.144    24.796    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[18]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    21.286    cpu/fp_unit/f_div/frac_newton/reg_b_reg[18]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                 -3.510    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.477ns  (logic 0.828ns (8.737%)  route 8.649ns (91.263%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.144    24.796    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[19]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    21.286    cpu/fp_unit/f_div/frac_newton/reg_b_reg[19]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                 -3.510    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.477ns  (logic 0.828ns (8.737%)  route 8.649ns (91.263%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.144    24.796    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[1]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    21.286    cpu/fp_unit/f_div/frac_newton/reg_b_reg[1]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                 -3.510    

Slack (VIOLATED) :        -3.510ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_div/frac_newton/reg_b_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.477ns  (logic 0.828ns (8.737%)  route 8.649ns (91.263%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.967    23.528    cpu/fp_unit/f_div/frac_newton/clrn
    SLICE_X32Y27         LUT5 (Prop_lut5_I0_O)        0.124    23.652 r  cpu/fp_unit/f_div/frac_newton/reg_a[22]_i_1/O
                         net (fo=48, routed)          1.144    24.796    cpu/fp_unit/f_div/frac_newton/reg_a
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_div/frac_newton/clk
    SLICE_X39Y31         FDRE                                         r  cpu/fp_unit/f_div/frac_newton/reg_b_reg[22]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X39Y31         FDRE (Setup_fdre_C_CE)      -0.205    21.286    cpu/fp_unit/f_div/frac_newton/reg_b_reg[22]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                 -3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.231ns (22.954%)  route 0.775ns (77.046%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.542     2.480    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.045     2.525 r  cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     2.525    cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index[0]_i_1_n_1
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index_reg[0]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.182     1.060    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.152    cpu/debug_if/debug_uart/uart_tx_1/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.147%)  route 0.861ns (78.853%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.628     2.566    cpu/debug_if/debug_uart/uart_rx_1/sys_rstn
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.045     2.611 r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     2.611    cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index[0]_i_1_n_1
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/uart_rx_1/cpu_clk
    SLICE_X1Y51          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.182     1.060    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.152    cpu/debug_if/debug_uart/uart_rx_1/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.276ns (25.021%)  route 0.827ns (74.979%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.420     2.358    cpu/debug_if/debug_uart/uart_rx_1/sys_rstn
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.045     2.403 r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_2/O
                         net (fo=3, routed)           0.174     2.576    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_2_n_1
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.045     2.621 r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.621    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_1_n_1
    SLICE_X3Y50          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/uart_rx_1/cpu_clk
    SLICE_X3Y50          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[6]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.182     1.060    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.152    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.231ns (22.942%)  route 0.776ns (77.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.225     2.525    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.872     0.874    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[0]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.017    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.231ns (22.942%)  route 0.776ns (77.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.225     2.525    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.872     0.874    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[1]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.017    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.231ns (22.942%)  route 0.776ns (77.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.225     2.525    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.872     0.874    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[2]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.017    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.231ns (22.942%)  route 0.776ns (77.058%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.225     2.525    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.872     0.874    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y55          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[3]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y55          FDRE (Hold_fdre_C_CE)       -0.039     1.017    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.276ns (23.211%)  route 0.913ns (76.789%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.420     2.358    cpu/debug_if/debug_uart/uart_rx_1/sys_rstn
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.045     2.403 r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_2/O
                         net (fo=3, routed)           0.260     2.662    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[6]_i_2_n_1
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.045     2.707 r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.707    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte[5]_i_1_n_1
    SLICE_X3Y50          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.876     0.878    cpu/debug_if/debug_uart/uart_rx_1/cpu_clk
    SLICE_X3Y50          FDRE                                         r  cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[5]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.182     1.060    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.152    cpu/debug_if/debug_uart/uart_rx_1/o_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.568ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.671%)  route 0.835ns (78.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.284     2.584    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y57          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.871     0.873    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y57          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[4]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_CE)       -0.039     1.016    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.568ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.671%)  route 0.835ns (78.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599     1.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233     1.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.317     2.255    cpu/debug_if/debug_uart/uart_tx_1/sys_rstn
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045     2.300 r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1/O
                         net (fo=6, routed)           0.284     2.584    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data[6]_i_1_n_1
    SLICE_X4Y57          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.871     0.873    cpu/debug_if/debug_uart/uart_tx_1/cpu_clk
    SLICE_X4Y57          FDRE                                         r  cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[6]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_CE)       -0.039     1.016    cpu/debug_if/debug_uart/uart_tx_1/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.568    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.293ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.612ns  (logic 0.456ns (28.282%)  route 1.156ns (71.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.156     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.790%)  route 1.128ns (71.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.128     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.393ns  (logic 0.419ns (30.074%)  route 0.974ns (69.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.974     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X3Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.335ns  (logic 0.419ns (31.393%)  route 0.916ns (68.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.916     1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.491ns  (logic 0.456ns (30.574%)  route 1.035ns (69.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.035     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y16          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.326ns  (logic 0.456ns (34.385%)  route 0.870ns (65.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.870     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.456ns (36.592%)  route 0.790ns (63.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.790     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X3Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)       -0.105     9.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.985ns  (logic 0.419ns (42.524%)  route 0.566ns (57.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.566     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  8.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        5.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.456ns (12.926%)  route 3.072ns (87.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         3.072     9.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X11Y28         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.681    15.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X11Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.267    15.371    
                         clock uncertainty           -0.035    15.335    
    SLICE_X11Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.771     8.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X9Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.771     8.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X9Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.771     8.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X9Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.456ns (14.129%)  route 2.771ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.771     8.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X9Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.680    15.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.267    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X9Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.456ns (13.935%)  route 2.816ns (86.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.816     8.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.757    15.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.267    15.447    
                         clock uncertainty           -0.035    15.411    
    SLICE_X3Y22          FDCE (Recov_fdce_C_CLR)     -0.405    15.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.456ns (16.800%)  route 2.258ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.258     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.756    15.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.267    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.456ns (16.800%)  route 2.258ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.258     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.756    15.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.267    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.456ns (16.800%)  route 2.258ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.258     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.756    15.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.267    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.456ns (16.800%)  route 2.258ns (83.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.886     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.258     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y27          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.756    15.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y27          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.267    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.143%)  route 0.146ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.663     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y17          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.939     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y17          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.483     1.621    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.661     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.176     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.935     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.483     1.617    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.661     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.176     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.935     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.483     1.617    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.012%)  route 0.159ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.656     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y24          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.930     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y24          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.483     1.612    
    SLICE_X4Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.012%)  route 0.159ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.656     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y25          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y24          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.930     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y24          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.483     1.612    
    SLICE_X4Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100MHZ
  To Clock:  clk_out1_clk_wiz_0

Setup :         1281  Failing Endpoints,  Worst Slack       -3.622ns,  Total Violation    -1801.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.379ns  (logic 0.704ns (7.506%)  route 8.675ns (92.494%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 21.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        7.138    24.699    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y13         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.661    21.664    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y13         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[15]/C
                         clock pessimism              0.000    21.664    
                         clock uncertainty           -0.182    21.482    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.077    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[15]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -24.699    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.379ns  (logic 0.704ns (7.506%)  route 8.675ns (92.494%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 21.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        7.138    24.699    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y13         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.661    21.664    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y13         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[16]/C
                         clock pessimism              0.000    21.664    
                         clock uncertainty           -0.182    21.482    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.077    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[16]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -24.699    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.379ns  (logic 0.704ns (7.506%)  route 8.675ns (92.494%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 21.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        7.138    24.699    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y13         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.661    21.664    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y13         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[17]/C
                         clock pessimism              0.000    21.664    
                         clock uncertainty           -0.182    21.482    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.077    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[17]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -24.699    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.379ns  (logic 0.704ns (7.506%)  route 8.675ns (92.494%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 21.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        7.138    24.699    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y13         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.661    21.664    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y13         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[18]/C
                         clock pessimism              0.000    21.664    
                         clock uncertainty           -0.182    21.482    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    21.077    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[18]
  -------------------------------------------------------------------
                         required time                         21.077    
                         arrival time                         -24.699    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.237ns  (logic 0.704ns (7.621%)  route 8.533ns (92.379%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 21.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.996    24.557    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y11         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.663    21.666    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y11         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[10]/C
                         clock pessimism              0.000    21.666    
                         clock uncertainty           -0.182    21.484    
    SLICE_X55Y11         FDCE (Recov_fdce_C_CLR)     -0.405    21.079    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[10]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 -3.478    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.237ns  (logic 0.704ns (7.621%)  route 8.533ns (92.379%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 21.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.996    24.557    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y11         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.663    21.666    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y11         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[7]/C
                         clock pessimism              0.000    21.666    
                         clock uncertainty           -0.182    21.484    
    SLICE_X55Y11         FDCE (Recov_fdce_C_CLR)     -0.405    21.079    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[7]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 -3.478    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.237ns  (logic 0.704ns (7.621%)  route 8.533ns (92.379%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 21.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.996    24.557    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y11         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.663    21.666    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y11         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[8]/C
                         clock pessimism              0.000    21.666    
                         clock uncertainty           -0.182    21.484    
    SLICE_X55Y11         FDCE (Recov_fdce_C_CLR)     -0.405    21.079    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[8]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 -3.478    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.237ns  (logic 0.704ns (7.621%)  route 8.533ns (92.379%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 21.666 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.996    24.557    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X55Y11         FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.663    21.666    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X55Y11         FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[9]/C
                         clock pessimism              0.000    21.666    
                         clock uncertainty           -0.182    21.484    
    SLICE_X55Y11         FDCE (Recov_fdce_C_CLR)     -0.405    21.079    cpu/fp_unit/f_sqrt/frac_newton/reg_de_x_reg[9]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 -3.478    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.137ns  (logic 0.704ns (7.705%)  route 8.433ns (92.295%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.896    24.456    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X65Y4          FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.674    21.677    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X65Y4          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[4]/C
                         clock pessimism              0.000    21.677    
                         clock uncertainty           -0.182    21.495    
    SLICE_X65Y4          FDCE (Recov_fdce_C_CLR)     -0.405    21.090    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[4]
  -------------------------------------------------------------------
                         required time                         21.090    
                         arrival time                         -24.456    
  -------------------------------------------------------------------
                         slack                                 -3.367    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        9.114ns  (logic 0.704ns (7.725%)  route 8.410ns (92.275%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.673 - 20.000 ) 
    Source Clock Delay      (SCD):    5.320ns = ( 15.320 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.717    15.320    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456    15.776 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.599    16.375    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.124    16.499 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.938    17.437    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.124    17.561 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.873    24.433    cpu/fp_unit/f_sqrt/frac_newton/reg_de_d_reg[0]_2
    SLICE_X61Y8          FDCE                                         f  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    21.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.670    21.673    cpu/fp_unit/f_sqrt/frac_newton/clk
    SLICE_X61Y8          FDCE                                         r  cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]/C
                         clock pessimism              0.000    21.673    
                         clock uncertainty           -0.182    21.491    
    SLICE_X61Y8          FDCE (Recov_fdce_C_CLR)     -0.405    21.086    cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[12]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                         -24.433    
  -------------------------------------------------------------------
                         slack                                 -3.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fpr/register_reg[10][24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.412ns  (logic 0.231ns (16.363%)  route 1.181ns (83.637%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.565    12.930    cpu/fpr/clrn
    SLICE_X33Y65         FDCE                                         f  cpu/fpr/register_reg[10][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.131    11.133    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.056    11.189 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.177    12.366    cpu/fpr/clk
    SLICE_X33Y65         FDCE                                         r  cpu/fpr/register_reg[10][24]/C
                         clock pessimism              0.000    12.366    
                         clock uncertainty            0.182    12.549    
    SLICE_X33Y65         FDCE (Remov_fdce_C_CLR)     -0.092    12.457    cpu/fpr/register_reg[10][24]
  -------------------------------------------------------------------
                         required time                        -12.457    
                         arrival time                          12.930    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fpr/register_reg[19][24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.416ns  (logic 0.231ns (16.312%)  route 1.185ns (83.688%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 12.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.569    12.934    cpu/fpr/clrn
    SLICE_X32Y65         FDCE                                         f  cpu/fpr/register_reg[19][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.131    11.133    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.056    11.189 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.177    12.366    cpu/fpr/clk
    SLICE_X32Y65         FDCE                                         r  cpu/fpr/register_reg[19][24]/C
                         clock pessimism              0.000    12.366    
                         clock uncertainty            0.182    12.549    
    SLICE_X32Y65         FDCE (Remov_fdce_C_CLR)     -0.092    12.457    cpu/fpr/register_reg[19][24]
  -------------------------------------------------------------------
                         required time                        -12.457    
                         arrival time                          12.934    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[21][24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.305ns  (logic 0.231ns (17.703%)  route 1.074ns (82.297%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.458    12.823    cpu/id_stage/r_f/clrn
    SLICE_X1Y66          FDCE                                         f  cpu/id_stage/r_f/register_reg[21][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.868    12.203    cpu/id_stage/r_f/CLK
    SLICE_X1Y66          FDCE                                         r  cpu/id_stage/r_f/register_reg[21][24]/C
                         clock pessimism              0.000    12.203    
                         clock uncertainty            0.182    12.385    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092    12.293    cpu/id_stage/r_f/register_reg[21][24]
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          12.823    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[8][15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.309ns  (logic 0.231ns (17.644%)  route 1.078ns (82.356%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.462    12.828    cpu/id_stage/r_f/clrn
    SLICE_X0Y66          FDCE                                         f  cpu/id_stage/r_f/register_reg[8][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.868    12.203    cpu/id_stage/r_f/CLK
    SLICE_X0Y66          FDCE                                         r  cpu/id_stage/r_f/register_reg[8][15]/C
                         clock pessimism              0.000    12.203    
                         clock uncertainty            0.182    12.385    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.092    12.293    cpu/id_stage/r_f/register_reg[8][15]
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          12.828    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[8][22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.309ns  (logic 0.231ns (17.644%)  route 1.078ns (82.356%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.462    12.828    cpu/id_stage/r_f/clrn
    SLICE_X0Y66          FDCE                                         f  cpu/id_stage/r_f/register_reg[8][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.868    12.203    cpu/id_stage/r_f/CLK
    SLICE_X0Y66          FDCE                                         r  cpu/id_stage/r_f/register_reg[8][22]/C
                         clock pessimism              0.000    12.203    
                         clock uncertainty            0.182    12.385    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.092    12.293    cpu/id_stage/r_f/register_reg[8][22]
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          12.828    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[8][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.309ns  (logic 0.231ns (17.644%)  route 1.078ns (82.356%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.462    12.828    cpu/id_stage/r_f/clrn
    SLICE_X0Y66          FDCE                                         f  cpu/id_stage/r_f/register_reg[8][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.868    12.203    cpu/id_stage/r_f/CLK
    SLICE_X0Y66          FDCE                                         r  cpu/id_stage/r_f/register_reg[8][23]/C
                         clock pessimism              0.000    12.203    
                         clock uncertainty            0.182    12.385    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.092    12.293    cpu/id_stage/r_f/register_reg[8][23]
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          12.828    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[8][30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.309ns  (logic 0.231ns (17.644%)  route 1.078ns (82.356%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 12.203 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.462    12.828    cpu/id_stage/r_f/clrn
    SLICE_X0Y66          FDCE                                         f  cpu/id_stage/r_f/register_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.868    12.203    cpu/id_stage/r_f/CLK
    SLICE_X0Y66          FDCE                                         r  cpu/id_stage/r_f/register_reg[8][30]/C
                         clock pessimism              0.000    12.203    
                         clock uncertainty            0.182    12.385    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.092    12.293    cpu/id_stage/r_f/register_reg[8][30]
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          12.828    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[20][10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.313ns  (logic 0.231ns (17.594%)  route 1.082ns (82.406%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 12.202 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.466    12.831    cpu/id_stage/r_f/clrn
    SLICE_X7Y64          FDCE                                         f  cpu/id_stage/r_f/register_reg[20][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.867    12.202    cpu/id_stage/r_f/CLK
    SLICE_X7Y64          FDCE                                         r  cpu/id_stage/r_f/register_reg[20][10]/C
                         clock pessimism              0.000    12.202    
                         clock uncertainty            0.182    12.384    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.092    12.292    cpu/id_stage/r_f/register_reg[20][10]
  -------------------------------------------------------------------
                         required time                        -12.292    
                         arrival time                          12.831    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/id_stage/r_f/register_reg[20][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.313ns  (logic 0.231ns (17.594%)  route 1.082ns (82.406%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 12.202 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.466    12.831    cpu/id_stage/r_f/clrn
    SLICE_X7Y64          FDCE                                         f  cpu/id_stage/r_f/register_reg[20][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.010    11.012    cpu/id_stage/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.068 r  cpu/id_stage/n_0_1332_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    11.306    cpu/id_stage/n_0_1332_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.335 r  cpu/id_stage/n_0_1332_BUFG_inst/O
                         net (fo=992, routed)         0.867    12.202    cpu/id_stage/r_f/CLK
    SLICE_X7Y64          FDCE                                         r  cpu/id_stage/r_f/register_reg[20][23]/C
                         clock pessimism              0.000    12.202    
                         clock uncertainty            0.182    12.384    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.092    12.292    cpu/id_stage/r_f/register_reg[20][23]
  -------------------------------------------------------------------
                         required time                        -12.292    
                         arrival time                          12.831    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 reset_debouncer/btn_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fpr/register_reg[15][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - CLK100MHZ rise@10.000ns)
  Data Path Delay:        1.600ns  (logic 0.231ns (14.440%)  route 1.369ns (85.560%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 12.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 11.518 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.599    11.518    reset_debouncer/CLK100MHZ
    SLICE_X7Y65          FDRE                                         r  reset_debouncer/btn_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    11.659 f  reset_debouncer/btn_debounced_reg/Q
                         net (fo=29, routed)          0.233    11.893    reset_debouncer/reset
    SLICE_X7Y65          LUT3 (Prop_lut3_I1_O)        0.045    11.938 r  reset_debouncer/cpu_i_1/O
                         net (fo=16, routed)          0.383    12.320    cpu/SI_Reset_N
    SLICE_X7Y65          LUT2 (Prop_lut2_I0_O)        0.045    12.365 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.753    13.118    cpu/fpr/clrn
    SLICE_X37Y62         FDCE                                         f  cpu/fpr/register_reg[15][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898    10.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     9.273 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     9.973    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.131    11.133    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.056    11.189 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.294    12.484    cpu/fpr/clk
    SLICE_X37Y62         FDCE                                         r  cpu/fpr/register_reg[15][23]/C
                         clock pessimism              0.000    12.484    
                         clock uncertainty            0.182    12.666    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    12.574    cpu/fpr/register_reg[15][23]
  -------------------------------------------------------------------
                         required time                        -12.574    
                         arrival time                          13.118    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[29][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.580ns (6.751%)  route 8.012ns (93.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 13.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.599    10.490    cpu/fpr/clrn
    SLICE_X85Y64         FDCE                                         f  cpu/fpr/register_reg[29][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.109    13.319    cpu/fpr/clk
    SLICE_X85Y64         FDCE                                         r  cpu/fpr/register_reg[29][14]/C
                         clock pessimism             -0.001    13.318    
                         clock uncertainty           -0.084    13.235    
    SLICE_X85Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    cpu/fpr/register_reg[29][14]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[26][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 0.580ns (6.756%)  route 8.004ns (93.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 13.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.592    10.483    cpu/fpr/clrn
    SLICE_X79Y55         FDCE                                         f  cpu/fpr/register_reg[26][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.182    13.392    cpu/fpr/clk
    SLICE_X79Y55         FDCE                                         r  cpu/fpr/register_reg[26][11]/C
                         clock pessimism             -0.001    13.391    
                         clock uncertainty           -0.084    13.308    
    SLICE_X79Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.903    cpu/fpr/register_reg[26][11]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[14][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 0.580ns (7.038%)  route 7.661ns (92.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 13.065 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.248    10.139    cpu/fpr/clrn
    SLICE_X75Y62         FDCE                                         f  cpu/fpr/register_reg[14][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        0.855    13.065    cpu/fpr/clk
    SLICE_X75Y62         FDCE                                         r  cpu/fpr/register_reg[14][18]/C
                         clock pessimism             -0.001    13.064    
                         clock uncertainty           -0.084    12.980    
    SLICE_X75Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.575    cpu/fpr/register_reg[14][18]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[30][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 0.580ns (6.694%)  route 8.084ns (93.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.671    10.562    cpu/fpr/clrn
    SLICE_X81Y52         FDCE                                         f  cpu/fpr/register_reg[30][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.285    13.495    cpu/fpr/clk
    SLICE_X81Y52         FDCE                                         r  cpu/fpr/register_reg[30][0]/C
                         clock pessimism             -0.001    13.494    
                         clock uncertainty           -0.084    13.411    
    SLICE_X81Y52         FDCE (Recov_fdce_C_CLR)     -0.405    13.006    cpu/fpr/register_reg[30][0]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[29][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.580ns (6.869%)  route 7.863ns (93.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 13.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.451    10.342    cpu/fpr/clrn
    SLICE_X79Y57         FDCE                                         f  cpu/fpr/register_reg[29][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.065    13.275    cpu/fpr/clk
    SLICE_X79Y57         FDCE                                         r  cpu/fpr/register_reg[29][18]/C
                         clock pessimism             -0.001    13.274    
                         clock uncertainty           -0.084    13.191    
    SLICE_X79Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.786    cpu/fpr/register_reg[29][18]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[27][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 0.580ns (6.740%)  route 8.025ns (93.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.613    10.504    cpu/fpr/clrn
    SLICE_X81Y56         FDCE                                         f  cpu/fpr/register_reg[27][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.253    13.463    cpu/fpr/clk
    SLICE_X81Y56         FDCE                                         r  cpu/fpr/register_reg[27][11]/C
                         clock pessimism             -0.001    13.462    
                         clock uncertainty           -0.084    13.378    
    SLICE_X81Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.973    cpu/fpr/register_reg[27][11]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[27][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 0.580ns (6.740%)  route 8.025ns (93.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.613    10.504    cpu/fpr/clrn
    SLICE_X81Y56         FDCE                                         f  cpu/fpr/register_reg[27][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.253    13.463    cpu/fpr/clk
    SLICE_X81Y56         FDCE                                         r  cpu/fpr/register_reg[27][18]/C
                         clock pessimism             -0.001    13.462    
                         clock uncertainty           -0.084    13.378    
    SLICE_X81Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.973    cpu/fpr/register_reg[27][18]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 0.580ns (6.823%)  route 7.920ns (93.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 13.367 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        6.507    10.398    cpu/fpr/clrn
    SLICE_X81Y65         FDCE                                         f  cpu/fpr/register_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        1.157    13.367    cpu/fpr/clk
    SLICE_X81Y65         FDCE                                         r  cpu/fpr/register_reg[0][14]/C
                         clock pessimism             -0.001    13.366    
                         clock uncertainty           -0.084    13.283    
    SLICE_X81Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.878    cpu/fpr/register_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[18][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.580ns (7.364%)  route 7.297ns (92.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.884     9.775    cpu/fpr/clrn
    SLICE_X77Y68         FDCE                                         f  cpu/fpr/register_reg[18][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        0.564    12.775    cpu/fpr/clk
    SLICE_X77Y68         FDCE                                         r  cpu/fpr/register_reg[18][14]/C
                         clock pessimism             -0.001    12.774    
                         clock uncertainty           -0.084    12.690    
    SLICE_X77Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    cpu/fpr/register_reg[18][14]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/fpr/register_reg[18][20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.580ns (7.364%)  route 7.297ns (92.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.809     1.809    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       1.896     1.898    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456     2.354 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           1.413     3.767    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.124     3.891 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        5.884     9.775    cpu/fpr/clrn
    SLICE_X77Y68         FDCE                                         f  cpu/fpr/register_reg[18][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        1.683    11.683    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       2.107    12.110    cpu/clk
    SLICE_X77Y69         LUT1 (Prop_lut1_I0_O)        0.100    12.210 r  cpu/fpr_i_1/O
                         net (fo=1024, routed)        0.564    12.775    cpu/fpr/clk
    SLICE_X77Y68         FDCE                                         r  cpu/fpr/register_reg[18][20]/C
                         clock pessimism             -0.001    12.774    
                         clock uncertainty           -0.084    12.690    
    SLICE_X77Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    cpu/fpr/register_reg[18][20]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  2.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.369%)  route 0.827ns (81.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.293     1.682    cpu/mem_stage/gpio/rgb_spi/o_SPI_MOSI_reg_0
    SLICE_X3Y75          FDPE                                         f  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.859     0.861    cpu/mem_stage/gpio/rgb_spi/clk
    SLICE_X3Y75          FDPE                                         r  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[0]/C
                         clock pessimism             -0.005     0.856    
    SLICE_X3Y75          FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.369%)  route 0.827ns (81.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.293     1.682    cpu/mem_stage/gpio/rgb_spi/o_SPI_MOSI_reg_0
    SLICE_X3Y75          FDPE                                         f  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.859     0.861    cpu/mem_stage/gpio/rgb_spi/clk
    SLICE_X3Y75          FDPE                                         r  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[1]/C
                         clock pessimism             -0.005     0.856    
    SLICE_X3Y75          FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.369%)  route 0.827ns (81.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.293     1.682    cpu/mem_stage/gpio/rgb_spi/o_SPI_MOSI_reg_0
    SLICE_X3Y75          FDPE                                         f  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.859     0.861    cpu/mem_stage/gpio/rgb_spi/clk
    SLICE_X3Y75          FDPE                                         r  cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[2]/C
                         clock pessimism             -0.005     0.856    
    SLICE_X3Y75          FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    cpu/mem_stage/gpio/rgb_spi/r_TX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/de_reg/ecancel_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.744%)  route 1.273ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.740     2.129    cpu/de_reg/ecancel_i_1_n_1
    SLICE_X29Y57         FDCE                                         f  cpu/de_reg/ecancel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.839     0.841    cpu/de_reg/clk
    SLICE_X29Y57         FDCE                                         r  cpu/de_reg/ecancel_reg/C
                         clock pessimism             -0.005     0.836    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.744    cpu/de_reg/ecancel_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/em_reg/mal_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.744%)  route 1.273ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.740     2.129    cpu/em_reg/clrn
    SLICE_X29Y57         FDCE                                         f  cpu/em_reg/mal_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.839     0.841    cpu/em_reg/clk
    SLICE_X29Y57         FDCE                                         r  cpu/em_reg/mal_reg[15]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.744    cpu/em_reg/mal_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mw_reg/wal_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.744%)  route 1.273ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.740     2.129    cpu/mw_reg/clrn
    SLICE_X29Y57         FDCE                                         f  cpu/mw_reg/wal_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.839     0.841    cpu/mw_reg/clk
    SLICE_X29Y57         FDCE                                         r  cpu/mw_reg/wal_reg[18]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.744    cpu/mw_reg/wal_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mw_reg/wwreg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.744%)  route 1.273ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.740     2.129    cpu/mw_reg/clrn
    SLICE_X29Y57         FDCE                                         f  cpu/mw_reg/wwreg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.839     0.841    cpu/mw_reg/clk
    SLICE_X29Y57         FDCE                                         r  cpu/mw_reg/wwreg_reg/C
                         clock pessimism             -0.005     0.836    
    SLICE_X29Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.744    cpu/mw_reg/wwreg_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mw_reg/wal_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.186ns (12.481%)  route 1.304ns (87.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.770     2.159    cpu/mw_reg/clrn
    SLICE_X41Y64         FDCE                                         f  cpu/mw_reg/wal_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.833     0.835    cpu/mw_reg/clk
    SLICE_X41Y64         FDCE                                         r  cpu/mw_reg/wal_reg[26]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    cpu/mw_reg/wal_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mw_reg/wal_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.186ns (12.481%)  route 1.304ns (87.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.770     2.159    cpu/mw_reg/clrn
    SLICE_X41Y64         FDCE                                         f  cpu/mw_reg/wal_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.833     0.835    cpu/mw_reg/clk
    SLICE_X41Y64         FDCE                                         r  cpu/mw_reg/wal_reg[27]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    cpu/mw_reg/wal_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mw_reg/wal_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.186ns (12.481%)  route 1.304ns (87.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.624     0.624    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.667     0.669    cpu/debug_if/debug_uart/cpu_clk
    SLICE_X4Y45          FDPE                                         r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.810 r  cpu/debug_if/debug_uart/cpu_reset_p_reg_inv/Q
                         net (fo=3, routed)           0.534     1.344    cpu/dbg_resetn_cpu
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.045     1.389 f  cpu/em_reg_i_1/O
                         net (fo=3685, routed)        0.770     2.159    cpu/mw_reg/clrn
    SLICE_X41Y64         FDCE                                         f  cpu/mw_reg/wal_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4301, routed)        0.898     0.898    clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18514, routed)       0.833     0.835    cpu/mw_reg/clk
    SLICE_X41Y64         FDCE                                         r  cpu/mw_reg/wal_reg[28]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    cpu/mw_reg/wal_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.072ns (15.419%)  route 5.881ns (84.581%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 36.549 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.187    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.309    36.858    
                         clock uncertainty           -0.035    36.822    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.072ns (15.419%)  route 5.881ns (84.581%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 36.549 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.187    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.309    36.858    
                         clock uncertainty           -0.035    36.822    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.072ns (15.419%)  route 5.881ns (84.581%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 36.549 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.187    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.309    36.858    
                         clock uncertainty           -0.035    36.822    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.072ns (15.419%)  route 5.881ns (84.581%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 36.549 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.187    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X11Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.682    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X11Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.309    36.858    
                         clock uncertainty           -0.035    36.822    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.417    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    

Slack (MET) :             25.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.072ns (15.545%)  route 5.824ns (84.455%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 36.552 - 33.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.720     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     4.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.147     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.327     6.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.546     9.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.326     9.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.131    10.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.309    36.861    
                         clock uncertainty           -0.035    36.825    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 25.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.757%)  route 0.181ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.934     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.371     1.550    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.757%)  route 0.181ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.934     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.371     1.550    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.757%)  route 0.181ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.934     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.371     1.550    
    SLICE_X4Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.757%)  route 0.181ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.181     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y19          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.934     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.371     1.550    
    SLICE_X4Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X3Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.394     1.534    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y37          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X3Y37          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.394     1.534    
    SLICE_X3Y37          FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y37          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X3Y37          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.394     1.534    
    SLICE_X3Y37          FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.602%)  route 0.198ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y35          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.198     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y37          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.941     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X3Y37          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.394     1.534    
    SLICE_X3Y37          FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y20          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.371     1.549    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y19          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y20          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.933     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.371     1.549    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.433    





