// Seed: 4245266506
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
  wire id_15;
  wire id_16;
  task automatic id_17;
  endtask
  assign id_3 = id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4
  );
  output wire id_3;
  output wire id_2;
  input wire id_1;
  bit id_5 = id_1;
  logic [1 : 1] id_6;
  always @(id_4) begin : LABEL_0
    id_5 <= 1'b0;
  end
endmodule
