{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "user_proj_example",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/user_proj_example.v",
		"dir::../../verilog/rtl/PE_2x2.v",
		"dir::../../verilog/rtl/engine_3x3_2_2.v",
		"dir::../../verilog/rtl/buffer_top_64x8.v",
		"dir::../../verilog/rtl/controller_buff_top.v",
		"dir::../../verilog/rtl/top_4_engine.v",
		"dir::../../verilog/rtl/top_wb_4_short.v",
		"dir::../../verilog/rtl/reset_bridge.v"
		],
	"DESIGN_IS_CORE": 0,
	"SYNTH_SHARE_RESOURCES": 0,
	"SYNTH_OPT":0,
	"SYNTH_NO_FLAT": 1,
	"SYNTH_FLAT_TOP":0,
	"SYNTH_STRATEGY":"AREA 0",
	"QUIT_ON_SYNTH_CHECKS": 0,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "tb1.clk",
	"CLOCK_PERIOD": "20.0",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 1800 1800",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.50,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"FP_PDN_CORE_RING": 1,
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0
}
