==27746== Cachegrind, a cache and branch-prediction profiler
==27746== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27746== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27746== Command: ./mser .
==27746== 
--27746-- warning: L3 cache found, using its data for the LL simulation.
--27746-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27746-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27746== 
==27746== Process terminating with default action of signal 15 (SIGTERM)
==27746==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27746==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27746== 
==27746== I   refs:      2,120,229,210
==27746== I1  misses:            1,229
==27746== LLi misses:            1,206
==27746== I1  miss rate:          0.00%
==27746== LLi miss rate:          0.00%
==27746== 
==27746== D   refs:        861,132,284  (582,593,739 rd   + 278,538,545 wr)
==27746== D1  misses:        4,362,769  (  3,065,528 rd   +   1,297,241 wr)
==27746== LLd misses:        1,905,643  (    692,355 rd   +   1,213,288 wr)
==27746== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27746== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27746== 
==27746== LL refs:           4,363,998  (  3,066,757 rd   +   1,297,241 wr)
==27746== LL misses:         1,906,849  (    693,561 rd   +   1,213,288 wr)
==27746== LL miss rate:            0.1% (        0.0%     +         0.4%  )
