INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:31:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 init12/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.620ns period=5.240ns})
  Destination:            buffer42/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.620ns period=5.240ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.240ns  (clk rise@5.240ns - clk rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.315ns (24.915%)  route 3.963ns (75.085%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.723 - 5.240 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1219, unset)         0.508     0.508    init12/control/clk
                         FDSE                                         r  init12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  init12/control/fullReg_reg/Q
                         net (fo=18, unplaced)        0.445     1.179    init12/control/fullReg_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.298 f  init12/control/transmitValue_i_2__73/O
                         net (fo=26, unplaced)        0.443     1.741    init12/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043     1.784 r  init12/control/transmitValue_i_3__4/O
                         net (fo=41, unplaced)        0.321     2.105    init12/control/transmitValue_reg_1
                         LUT5 (Prop_lut5_I3_O)        0.043     2.148 r  init12/control/i__i_70/O
                         net (fo=1, unplaced)         0.244     2.392    cmpi3/i__i_32_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.435 r  cmpi3/i__i_52/O
                         net (fo=1, unplaced)         0.244     2.679    cmpi3/i__i_52_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.722 r  cmpi3/i__i_32/O
                         net (fo=1, unplaced)         0.000     2.722    cmpi3/i__i_32_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.968 r  cmpi3/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.007     2.975    cmpi3/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.025 r  cmpi3/i__i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.025    cmpi3/i__i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.147 r  cmpi3/i__i_6/CO[2]
                         net (fo=7, unplaced)         0.279     3.426    buffer71/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     3.548 r  buffer71/fifo/i__i_8/O
                         net (fo=3, unplaced)         0.262     3.810    init12/control/fullReg_reg_16
                         LUT6 (Prop_lut6_I2_O)        0.043     3.853 r  init12/control/i__i_2/O
                         net (fo=7, unplaced)         0.257     4.110    init12/control/i__i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.153 r  init12/control/Memory[0][31]_i_4/O
                         net (fo=3, unplaced)         0.262     4.415    buffer63/control/Full_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.458 f  buffer63/control/Memory[0][31]_i_2/O
                         net (fo=6, unplaced)         0.276     4.734    control_merge2/tehb/control/buffer0_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.777 f  control_merge2/tehb/control/fullReg_i_8__0/O
                         net (fo=1, unplaced)         0.244     5.021    fork22/control/generateBlocks[1].regblock/transmitValue_reg_10
                         LUT6 (Prop_lut6_I4_O)        0.043     5.064 r  fork22/control/generateBlocks[1].regblock/fullReg_i_4__3/O
                         net (fo=4, unplaced)         0.401     5.465    fork22/control/generateBlocks[1].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     5.508 r  fork22/control/generateBlocks[1].regblock/dataReg[5]_i_1__4/O
                         net (fo=6, unplaced)         0.278     5.786    buffer42/E[0]
                         FDRE                                         r  buffer42/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.240     5.240 r  
                                                      0.000     5.240 r  clk (IN)
                         net (fo=1219, unset)         0.483     5.723    buffer42/clk
                         FDRE                                         r  buffer42/dataReg_reg[0]/C
                         clock pessimism              0.000     5.723    
                         clock uncertainty           -0.035     5.687    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.495    buffer42/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 -0.291    




