s clk_pll_33/clk_out1     apb_s_rlast      16830 -2147483648 -2147483648      16830
s clk_pll_33/clk_out1   apb_s_arready      15180 -2147483648 -2147483648      15180
s clk_pll_33/clk_out1    apb_s_bvalid      26740 -2147483648 -2147483648      26740
s clk_pll_33/clk_out1    apb_s_wready      11980 -2147483648 -2147483648      11980
s clk_pll_33/clk_out1   apb_s_awready      13580 -2147483648 -2147483648      13580
s clk_pll_33/clk_out1       m0_rready      10340 -2147483648 -2147483648      10340
s clk_pll_33/clk_out1      m0_arvalid      19980 -2147483648 -2147483648      19980
s clk_pll_33/clk_out1          I19[0]      10790 -2147483648 -2147483648      10790
s clk_pll_33/clk_out1          I19[1]      10790 -2147483648 -2147483648      10790
s clk_pll_33/clk_out1          I18[0]      12490 -2147483648 -2147483648      12490
s clk_pll_33/clk_out1          I18[1]      10840 -2147483648 -2147483648      10840
s clk_pll_33/clk_out1          I18[2]       9190 -2147483648 -2147483648       9190
s clk_pll_33/clk_out1          I17[0]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1          I17[1]      12490 -2147483648 -2147483648      12490
s clk_pll_33/clk_out1          I17[2]      12490 -2147483648 -2147483648      12490
s clk_pll_33/clk_out1          I17[3]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1          I16[0]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[1]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[2]      10790 -2147483648 -2147483648      10790
s clk_pll_33/clk_out1          I16[3]      12390 -2147483648 -2147483648      12390
s clk_pll_33/clk_out1          I16[4]      12390 -2147483648 -2147483648      12390
s clk_pll_33/clk_out1          I16[5]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[6]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[7]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[8]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I16[9]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[10]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[11]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[12]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[13]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[14]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[15]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1         I16[16]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[17]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[18]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[19]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[20]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[21]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[22]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[23]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[24]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[25]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[26]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[27]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[28]      29580 -2147483648 -2147483648      29580
s clk_pll_33/clk_out1         I16[29]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[30]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1         I16[31]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I15[0]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I15[1]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I15[2]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I15[3]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1       m0_bready       7590 -2147483648 -2147483648       7590
s clk_pll_33/clk_out1       m0_wvalid      23590 -2147483648 -2147483648      23590
s clk_pll_33/clk_out1        m0_wlast      13130 -2147483648 -2147483648      13130
s clk_pll_33/clk_out1          I14[0]      12340 -2147483648 -2147483648      12340
s clk_pll_33/clk_out1          I14[1]      12340 -2147483648 -2147483648      12340
s clk_pll_33/clk_out1          I14[2]      13580 -2147483648 -2147483648      13580
s clk_pll_33/clk_out1          I14[3]      11980 -2147483648 -2147483648      11980
s clk_pll_33/clk_out1          I13[0]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[1]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[2]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[3]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[4]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[5]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[6]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1          I13[7]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1          I13[8]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1          I13[9]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[10]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[11]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[12]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[13]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[14]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1         I13[15]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1         I13[16]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[17]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[18]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[19]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[20]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[21]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[22]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1         I13[23]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1         I13[24]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[25]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[26]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[27]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[28]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[29]      14720 -2147483648 -2147483648      14720
s clk_pll_33/clk_out1         I13[30]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1         I13[31]      13940 -2147483648 -2147483648      13940
s clk_pll_33/clk_out1          wid[0]       4240 -2147483648 -2147483648       4240
s clk_pll_33/clk_out1          wid[1]       4240 -2147483648 -2147483648       4240
s clk_pll_33/clk_out1          wid[2]       4240 -2147483648 -2147483648       4240
s clk_pll_33/clk_out1          wid[3]       4240 -2147483648 -2147483648       4240
s clk_pll_33/clk_out1      m0_awvalid      19980 -2147483648 -2147483648      19980
s clk_pll_33/clk_out1           I8[0]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I8[1]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I8[2]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I7[0]       6040 -2147483648 -2147483648       6040
s clk_pll_33/clk_out1           I7[1]       6040 -2147483648 -2147483648       6040
s clk_pll_33/clk_out1           I7[2]       6040 -2147483648 -2147483648       6040
s clk_pll_33/clk_out1           I7[3]       6040 -2147483648 -2147483648       6040
s clk_pll_33/clk_out1           I6[0]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[1]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[2]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[3]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[4]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[5]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[6]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[7]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[8]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I6[9]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[10]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[11]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[12]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[13]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[14]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[15]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1          I6[16]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[17]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[18]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[19]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[20]      26380 -2147483648 -2147483648      26380
s clk_pll_33/clk_out1          I6[21]      26380 -2147483648 -2147483648      26380
s clk_pll_33/clk_out1          I6[22]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[23]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[24]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[25]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[26]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[27]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[28]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[29]      26380 -2147483648 -2147483648      26380
s clk_pll_33/clk_out1          I6[30]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1          I6[31]      27980 -2147483648 -2147483648      27980
s clk_pll_33/clk_out1           I5[0]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I5[1]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I5[2]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1           I5[3]       4390 -2147483648 -2147483648       4390
s clk_pll_33/clk_out1     btn_step[0]       7540 -2147483648 -2147483648       7540
s clk_pll_33/clk_out1     btn_step[1]       7540 -2147483648 -2147483648       7540
s clk_pll_33/clk_out1  btn_key_row[0]      26740 -2147483648 -2147483648      26740
s clk_pll_33/clk_out1  btn_key_row[1]      26740 -2147483648 -2147483648      26740
s clk_pll_33/clk_out1  btn_key_row[2]      26740 -2147483648 -2147483648      26740
s clk_pll_33/clk_out1  btn_key_row[3]      26740 -2147483648 -2147483648      26740
s clk_pll_33/clk_out1       switch[0]      13990 -2147483648 -2147483648      13990
s clk_pll_33/clk_out1       switch[1]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1       switch[2]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1       switch[3]      12390 -2147483648 -2147483648      12390
s clk_pll_33/clk_out1       switch[4]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1       switch[5]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1       switch[6]      12390 -2147483648 -2147483648      12390
s clk_pll_33/clk_out1       switch[7]      12440 -2147483648 -2147483648      12440
s clk_pll_33/clk_out1   write_dma_end       5990 -2147483648 -2147483648       5990
s clk_pll_33/clk_out1 finish_read_order       5990 -2147483648 -2147483648       5990
s clk_pll_33/clk_out1          md_i_0       4240 -2147483648 -2147483648       4240
s        mtxclk_0          mcrs_0       4240 -2147483648 -2147483648       4240
s        mrxclk_0         mcoll_0       4240 -2147483648 -2147483648       4240
s        mtxclk_0         mcoll_0       7590 -2147483648 -2147483648       7590
s        mrxclk_0        mrxerr_0       4240 -2147483648 -2147483648       4240
s        mrxclk_0       mrxd_0[0]       4240 -2147483648 -2147483648       4240
s        mrxclk_0       mrxd_0[1]       4240 -2147483648 -2147483648       4240
s        mrxclk_0       mrxd_0[2]       4240 -2147483648 -2147483648       4240
s        mrxclk_0       mrxd_0[3]       4240 -2147483648 -2147483648       4240
s        mrxclk_0         mrxdv_0       4240 -2147483648 -2147483648       4240
s clk_pll_33/clk_out1        SPI_MISO      15490 -2147483648 -2147483648      15490
s clk_pll_33/clk_out1        SPI_MOSI      15490 -2147483648 -2147483648      15490
t clk_pll_33/clk_out1    apb_s_rready      12090 -2147483648 -2147483648      12090
c       m0_rready    apb_s_rready       6300       6300 -2147483648 -2147483648
t clk_pll_33/clk_out1   apb_s_arvalid      12040 -2147483648 -2147483648      12040
c      m0_arvalid   apb_s_arvalid       6300       6300 -2147483648 -2147483648
c         I16[16]   apb_s_arvalid -2147483648 -2147483648       9500       9500
c         I16[17]   apb_s_arvalid -2147483648 -2147483648       9500       9500
c         I16[18]   apb_s_arvalid -2147483648 -2147483648      12700      12700
c         I16[19]   apb_s_arvalid -2147483648 -2147483648      12700      12700
c         I16[20]   apb_s_arvalid -2147483648 -2147483648      12700      12700
c         I16[21]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[22]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[23]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[24]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[25]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[26]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[27]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[28]   apb_s_arvalid -2147483648 -2147483648      12700      12700
c         I16[29]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[30]   apb_s_arvalid -2147483648 -2147483648      11100      11100
c         I16[31]   apb_s_arvalid -2147483648 -2147483648      11100      11100
t clk_pll_33/clk_out1    apb_s_bready      24840 -2147483648 -2147483648      24840
c    apb_s_bvalid    apb_s_bready -2147483648 -2147483648      17500      17500
c    apb_s_bvalid    apb_s_bready      19100      19100      19100      19100
c       m0_bready    apb_s_bready       4800       4800 -2147483648 -2147483648
t clk_pll_33/clk_out1    apb_s_wvalid      13640 -2147483648 -2147483648      13640
c       m0_wvalid    apb_s_wvalid       4800       4800 -2147483648 -2147483648
t clk_pll_33/clk_out1   apb_s_awvalid      12040 -2147483648 -2147483648      12040
c      m0_awvalid   apb_s_awvalid       6300       6300 -2147483648 -2147483648
c          I6[16]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[17]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[18]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[19]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[20]   apb_s_awvalid       7900       7900 -2147483648 -2147483648
c          I6[21]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[22]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[23]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[24]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[25]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[26]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[27]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[28]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[29]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
c          I6[30]   apb_s_awvalid      12700      12700 -2147483648 -2147483648
c          I6[31]   apb_s_awvalid      11100      11100 -2147483648 -2147483648
t clk_pll_33/clk_out1       m0_rvalid      21740 -2147483648 -2147483648      21740
c     apb_s_rlast       m0_rvalid      17550      17550 -2147483648 -2147483648
t clk_pll_33/clk_out1        m0_rlast      16590 -2147483648 -2147483648      16590
c     apb_s_rlast        m0_rlast -2147483648 -2147483648       9700       9700
t clk_pll_33/clk_out1  axi_s_rresp[0]      12090 -2147483648 -2147483648      12090
t clk_pll_33/clk_out1  axi_s_rresp[1]      12090 -2147483648 -2147483648      12090
t clk_pll_33/clk_out1  axi_s_rdata[0]      21690 -2147483648 -2147483648      21690
c     s2_rdata[0]  axi_s_rdata[0]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[1]      21690 -2147483648 -2147483648      21690
c     s2_rdata[1]  axi_s_rdata[1]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[2]      21240 -2147483648 -2147483648      21240
c     s2_rdata[2]  axi_s_rdata[2]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[3]      20140 -2147483648 -2147483648      20140
c     s2_rdata[3]  axi_s_rdata[3]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[4]      20140 -2147483648 -2147483648      20140
c     s2_rdata[4]  axi_s_rdata[4]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[5]      19690 -2147483648 -2147483648      19690
c     s2_rdata[5]  axi_s_rdata[5]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[6]      21690 -2147483648 -2147483648      21690
c     s2_rdata[6]  axi_s_rdata[6]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[7]      19690 -2147483648 -2147483648      19690
c     s2_rdata[7]  axi_s_rdata[7]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[8]      19690 -2147483648 -2147483648      19690
c     s2_rdata[8]  axi_s_rdata[8]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1  axi_s_rdata[9]      21690 -2147483648 -2147483648      21690
c     s2_rdata[9]  axi_s_rdata[9]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[10]      21240 -2147483648 -2147483648      21240
c    s2_rdata[10] axi_s_rdata[10]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[11]      21240 -2147483648 -2147483648      21240
c    s2_rdata[11] axi_s_rdata[11]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[12]      20090 -2147483648 -2147483648      20090
c    s2_rdata[12] axi_s_rdata[12]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[13]      20090 -2147483648 -2147483648      20090
c    s2_rdata[13] axi_s_rdata[13]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[14]      18640 -2147483648 -2147483648      18640
c    s2_rdata[14] axi_s_rdata[14]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[15]      20090 -2147483648 -2147483648      20090
c    s2_rdata[15] axi_s_rdata[15]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[16]      20090 -2147483648 -2147483648      20090
c    s2_rdata[16] axi_s_rdata[16]       9600       9600 -2147483648 -2147483648
c           mdc_0 axi_s_rdata[16]      12800      12800 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[17]      21690 -2147483648 -2147483648      21690
c    s2_rdata[17] axi_s_rdata[17]       9600       9600 -2147483648 -2147483648
c          md_o_0 axi_s_rdata[17]      12800      12800 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[18]      21690 -2147483648 -2147483648      21690
c    s2_rdata[18] axi_s_rdata[18]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[19]      21690 -2147483648 -2147483648      21690
c    s2_rdata[19] axi_s_rdata[19]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[20]      21690 -2147483648 -2147483648      21690
c    s2_rdata[20] axi_s_rdata[20]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[21]      20090 -2147483648 -2147483648      20090
c    s2_rdata[21] axi_s_rdata[21]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[22]      20240 -2147483648 -2147483648      20240
c    s2_rdata[22] axi_s_rdata[22]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[23]      20090 -2147483648 -2147483648      20090
c    s2_rdata[23] axi_s_rdata[23]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[24]      20090 -2147483648 -2147483648      20090
c    s2_rdata[24] axi_s_rdata[24]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[25]      20090 -2147483648 -2147483648      20090
c    s2_rdata[25] axi_s_rdata[25]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[26]      18490 -2147483648 -2147483648      18490
c    s2_rdata[26] axi_s_rdata[26]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[27]      18490 -2147483648 -2147483648      18490
c    s2_rdata[27] axi_s_rdata[27]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[28]      20090 -2147483648 -2147483648      20090
c    s2_rdata[28] axi_s_rdata[28]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[29]      20090 -2147483648 -2147483648      20090
c    s2_rdata[29] axi_s_rdata[29]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[30]      20090 -2147483648 -2147483648      20090
c    s2_rdata[30] axi_s_rdata[30]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1 axi_s_rdata[31]      20090 -2147483648 -2147483648      20090
c    s2_rdata[31] axi_s_rdata[31]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_rid[0]      15290 -2147483648 -2147483648      15290
c       s2_rid[0]    axi_s_rid[0]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_rid[1]      15290 -2147483648 -2147483648      15290
c       s2_rid[1]    axi_s_rid[1]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_rid[2]      15290 -2147483648 -2147483648      15290
c       s2_rid[2]    axi_s_rid[2]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_rid[3]      15290 -2147483648 -2147483648      15290
c       s2_rid[3]    axi_s_rid[3]       9600       9600 -2147483648 -2147483648
t clk_pll_33/clk_out1      m0_arready      21740 -2147483648 -2147483648      21740
c   apb_s_arready      m0_arready       9600       9600 -2147483648 -2147483648
c         I16[16]      m0_arready      15550      15550      20800      20800
c         I16[16]      m0_arready      22400      22400      22400      22400
c         I16[17]      m0_arready      15550      15550      20800      20800
c         I16[17]      m0_arready      22400      22400      22400      22400
c         I16[18]      m0_arready      18750      18750      24000      24000
c         I16[18]      m0_arready      22400      22400      22400      22400
c         I16[19]      m0_arready      18750      18750      24000      24000
c         I16[19]      m0_arready      17600      17600      17600      17600
c         I16[20]      m0_arready      18750      18750      24000      24000
c         I16[20]      m0_arready      16000      16000      22400      22400
c         I16[21]      m0_arready      17150      17150      22400      22400
c         I16[21]      m0_arready      19200      19200      20800      20800
c         I16[22]      m0_arready      20800      20800      24000      24000
c         I16[23]      m0_arready      20800      20800      24000      24000
c         I16[24]      m0_arready      20800      20800      22400      22400
c         I16[25]      m0_arready      20800      20800      22400      22400
c         I16[26]      m0_arready      20800      20800      24000      24000
c         I16[27]      m0_arready      20800      20800      24000      24000
c         I16[28]      m0_arready      22400      22400      24000      24000
c         I16[29]      m0_arready      20800      20800      22400      22400
c         I16[30]      m0_arready      20800      20800      22400      22400
c         I16[31]      m0_arready      20800      20800      22400      22400
c      m0_awvalid      m0_arready      14400      14400 -2147483648 -2147483648
c          I6[16]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[17]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[18]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[19]      m0_arready -2147483648 -2147483648      17600      17600
c          I6[19]      m0_arready -2147483648 -2147483648      19200      19200
c          I6[20]      m0_arready -2147483648 -2147483648      17600      17600
c          I6[20]      m0_arready -2147483648 -2147483648      16000      16000
c          I6[21]      m0_arready -2147483648 -2147483648      20800      20800
c          I6[21]      m0_arready -2147483648 -2147483648      20800      20800
c          I6[22]      m0_arready -2147483648 -2147483648      19200      19200
c          I6[23]      m0_arready -2147483648 -2147483648      19200      19200
c          I6[24]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[25]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[26]      m0_arready -2147483648 -2147483648      19200      19200
c          I6[27]      m0_arready -2147483648 -2147483648      19200      19200
c          I6[28]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[29]      m0_arready -2147483648 -2147483648      20800      20800
c          I6[30]      m0_arready -2147483648 -2147483648      22400      22400
c          I6[31]      m0_arready -2147483648 -2147483648      22400      22400
t clk_pll_33/clk_out1       m0_bvalid      28140 -2147483648 -2147483648      28140
c    apb_s_bvalid       m0_bvalid      24000      24000      24000      24000
c    apb_s_bvalid       m0_bvalid      22400      22400      22400      22400
t clk_pll_33/clk_out1  axi_s_bresp[0]      23240 -2147483648 -2147483648      23240
c    apb_s_bvalid  axi_s_bresp[0]      17500      17500      12700      12700
c    apb_s_bvalid  axi_s_bresp[0]      19100      19100      19100      19100
t clk_pll_33/clk_out1  axi_s_bresp[1]      23240 -2147483648 -2147483648      23240
c    apb_s_bvalid  axi_s_bresp[1]      17500      17500      12700      12700
c    apb_s_bvalid  axi_s_bresp[1]      19100      19100      19100      19100
t clk_pll_33/clk_out1    axi_s_bid[0]      29640 -2147483648 -2147483648      29640
c    apb_s_bvalid    axi_s_bid[0]      22300      22300      22300      22300
c    apb_s_bvalid    axi_s_bid[0]      23900      23900      23900      23900
c       s2_bid[0]    axi_s_bid[0]       7900       7900 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_bid[1]      29640 -2147483648 -2147483648      29640
c    apb_s_bvalid    axi_s_bid[1]      22300      22300      22300      22300
c    apb_s_bvalid    axi_s_bid[1]      23900      23900      23900      23900
c       s2_bid[1]    axi_s_bid[1]       7900       7900 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_bid[2]      29640 -2147483648 -2147483648      29640
c    apb_s_bvalid    axi_s_bid[2]      22300      22300      22300      22300
c    apb_s_bvalid    axi_s_bid[2]      23900      23900      23900      23900
c       s2_bid[2]    axi_s_bid[2]       7900       7900 -2147483648 -2147483648
t clk_pll_33/clk_out1    axi_s_bid[3]      29640 -2147483648 -2147483648      29640
c    apb_s_bvalid    axi_s_bid[3]      22300      22300      22300      22300
c    apb_s_bvalid    axi_s_bid[3]      23900      23900      23900      23900
c       s2_bid[3]    axi_s_bid[3]       9500       9500 -2147483648 -2147483648
t clk_pll_33/clk_out1       m0_wready      23290 -2147483648 -2147483648      23290
c    apb_s_wready       m0_wready      12700      12700 -2147483648 -2147483648
t clk_pll_33/clk_out1      m0_awready      20140 -2147483648 -2147483648      20140
c   apb_s_awready      m0_awready       8000       8000 -2147483648 -2147483648
c      m0_arvalid      m0_awready      14400      14400 -2147483648 -2147483648
c         I16[16]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[17]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[18]      m0_awready -2147483648 -2147483648      19200      19200
c         I16[19]      m0_awready -2147483648 -2147483648      19200      19200
c         I16[20]      m0_awready -2147483648 -2147483648      19200      19200
c         I16[21]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[22]      m0_awready -2147483648 -2147483648      17600      17600
c         I16[23]      m0_awready -2147483648 -2147483648      17600      17600
c         I16[24]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[25]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[26]      m0_awready -2147483648 -2147483648      17600      17600
c         I16[27]      m0_awready -2147483648 -2147483648      17600      17600
c         I16[28]      m0_awready      19200      19200 -2147483648 -2147483648
c         I16[29]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[30]      m0_awready -2147483648 -2147483648      20800      20800
c         I16[31]      m0_awready -2147483648 -2147483648      20800      20800
c          I6[16]      m0_awready      17600      17600      20800      20800
c          I6[17]      m0_awready      17600      17600      20800      20800
c          I6[18]      m0_awready -2147483648 -2147483648      22400      22400
c          I6[18]      m0_awready      20800      20800      20800      20800
c          I6[19]      m0_awready -2147483648 -2147483648      17600      17600
c          I6[19]      m0_awready      19200      19200      22400      22400
c          I6[20]      m0_awready -2147483648 -2147483648      17600      17600
c          I6[20]      m0_awready -2147483648 -2147483648      20800      20800
c          I6[21]      m0_awready -2147483648 -2147483648      20800      20800
c          I6[21]      m0_awready      19200      19200      19200      19200
c          I6[22]      m0_awready      17600      17600      22400      22400
c          I6[23]      m0_awready      17600      17600      22400      22400
c          I6[24]      m0_awready      20800      20800      22400      22400
c          I6[25]      m0_awready      20800      20800      22400      22400
c          I6[26]      m0_awready      17600      17600      22400      22400
c          I6[27]      m0_awready      17600      17600      22400      22400
c          I6[28]      m0_awready      20800      20800      22400      22400
c          I6[29]      m0_awready      19200      19200      20800      20800
c          I6[30]      m0_awready      20800      20800 -2147483648 -2147483648
c          I6[30]      m0_awready -2147483648 -2147483648      22400      22400
c          I6[31]      m0_awready      20800      20800      20800      20800
t clk_pll_33/clk_out1         SPI_CLK -2147483648 -2147483648 -2147483648 -2147483648
t clk_pll_33/clk_out1     lcd_data[0]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[1]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[2]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[3]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[4]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[5]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[6]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[7]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[8]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1     lcd_data[9]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[10]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[11]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[12]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[13]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[14]       7240 -2147483648 -2147483648       7240
t clk_pll_33/clk_out1    lcd_data[15]      12090 -2147483648 -2147483648      12090
t clk_pll_33/clk_out1          lcd_wr       8890 -2147483648 -2147483648       8890
t clk_pll_33/clk_out1          lcd_wr       8840       8840       8840       8840
t clk_pll_33/clk_out1          lcd_rs      10440 -2147483648 -2147483648      10440
t clk_pll_33/clk_out1         lcd_rst       8840 -2147483648 -2147483648       8840
t clk_pll_33/clk_out1  btn_key_col[0]       8840 -2147483648 -2147483648       8840
t clk_pll_33/clk_out1  btn_key_col[1]       8840 -2147483648 -2147483648       8840
t clk_pll_33/clk_out1  btn_key_col[2]       8840 -2147483648 -2147483648       8840
t clk_pll_33/clk_out1  btn_key_col[3]      13640 -2147483648 -2147483648      13640
t clk_pll_33/clk_out1      num_a_g[6]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[0]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[1]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[2]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[3]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[4]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[5]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[6]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      num_csn[7]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      led_rg1[0]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1      led_rg1[0]      15640 -2147483648 -2147483648      15640
t clk_pll_33/clk_out1      led_rg1[1]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1      led_rg1[1]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1      led_rg0[0]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1      led_rg0[0]      15640 -2147483648 -2147483648      15640
t clk_pll_33/clk_out1      led_rg0[1]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1      led_rg0[1]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[0]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[0]      15640 -2147483648 -2147483648      15640
t clk_pll_33/clk_out1          led[1]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[1]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[2]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[2]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[3]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[3]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[4]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[4]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[5]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[5]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[6]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[6]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[7]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[7]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[8]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[8]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1          led[9]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1          led[9]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[10]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[10]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[11]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[11]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[12]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[12]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[13]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[13]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[14]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[14]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1         led[15]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1         led[15]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[2]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[2]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[3]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[3]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[4]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[4]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[5]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[5]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[6]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[6]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[7]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[7]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[8]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[8]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[9]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[9]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[10]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[10]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[11]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[11]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[12]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[12]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[13]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[13]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[14]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[14]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[15]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[15]      14040 -2147483648 -2147483648      14040
t clk_pll_33/clk_out1 order_addr_reg[16]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[16]      10840 -2147483648 -2147483648      10840
t clk_pll_33/clk_out1 order_addr_reg[17]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[17]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[18]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[18]      10840 -2147483648 -2147483648      10840
t clk_pll_33/clk_out1 order_addr_reg[19]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[19]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[20]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[20]      13990 -2147483648 -2147483648      13990
t clk_pll_33/clk_out1 order_addr_reg[21]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[21]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[22]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[22]      10840 -2147483648 -2147483648      10840
t clk_pll_33/clk_out1 order_addr_reg[23]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[23]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[24]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[24]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[25]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[25]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[26]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[26]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[27]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[27]      13990 -2147483648 -2147483648      13990
t clk_pll_33/clk_out1 order_addr_reg[28]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[28]      13990 -2147483648 -2147483648      13990
t clk_pll_33/clk_out1 order_addr_reg[29]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[29]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[30]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[30]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1 order_addr_reg[31]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1 order_addr_reg[31]      12390 -2147483648 -2147483648      12390
t clk_pll_33/clk_out1          md_o_0       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1           mdc_0       2540 -2147483648 -2147483648       2540
t        mtxclk_0       mtxd_0[0]       2540 -2147483648 -2147483648       2540
t        mtxclk_0       mtxd_0[1]       2540 -2147483648 -2147483648       2540
t        mtxclk_0       mtxd_0[2]       2540 -2147483648 -2147483648       2540
t        mtxclk_0       mtxd_0[3]       2540 -2147483648 -2147483648       2540
t        mtxclk_0         mtxen_0       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1      ext_int[0]       2540 -2147483648 -2147483648       2540
s clk_pll_33/clk_out1      ext_int[0]       7540 -2147483648 -2147483648       7540
t clk_pll_33/clk_out1      ext_int[1]       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1              T0       2540 -2147483648 -2147483648       2540
t clk_pll_33/clk_out1          SPI_CS       8840 -2147483648 -2147483648       8840
c clk_pll_33/clk_out1            aclk          0          0 -2147483648 -2147483648
