read_sverilog fifo.sv
compile
#report_timing
#report_area
write -format verilog -hierarchy -output fifo.gate.v
quit!
