INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/Vhdl/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/Vhdl/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/K1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity K1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/Vhdl/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncCountUD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/Vhdl/VhdlLabs/Lab2/Lab2.srcs/sources_1/imports/new/TestbenchSyncCountUD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestbenchSyncCountUD
