// Seed: 2248621188
module module_0 (
    output wor id_0,
    output uwire id_1,
    output supply1 id_2
);
  assign id_0 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    inout tri id_10,
    input wor id_11,
    input tri1 id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_2, id_7
  );
endmodule
