Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jul 25 10:42:00 2018
| Host         : HOANGPV89-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file FFT_Control_3_methodology_drc_routed.rpt -rpx FFT_Control_3_methodology_drc_routed.rpx
| Design       : FFT_Control_3
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 131        |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[16]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[17]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[18]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[19]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[20]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[21]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[22]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[23]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[24]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[25]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[26]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[27]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[28]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[29]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[30]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[31]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 's_axis_data_tdata[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 5.000 [get_ports {{s_axis_data_tdata[0]} {s_axis_data_tdata[1]} {s_axis_data_tdata[2]} {s_axis_data_tdata[3]} {s_axis_data_tdata[4]} {s_axis_data_tdata[5]} {s_axis_data_tdata[6]} {s_axis_data_tdata[7]} {s_axis_data_tdata[8]} {s_axis_data_tdata[9]} {s_axis_data_tdata[10]} {s_axis_data_tdata[11]} {s_axis_data_tdata[12]} {s_axis_data_tdata[13]} {s_axis_data_tdata[14]} {s_axis_data_tdata[15]} {s_axis_data_tdata[16]} {s_axis_data_tdata[17]} {s_axis_data_tdata[18]} {s_axis_data_tdata[19]} {s_axis_data_tdata[20]} {s_axis_data_tdata[21]} {s_axis_data_tdata[22]} {s_axis_data_tdata[23]} {s_axis_data_tdata[24]} {s_axis_data_tdata[25]} {s_axis_data_tdata[26]} {s_axis_data_tdata[27]} {s_axis_data_tdata[28]} {s_axis_data_tdata[29]} {s_axis_data_tdata[30]} {s_axis_data_tdata[31]}}]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 2)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[16]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[17]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[18]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[19]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[20]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[21]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[22]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[23]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[24]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[25]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[26]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[27]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[28]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[29]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[30]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[31]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_im[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[16]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[17]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[18]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[19]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[20]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[21]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[22]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[23]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[24]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[25]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[26]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[27]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[28]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[29]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[30]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[31]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'data_out_re[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[10]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#99 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[11]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#100 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[12]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#101 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[13]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#102 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[14]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#103 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[15]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#104 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[16]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#105 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[17]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#106 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[18]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#107 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[19]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#108 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#109 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[20]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#110 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[21]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#111 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[22]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#112 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[23]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#113 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[24]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#114 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[25]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#115 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[26]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#116 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[27]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#117 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[28]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#118 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[29]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#119 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#120 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[30]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#121 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[31]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#122 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#123 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#124 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#125 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#126 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#127 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[8]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#128 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tuser[9]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#129 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 'm_axis_data_tvalid' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#130 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 's_axis_config_tready' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>

XDCH-2#131 Warning
Same min and max delay values on IO port  
The same output delay of 5.000 ns has been defined on port 's_axis_data_tready' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk 5.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/core_2/core_2.srcs/constrs_2/new/core_2.xdc (Line: 3)
Related violations: <none>


