//===- RISCV64RegisterBankInfo.cpp ---------------------------------*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
/// \file
/// This file implements the targeting of the RegisterBankInfo class for RISCV64.
/// \todo This should be generated by TableGen.
//===----------------------------------------------------------------------===//

#include "RISCV64InstrInfo.h"
#include "RISCV64RegisterBankInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"

#define GET_TARGET_REGBANK_IMPL

#define DEBUG_TYPE "registerbankinfo"

#include "RISCV64GenRegisterBank.inc"

namespace llvm {
namespace RISCV64 {
enum PartialMappingIdx {
  PMI_GPR,
  PMI_Min = PMI_GPR,
};

RegisterBankInfo::PartialMapping PartMappings[]{
    {0, 32, GPRBRegBank}
};

enum ValueMappingIdx { InvalidIdx = 0, GPRIdx = 1 };

RegisterBankInfo::ValueMapping ValueMappings[] = {
    // invalid
    {nullptr, 0},
    // 3 operands in GPRs
    {&PartMappings[PMI_GPR - PMI_Min], 1},
    {&PartMappings[PMI_GPR - PMI_Min], 1},
    {&PartMappings[PMI_GPR - PMI_Min], 1}};

} // end namespace RISCV64
} // end namespace llvm

using namespace llvm;

RISCV64RegisterBankInfo::RISCV64RegisterBankInfo(const TargetRegisterInfo &TRI)
    : RISCV64GenRegisterBankInfo() {}

const RegisterBank &RISCV64RegisterBankInfo::getRegBankFromRegClass(
    const TargetRegisterClass &RC) const {
  using namespace RISCV64;

  switch (RC.getID()) {
  case RISCV64::GPR32RegClassID:
  case RISCV64::CPU16Regs_and_GPRMM16ZeroRegClassID:
  case RISCV64::GPRMM16MovePPairFirstRegClassID:
  case RISCV64::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID:
  case RISCV64::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID:
  case RISCV64::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID:
  case RISCV64::SP32RegClassID:
    return getRegBank(RISCV64::GPRBRegBankID);
  default:
    llvm_unreachable("Register class not supported");
  }
}

const RegisterBankInfo::InstructionMapping &
RISCV64RegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {

  unsigned Opc = MI.getOpcode();

  const RegisterBankInfo::InstructionMapping &Mapping = getInstrMappingImpl(MI);
  if (Mapping.isValid())
    return Mapping;

  using namespace TargetOpcode;

  unsigned NumOperands = MI.getNumOperands();
  const ValueMapping *OperandsMapping = &RISCV64::ValueMappings[RISCV64::GPRIdx];

  switch (Opc) {
  case G_ADD:
  case G_LOAD:
  case G_STORE:
  case G_GEP:
  case G_AND:
  case G_OR:
  case G_XOR:
  case G_SHL:
  case G_ASHR:
  case G_LSHR:
    OperandsMapping = &RISCV64::ValueMappings[RISCV64::GPRIdx];
    break;
  case G_CONSTANT:
  case G_FRAME_INDEX:
  case G_GLOBAL_VALUE:
    OperandsMapping =
        getOperandsMapping({&RISCV64::ValueMappings[RISCV64::GPRIdx], nullptr});
    break;
  case G_ICMP:
    OperandsMapping =
        getOperandsMapping({&RISCV64::ValueMappings[RISCV64::GPRIdx], nullptr,
                            &RISCV64::ValueMappings[RISCV64::GPRIdx],
                            &RISCV64::ValueMappings[RISCV64::GPRIdx]});
    break;
  default:
    return getInvalidInstructionMapping();
  }

  return getInstructionMapping(DefaultMappingID, /*Cost=*/1, OperandsMapping,
                               NumOperands);
}
