==39274== Cachegrind, a cache and branch-prediction profiler
==39274== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39274== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39274== Command: ./sift .
==39274== 
--39274-- warning: L3 cache found, using its data for the LL simulation.
--39274-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39274-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39274== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39274== (see section Limitations in user manual)
==39274== NOTE: further instances of this message will not be shown
==39274== 
==39274== I   refs:      3,167,698,646
==39274== I1  misses:           20,504
==39274== LLi misses:            2,727
==39274== I1  miss rate:          0.00%
==39274== LLi miss rate:          0.00%
==39274== 
==39274== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39274== D1  misses:      122,807,561  (110,103,411 rd   +  12,704,150 wr)
==39274== LLd misses:        3,703,594  (  1,934,365 rd   +   1,769,229 wr)
==39274== D1  miss rate:          12.6% (       16.3%     +         4.3%  )
==39274== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39274== 
==39274== LL refs:         122,828,065  (110,123,915 rd   +  12,704,150 wr)
==39274== LL misses:         3,706,321  (  1,937,092 rd   +   1,769,229 wr)
==39274== LL miss rate:            0.1% (        0.1%     +         0.6%  )
