Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto a6044b44f57248ff9eab940e07c8fd75 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T02_WaitForTb_behav xil_defaultlib.T02_WaitForTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture sim of entity xil_defaultlib.t02_waitfortb
Built simulation snapshot T02_WaitForTb_behav
