{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691602229556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691602229556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 14:30:29 2023 " "Processing started: Wed Aug  9 14:30:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691602229556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602229556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602229557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691602229667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691602229667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233436 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 126 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691602233438 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 133 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691602233438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_numero_segmento.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_numero_segmento.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_numero_segmento " "Found entity 1: conversor_numero_segmento" {  } { { "conversor_numero_segmento.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_numero_segmento.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorteador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sorteador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sorteador " "Found entity 1: sorteador" {  } { { "sorteador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_crescente.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_crescente.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_crescente " "Found entity 1: contador_crescente" {  } { { "contador_crescente.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/teste.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_binario4_binario8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_binario4_binario8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_binario4_binario8 " "Found entity 1: conversor_binario4_binario8" {  } { { "conversor_binario4_binario8.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/conversor_binario4_binario8.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controler " "Found entity 1: lcd_controler" {  } { { "lcd_controler.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_controler.tdf" 16 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file leds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/leds.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233450 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "d_final " "Group name \"d_final\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 57 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691602233451 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "u_final " "Group name \"u_final\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 58 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691602233451 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 64 14 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691602233451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varia_display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file varia_display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 varia_display " "Found entity 1: varia_display" {  } { { "varia_display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/controlador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/controlador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/divisor_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/divisor_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "song_starwars_25MHz/divisor_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/divisor_clock.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233453 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 11 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691602233454 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 16 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691602233454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/song_starwars_25MHz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/song_starwars_25MHz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 song_starwars_25MHz " "Found entity 1: song_starwars_25MHz" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 19 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25MHz/temporizador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25MHz/temporizador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_n " "Found entity 1: contador_n" {  } { { "contador_n.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_n.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233455 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 2 3 seed 4 1 " "Group is used as \"seed\[2..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 28 24 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691602233456 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 1 3 seed 4 1 " "Group is used as \"seed\[1..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 29 25 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691602233456 ""}
{ "Warning" "WTDFX_RANGE_CONFLICT" "seed 1 3 seed 4 1 " "Group is used as \"seed\[1..3\]\" and defined using a different range order (\"seed\[4..1\]\")" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 33 25 0 } }  } 0 287017 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "Analysis & Synthesis" 0 -1 1691602233456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lfsr.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_grande.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_grande.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_grande " "Found entity 1: contador_grande" {  } { { "contador_grande.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_grande.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233456 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d6 " "Variable or input pin \"conv_d6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d5 " "Variable or input pin \"conv_d5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d4 " "Variable or input pin \"conv_d4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d3 " "Variable or input pin \"conv_d3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d2 " "Variable or input pin \"conv_d2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_d1 " "Variable or input pin \"conv_d1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 16 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u6 " "Variable or input pin \"conv_u6\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u5 " "Variable or input pin \"conv_u5\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u4 " "Variable or input pin \"conv_u4\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u3 " "Variable or input pin \"conv_u3\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u2 " "Variable or input pin \"conv_u2\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "conv_u1 " "Variable or input pin \"conv_u1\" is defined but never used." {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 17 8 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_sorteios.tdf 1 1 " "Found 1 design units, including 1 entities, in source file detector_sorteios.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 detector_sorteios " "Found entity 1: detector_sorteios" {  } { { "detector_sorteios.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/detector_sorteios.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulso_to_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pulso_to_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulso_to_clock " "Found entity 1: pulso_to_clock" {  } { { "pulso_to_clock.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/pulso_to_clock.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mute_buzzer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file mute_buzzer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mute_buzzer " "Found entity 1: mute_buzzer" {  } { { "mute_buzzer.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/mute_buzzer.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691602233458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602233458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto2 " "Elaborating entity \"projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691602233477 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst10 " "Primitive \"VCC\" of instance \"inst10\" not used" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 872 424 456 888 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691602233478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controler lcd_controler:inst15 " "Elaborating entity \"lcd_controler\" for hierarchy \"lcd_controler:inst15\"" {  } { { "projeto2.bdf" "inst15" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 688 616 824 832 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd_logic:inst14 " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd_logic:inst14\"" {  } { { "projeto2.bdf" "inst14" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 720 328 520 864 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_binario4_binario8 lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\] " "Elaborating entity \"conversor_binario4_binario8\" for hierarchy \"lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\]\"" {  } { { "lcd_logic.tdf" "conv_d\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 23 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "projeto2.bdf" "inst2" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1272 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_numero_segmento display:inst2\|conversor_numero_segmento:convd1 " "Elaborating entity \"conversor_numero_segmento\" for hierarchy \"display:inst2\|conversor_numero_segmento:convd1\"" {  } { { "display.tdf" "convd1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varia_display display:inst2\|varia_display:varia\[6\] " "Elaborating entity \"varia_display\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\"" {  } { { "display.tdf" "varia\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq2hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\"" {  } { { "varia_display.tdf" "freq2hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 22 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|varia_display:varia\[6\]\|contador:freq5hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\"" {  } { { "varia_display.tdf" "freq5hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 23 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador6 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador6\"" {  } { { "varia_display.tdf" "contador6" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 24 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador15 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:contador15\"" {  } { { "varia_display.tdf" "contador15" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 25 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|varia_display:varia\[6\]\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|contador_crescente:count\"" {  } { { "varia_display.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 26 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr display:inst2\|varia_display:varia\[6\]\|lfsr:spin " "Elaborating entity \"lfsr\" for hierarchy \"display:inst2\|varia_display:varia\[6\]\|lfsr:spin\"" {  } { { "varia_display.tdf" "spin" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 27 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varia_display display:inst2\|varia_display:varia\[1\] " "Elaborating entity \"varia_display\" for hierarchy \"display:inst2\|varia_display:varia\[1\]\"" {  } { { "display.tdf" "varia\[1\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_sorteios display:inst2\|detector_sorteios:detector " "Elaborating entity \"detector_sorteios\" for hierarchy \"display:inst2\|detector_sorteios:detector\"" {  } { { "display.tdf" "detector" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 29 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador display:inst2\|contador:freq1562hz " "Elaborating entity \"contador\" for hierarchy \"display:inst2\|contador:freq1562hz\"" {  } { { "display.tdf" "freq1562hz" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 30 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente display:inst2\|contador_crescente:divisor4 " "Elaborating entity \"contador_crescente\" for hierarchy \"display:inst2\|contador_crescente:divisor4\"" {  } { { "display.tdf" "divisor4" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 31 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "projeto2.bdf" "inst1" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -264 -112 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer controle:inst1\|debouncer:debounc1 " "Elaborating entity \"debouncer\" for hierarchy \"controle:inst1\|debouncer:debounc1\"" {  } { { "controle.tdf" "debounc1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/controle.tdf" 15 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador controle:inst1\|debouncer:debounc1\|contador:count " "Elaborating entity \"contador\" for hierarchy \"controle:inst1\|debouncer:debounc1\|contador:count\"" {  } { { "debouncer.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador controle:inst1\|debouncer:debounc1\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"controle:inst1\|debouncer:debounc1\|contador:divisor\"" {  } { { "debouncer.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 12 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst4 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst4\"" {  } { { "projeto2.bdf" "inst4" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:divisor\"" {  } { { "registrador.tdf" "divisor" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 19 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio1 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio1\"" {  } { { "registrador.tdf" "div_sorteio1" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 20 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio2 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio2\"" {  } { { "registrador.tdf" "div_sorteio2" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 21 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio3 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio3\"" {  } { { "registrador.tdf" "div_sorteio3" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 22 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio4 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio4\"" {  } { { "registrador.tdf" "div_sorteio4" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio5 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio5\"" {  } { { "registrador.tdf" "div_sorteio5" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 24 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio6 " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio6\"" {  } { { "registrador.tdf" "div_sorteio6" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 25 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente registrador:inst4\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"registrador:inst4\|contador_crescente:count\"" {  } { { "registrador.tdf" "count" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 26 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorteador registrador:inst4\|sorteador:sorteio\[6\] " "Elaborating entity \"sorteador\" for hierarchy \"registrador:inst4\|sorteador:sorteio\[6\]\"" {  } { { "registrador.tdf" "sorteio\[6\]" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 27 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n registrador:inst4\|sorteador:sorteio\[6\]\|contador_n:contador " "Elaborating entity \"contador_n\" for hierarchy \"registrador:inst4\|sorteador:sorteio\[6\]\|contador_n:contador\"" {  } { { "sorteador.tdf" "contador" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 12 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mute_buzzer mute_buzzer:inst " "Elaborating entity \"mute_buzzer\" for hierarchy \"mute_buzzer:inst\"" {  } { { "projeto2.bdf" "inst" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 1056 816 1016 1136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_starwars_25MHz song_starwars_25MHz:inst9 " "Elaborating entity \"song_starwars_25MHz\" for hierarchy \"song_starwars_25MHz:inst9\"" {  } { { "projeto2.bdf" "inst9" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador song_starwars_25MHz:inst9\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"song_starwars_25MHz:inst9\|temporizador:temp\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "temp" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 28 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock song_starwars_25MHz:inst9\|divisor_clock:div_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"song_starwars_25MHz:inst9\|divisor_clock:div_clock\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "div_clock" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador song_starwars_25MHz:inst9\|controlador:control " "Elaborating entity \"controlador\" for hierarchy \"song_starwars_25MHz:inst9\|controlador:control\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "control" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233523 ""}
{ "Warning" "WTDFX_NON_INT_DIVISION" "25000000 3 " "Result of division operation \"25000000/3\" contains a remainder -- truncated result" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 28 46 0 } } { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } } { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 287010 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "Analysis & Synthesis" 0 -1 1691602233526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente contador_crescente:inst12 " "Elaborating entity \"contador_crescente\" for hierarchy \"contador_crescente:inst12\"" {  } { { "projeto2.bdf" "inst12" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 -48 104 1040 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:inst5 " "Elaborating entity \"leds\" for hierarchy \"leds:inst5\"" {  } { { "projeto2.bdf" "inst5" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 888 1080 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602233527 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[1\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[1\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[1]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[2\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[2\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[2]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[3\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[3\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[3]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[4\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[4\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[4]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[5\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[5\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[5]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display:inst2\|varia_display:varia\[6\]\|_~6 " "Found clock multiplexer display:inst2\|varia_display:varia\[6\]\|_~6" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|display:inst2|varia_display:varia[6]|_~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "registrador:inst4\|temp~1 " "Found clock multiplexer registrador:inst4\|temp~1" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 30 1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691602234208 "|projeto2|registrador:inst4|temp~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691602234208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 728 856 1032 744 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691602247281 "|projeto2|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691602247281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691602247396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691602249434 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "contador_crescente:inst12\|aux~0 " "Logic cell \"contador_crescente:inst12\|aux~0\"" {  } { { "contador_crescente.tdf" "aux~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 26 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691602249449 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc3\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc3\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691602249449 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc1\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc1\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691602249449 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc2\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc2\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691602249449 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691602249449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691602249615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691602249615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2864 " "Implemented 2864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691602249816 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691602249816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2832 " "Implemented 2832 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691602249816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691602249816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691602249828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 14:30:49 2023 " "Processing ended: Wed Aug  9 14:30:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691602249828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691602249828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691602249828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691602249828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691602250403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691602250403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 14:30:50 2023 " "Processing started: Wed Aug  9 14:30:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691602250403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691602250403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691602250403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691602250443 ""}
{ "Info" "0" "" "Project  = projeto2" {  } {  } 0 0 "Project  = projeto2" 0 0 "Fitter" 0 0 1691602250444 ""}
{ "Info" "0" "" "Revision = projeto2" {  } {  } 0 0 "Revision = projeto2" 0 0 "Fitter" 0 0 1691602250444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691602250487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691602250487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691602250496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691602250520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691602250520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691602250612 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691602250614 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691602250699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691602250699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691602250699 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691602250699 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691602250705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691602250705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691602250705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691602250705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691602250705 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691602250705 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691602250707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691602251115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691602251116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[1\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[1\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[2\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[2\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[3\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[3\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[5\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[5\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[6\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[6\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602251132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1691602251132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691602251138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691602251141 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691602251142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[3\] " "Destination node registrador:inst4\|d\[6\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[2\] " "Destination node registrador:inst4\|d\[6\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[6\]\[1\] " "Destination node registrador:inst4\|d\[6\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[3\] " "Destination node registrador:inst4\|d\[5\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[2\] " "Destination node registrador:inst4\|d\[5\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[5\]\[1\] " "Destination node registrador:inst4\|d\[5\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[3\] " "Destination node registrador:inst4\|d\[4\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[2\] " "Destination node registrador:inst4\|d\[4\]\[2\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[4\]\[1\] " "Destination node registrador:inst4\|d\[4\]\[1\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|d\[3\]\[3\] " "Destination node registrador:inst4\|d\[3\]\[3\]" {  } { { "registrador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 28 2 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691602251333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 208 -568 -392 224 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 4862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registrador:inst4\|_~1  " "Automatically promoted node registrador:inst4\|_~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|contador:divisor\|alt " "Destination node registrador:inst4\|contador:divisor\|alt" {  } { { "contador.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/contador.tdf" 15 5 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[3\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[3\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[4\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[4\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[5\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[5\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[6\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[6\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[1\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[1\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[2\]\|_~5 " "Destination node display:inst2\|varia_display:varia\[2\]\|_~5" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[3\]\|_~4 " "Destination node display:inst2\|varia_display:varia\[3\]\|_~4" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[4\]\|_~4 " "Destination node display:inst2\|varia_display:varia\[4\]\|_~4" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst2\|varia_display:varia\[5\]\|_~4 " "Destination node display:inst2\|varia_display:varia\[5\]\|_~4" {  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691602251333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691602251333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "projeto2.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 600 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[3\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[3\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[4\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[4\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[5\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[5\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[6\]\|_~5  " "Automatically promoted node display:inst2\|varia_display:varia\[6\]\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[1\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[1\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst2\|varia_display:varia\[2\]\|_~4  " "Automatically promoted node display:inst2\|varia_display:varia\[2\]\|_~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691602251333 ""}  } { { "display.tdf" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/display.tdf" 27 6 0 } } { "temporary_test_loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691602251333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691602251568 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691602251570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691602251571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691602251574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691602251578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691602251582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691602251582 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691602251584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691602251717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691602251719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691602251719 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[0\] " "Node \"S_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[7\] " "Node \"seg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "seg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hpsilva/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691602251771 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691602251771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691602251772 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691602251776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691602252126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691602252519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691602252536 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691602255583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691602255584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691602255948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.2% " "1e+03 ns of routing delay (approximately 4.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1691602258036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691602258646 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691602258646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691602266394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691602266394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691602266395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.48 " "Total time spent on timing analysis during the Fitter is 3.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691602266500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691602266515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691602266733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691602266734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691602267018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691602267480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691602267607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg " "Generated suppressed messages file /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691602267723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1977 " "Peak virtual memory: 1977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691602268099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 14:31:08 2023 " "Processing ended: Wed Aug  9 14:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691602268099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691602268099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691602268099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691602268099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691602268630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691602268630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 14:31:08 2023 " "Processing started: Wed Aug  9 14:31:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691602268630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691602268630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691602268630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691602268724 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691602268947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691602268956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691602269018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 14:31:09 2023 " "Processing ended: Wed Aug  9 14:31:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691602269018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691602269018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691602269018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691602269018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691602269677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691602270062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691602270062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 14:31:09 2023 " "Processing started: Wed Aug  9 14:31:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691602270062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691602270062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto2 -c projeto2 " "Command: quartus_sta projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691602270062 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691602270084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691602270149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691602270150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691602270354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270354 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name song_starwars_25MHz:inst9\|controlador:control\|s1 song_starwars_25MHz:inst9\|controlador:control\|s1 " "create_clock -period 1.000 -name song_starwars_25MHz:inst9\|controlador:control\|s1 song_starwars_25MHz:inst9\|controlador:control\|s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_crescente:inst12\|cnt\[1\] contador_crescente:inst12\|cnt\[1\] " "create_clock -period 1.000 -name contador_crescente:inst12\|cnt\[1\] contador_crescente:inst12\|cnt\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|toggle_frequencia display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|toggle_frequencia display:inst2\|varia_display:varia\[1\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc3\|ff\[2\] controle:inst1\|debouncer:debounc3\|ff\[2\] " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc3\|ff\[2\] controle:inst1\|debouncer:debounc3\|ff\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc3\|contador:divisor\|alt controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc3\|contador:divisor\|alt controle:inst1\|debouncer:debounc3\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio1\|alt registrador:inst4\|contador:div_sorteio1\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio1\|alt registrador:inst4\|contador:div_sorteio1\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio3\|alt registrador:inst4\|contador:div_sorteio3\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio3\|alt registrador:inst4\|contador:div_sorteio3\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|ff\[2\] controle:inst1\|debouncer:debounc1\|ff\[2\] " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|ff\[2\] controle:inst1\|debouncer:debounc1\|ff\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio2\|alt registrador:inst4\|contador:div_sorteio2\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio2\|alt registrador:inst4\|contador:div_sorteio2\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio4\|alt registrador:inst4\|contador:div_sorteio4\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio4\|alt registrador:inst4\|contador:div_sorteio4\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio6\|alt registrador:inst4\|contador:div_sorteio6\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio6\|alt registrador:inst4\|contador:div_sorteio6\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio5\|alt registrador:inst4\|contador:div_sorteio5\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio5\|alt registrador:inst4\|contador:div_sorteio5\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|ff\[2\] controle:inst1\|debouncer:debounc2\|ff\[2\] " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|ff\[2\] controle:inst1\|debouncer:debounc2\|ff\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|contador:divisor\|alt controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc2\|contador:divisor\|alt controle:inst1\|debouncer:debounc2\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|toggle_frequencia display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|toggle_frequencia display:inst2\|varia_display:varia\[5\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|toggle_frequencia display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|toggle_frequencia display:inst2\|varia_display:varia\[6\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|toggle_frequencia display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|toggle_frequencia display:inst2\|varia_display:varia\[4\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|toggle_frequencia display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|toggle_frequencia display:inst2\|varia_display:varia\[2\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|toggle_frequencia display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|toggle_frequencia display:inst2\|varia_display:varia\[3\]\|toggle_frequencia" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " "create_clock -period 1.000 -name display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst2\|contador:freq1562hz\|alt display:inst2\|contador:freq1562hz\|alt " "create_clock -period 1.000 -name display:inst2\|contador:freq1562hz\|alt display:inst2\|contador:freq1562hz\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691602270365 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602270365 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout " "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602270371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691602270371 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691602270375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602270378 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691602270379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691602270383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691602270556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691602270556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.341 " "Worst-case setup slack is -12.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.341           -2496.532 clock  " "  -12.341           -2496.532 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.767           -1033.728 contador_crescente:inst12\|cnt\[1\]  " "   -8.767           -1033.728 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.031            -104.988 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -6.031            -104.988 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.699             -67.809 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -5.699             -67.809 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.219             -53.672 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -5.219             -53.672 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108             -54.001 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -5.108             -54.001 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.053             -58.122 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -5.053             -58.122 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.899             -52.544 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -4.899             -52.544 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837             -63.262 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -4.837             -63.262 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804             -58.034 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -4.804             -58.034 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471             -47.068 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -4.471             -47.068 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -50.398 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -4.187             -50.398 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.148             -48.675 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -4.148             -48.675 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.124             -38.940 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -4.124             -38.940 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.015             -48.514 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -4.015             -48.514 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.997             -45.150 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -3.997             -45.150 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868             -45.301 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -3.868             -45.301 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.812             -47.530 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -3.812             -47.530 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -39.635 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -3.658             -39.635 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116             -36.288 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -3.116             -36.288 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004             -34.305 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -3.004             -34.305 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296             -20.560 registrador:inst4\|contador:div_sorteio4\|alt  " "   -2.296             -20.560 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857             -17.724 registrador:inst4\|contador:div_sorteio1\|alt  " "   -1.857             -17.724 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646             -15.050 registrador:inst4\|contador:div_sorteio2\|alt  " "   -1.646             -15.050 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -14.207 registrador:inst4\|contador:div_sorteio3\|alt  " "   -1.488             -14.207 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328             -13.504 registrador:inst4\|contador:div_sorteio6\|alt  " "   -1.328             -13.504 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201             -13.056 registrador:inst4\|contador:div_sorteio5\|alt  " "   -1.201             -13.056 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133              -5.453 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.133              -5.453 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.019               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.085               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.088               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.088               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.114               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.114               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.262 " "Worst-case hold slack is -2.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262              -6.924 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -2.262              -6.924 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -1.337 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.337              -1.337 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -1.337 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.337              -1.337 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -2.954 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.140              -2.954 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -1.010 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.010              -1.010 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950              -2.381 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -0.950              -2.381 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -0.722 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -0.722              -0.722 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -0.681 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -0.681              -0.681 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -0.517 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -0.517              -0.517 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -0.401 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -0.401              -0.401 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -0.015              -0.015 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.017               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "    0.044               0.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.205               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "    0.342               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clock  " "    0.445               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.462               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 contador_crescente:inst12\|cnt\[1\]  " "    0.485               0.000 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.485               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "    0.485               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 registrador:inst4\|contador:div_sorteio5\|alt  " "    0.485               0.000 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.497               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.497               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio1\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio2\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio3\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio4\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 registrador:inst4\|contador:div_sorteio6\|alt  " "    0.497               0.000 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.765               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602270582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602270583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1066.524 clock  " "   -3.000           -1066.524 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -209.667 contador_crescente:inst12\|cnt\[1\]  " "   -1.487            -209.667 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.487             -23.792 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio1\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio2\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio3\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio4\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio5\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio6\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display:inst2\|contador:freq1562hz\|alt  " "   -1.487              -2.974 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "   -1.487              -1.487 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "   -1.487              -1.487 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602270584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602270584 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.114 ns " "Worst Case Available Settling Time: 0.114 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602271095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602271095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691602271106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691602271127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691602271444 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout " "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602271556 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691602271556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602271559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691602271615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691602271615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.856 " "Worst-case setup slack is -11.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.856           -2298.400 clock  " "  -11.856           -2298.400 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.233            -961.676 contador_crescente:inst12\|cnt\[1\]  " "   -8.233            -961.676 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.520             -94.910 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -5.520             -94.910 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.205             -62.851 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -5.205             -62.851 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.825             -49.906 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -4.825             -49.906 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.703             -50.100 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -4.703             -50.100 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.674             -54.117 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -4.674             -54.117 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.589             -48.666 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -4.589             -48.666 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.483             -54.336 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -4.483             -54.336 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.378             -58.542 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -4.378             -58.542 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.162             -43.166 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -4.162             -43.166 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882             -46.904 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -3.882             -46.904 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.797             -44.974 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -3.797             -44.974 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764             -35.578 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -3.764             -35.578 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726             -45.351 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -3.726             -45.351 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.606             -41.626 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -3.606             -41.626 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569             -40.995 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -3.569             -40.995 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509             -43.939 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -3.509             -43.939 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.307             -35.961 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -3.307             -35.961 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827             -32.885 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -2.827             -32.885 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730             -31.270 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -2.730             -31.270 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057             -18.204 registrador:inst4\|contador:div_sorteio4\|alt  " "   -2.057             -18.204 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -15.552 registrador:inst4\|contador:div_sorteio1\|alt  " "   -1.728             -15.552 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496             -12.975 registrador:inst4\|contador:div_sorteio2\|alt  " "   -1.496             -12.975 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -12.050 registrador:inst4\|contador:div_sorteio3\|alt  " "   -1.304             -12.050 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140             -11.672 registrador:inst4\|contador:div_sorteio6\|alt  " "   -1.140             -11.672 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064              -5.078 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.064              -5.078 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022             -11.036 registrador:inst4\|contador:div_sorteio5\|alt  " "   -1.022             -11.036 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.113               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.177               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.179               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.180               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.208               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.210               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602271623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.124 " "Worst-case hold slack is -2.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124              -8.256 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -2.124              -8.256 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341              -1.341 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.341              -1.341 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317              -1.317 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.317              -1.317 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -2.761 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.033              -2.761 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030              -1.030 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.030              -1.030 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841              -2.179 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -0.841              -2.179 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -0.737 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -0.737              -0.737 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.714 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -0.714              -0.714 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -0.542 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -0.542              -0.542 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.422 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -0.422              -0.422 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.394 clock  " "   -0.394              -0.394 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.062 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -0.062              -0.062 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.025 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -0.025              -0.025 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -0.005              -0.005 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.170               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "    0.281               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.359               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 registrador:inst4\|contador:div_sorteio5\|alt  " "    0.420               0.000 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 contador_crescente:inst12\|cnt\[1\]  " "    0.430               0.000 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.430               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "    0.430               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.445               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio1\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio2\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio3\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio4\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 registrador:inst4\|contador:div_sorteio6\|alt  " "    0.445               0.000 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.447               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.743               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602271655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602271662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602271670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1391.888 clock  " "   -3.000           -1391.888 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -211.015 contador_crescente:inst12\|cnt\[1\]  " "   -1.487            -211.015 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.468 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.487             -31.468 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -26.137 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.487             -26.137 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.755 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.487             -25.755 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.648 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.487             -25.648 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.537 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -1.487             -25.537 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.385 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -1.487             -25.385 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.351 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -1.487             -25.351 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -1.487             -25.279 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -24.706 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.487             -24.706 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -24.503 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.487             -24.503 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.872 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.487             -23.872 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.840 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.487             -23.840 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.346 registrador:inst4\|contador:div_sorteio4\|alt  " "   -1.487             -19.346 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio1\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio2\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio3\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio5\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio6\|alt  " "   -1.487             -19.331 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.487              -8.922 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.472 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.472 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.467 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.487              -4.467 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display:inst2\|contador:freq1562hz\|alt  " "   -1.487              -2.974 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "   -1.487              -1.487 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "   -1.487              -1.487 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602271678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602271678 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.210 ns " "Worst Case Available Settling Time: 0.210 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602272668 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602272668 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691602272686 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[1\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout " "Cell: inst2\|varia\[2\]\|_~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[3\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout " "Cell: inst2\|varia\[4\]\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout " "Cell: inst2\|varia\[5\]\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout " "Cell: inst2\|varia\[6\]\|_~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691602272786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1691602272786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602272789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691602272814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691602272814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.911 " "Worst-case setup slack is -4.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.911            -738.137 clock  " "   -4.911            -738.137 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583            -403.902 contador_crescente:inst12\|cnt\[1\]  " "   -3.583            -403.902 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341             -38.182 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -2.341             -38.182 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257             -23.981 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -2.257             -23.981 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.944             -19.520 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -1.944             -19.520 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917             -22.356 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -1.917             -22.356 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.882             -16.772 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -1.882             -16.772 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865             -17.383 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -1.865             -17.383 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855             -16.896 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -1.855             -16.896 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -15.199 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.697             -15.199 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584             -15.557 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -1.584             -15.557 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565             -16.118 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -1.565             -16.118 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -14.635 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.557             -14.635 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453             -14.571 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.453             -14.571 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435             -14.968 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -1.435             -14.968 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428             -10.606 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.428             -10.606 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417             -16.909 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -1.417             -16.909 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -11.856 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.369             -11.856 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117             -10.087 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.117             -10.087 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099             -12.930 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -1.099             -12.930 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -7.401 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -0.683              -7.401 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -2.227 registrador:inst4\|contador:div_sorteio4\|alt  " "   -0.490              -2.227 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -1.027 registrador:inst4\|contador:div_sorteio1\|alt  " "   -0.262              -1.027 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.290 registrador:inst4\|contador:div_sorteio2\|alt  " "   -0.115              -0.290 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.158 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -0.106              -0.158 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.124 registrador:inst4\|contador:div_sorteio3\|alt  " "   -0.096              -0.124 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 registrador:inst4\|contador:div_sorteio6\|alt  " "   -0.020              -0.020 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 registrador:inst4\|contador:div_sorteio5\|alt  " "    0.065               0.000 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.565               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.585               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.612               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.613               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.624               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.626               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602272830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.938 " "Worst-case hold slack is -0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938              -2.094 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -0.938              -2.094 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -0.544 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -0.544              -0.544 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -0.540 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -0.540              -0.540 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413              -0.413 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -0.413              -0.413 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -0.294 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -0.294              -0.294 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -0.284 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -0.284              -0.284 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.678 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -0.254              -0.678 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.195 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -0.195              -0.195 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.547 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -0.185              -0.547 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.152 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -0.152              -0.152 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "    0.005               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.013               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "    0.049               0.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "    0.082               0.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "    0.164               0.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clock  " "    0.176               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 registrador:inst4\|contador:div_sorteio5\|alt  " "    0.187               0.000 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "    0.198               0.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 contador_crescente:inst12\|cnt\[1\]  " "    0.201               0.000 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "    0.201               0.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|contador:freq1562hz\|alt  " "    0.201               0.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "    0.201               0.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "    0.206               0.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "    0.208               0.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio1\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio2\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio3\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio4\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 registrador:inst4\|contador:div_sorteio6\|alt  " "    0.208               0.000 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602272870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602272885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691602272900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -822.975 clock  " "   -3.000            -822.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 contador_crescente:inst12\|cnt\[1\]  " "   -1.000            -141.000 contador_crescente:inst12\|cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.000             -20.000 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[1\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[1\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[2\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[2\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[3\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[3\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[4\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[4\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[5\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[5\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[6\]\|contador:freq5hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia  " "   -1.000             -17.000 display:inst2\|varia_display:varia\[6\]\|toggle_frequencia " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[1\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[2\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[3\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[4\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[5\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt  " "   -1.000             -16.000 display:inst2\|varia_display:varia\[6\]\|contador:freq2hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio1\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio1\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio2\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio2\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio3\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio3\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio4\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio4\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio5\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio5\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio6\|alt  " "   -1.000             -13.000 registrador:inst4\|contador:div_sorteio6\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 controle:inst1\|debouncer:debounc2\|ff\[2\]  " "   -1.000              -6.000 controle:inst1\|debouncer:debounc2\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc2\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc3\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 display:inst2\|contador:freq1562hz\|alt  " "   -1.000              -2.000 display:inst2\|contador:freq1562hz\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 controle:inst1\|debouncer:debounc1\|ff\[2\]  " "   -1.000              -1.000 controle:inst1\|debouncer:debounc1\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 controle:inst1\|debouncer:debounc3\|ff\[2\]  " "   -1.000              -1.000 controle:inst1\|debouncer:debounc3\|ff\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691602272917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691602272917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.624 ns " "Worst Case Available Settling Time: 0.624 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691602274449 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691602274449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691602274759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691602274761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691602274965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 14:31:14 2023 " "Processing ended: Wed Aug  9 14:31:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691602274965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691602274965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691602274965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691602274965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1691602275556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691602275556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 14:31:15 2023 " "Processing started: Wed Aug  9 14:31:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691602275556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691602275556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691602275556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1691602275686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto2.vho /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/ simulation " "Generated file projeto2.vho in folder \"/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691602275965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691602275984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 14:31:15 2023 " "Processing ended: Wed Aug  9 14:31:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691602275984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691602275984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691602275984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691602275984 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691602276091 ""}
