LW_PFB_FBPA_0_DIR_ARB_CFG0
LW_PFB_FBPA_0_DIR_ARB_CFG1
LW_PFB_FBPA_0_FBIO_CML_CLK
LW_PFB_FBPA_0_TIMING3
LW_PFB_FBPA_DIR_ARB_CFG0
LW_PFB_FBPA_DIR_ARB_CFG1
LW_PFB_FBPA_FBIO_CML_CLK
LW_PFB_FBPA_MC_0_DIR_ARB_CFG0
LW_PFB_FBPA_MC_0_DIR_ARB_CFG1
LW_PFB_FBPA_MC_0_FBIO_CML_CLK
LW_PFB_FBPA_MC_0_FBIO_CML_WCK
LW_PFB_FBPA_MC_0_GENERIC_EMRS
LW_PFB_FBPA_MC_0_GENERIC_EMRS2_EXT
LW_PFB_FBPA_MC_0_GENERIC_EMRS_EXT
LW_PFB_FBPA_MC_0_GENERIC_MRS
LW_PFB_FBPA_MC_0_GENERIC_MRS1
LW_PFB_FBPA_MC_0_GENERIC_MRS14
LW_PFB_FBPA_MC_0_GENERIC_MRS15
LW_PFB_FBPA_MC_0_GENERIC_MRS2
LW_PFB_FBPA_MC_0_GENERIC_MRS3
LW_PFB_FBPA_MC_0_GENERIC_MRS4
LW_PFB_FBPA_MC_0_GENERIC_MRS5
LW_PFB_FBPA_MC_0_GENERIC_MRS6
LW_PFB_FBPA_MC_0_GENERIC_MRS7
LW_PFB_FBPA_MC_0_GENERIC_MRS8
LW_PFB_FBPA_MC_0_GENERIC_MRS9
LW_PFB_FBPA_MC_0_GENERIC_MRS_EXT
LW_PFB_FBPA_MC_0_PAD
LW_PFB_FBPA_MC_0_PRI_FBPA_CG
LW_PFB_FBPA_MC_0_TIMING3
LW_PFB_FBPA_MC_1_DIR_ARB_CFG0
LW_PFB_FBPA_MC_1_DIR_ARB_CFG1
LW_PFB_FBPA_MC_1_FBIO_CML_CLK
LW_PFB_FBPA_MC_1_FBIO_CML_WCK
LW_PFB_FBPA_MC_1_GENERIC_EMRS
LW_PFB_FBPA_MC_1_GENERIC_EMRS2_EXT
LW_PFB_FBPA_MC_1_GENERIC_EMRS_EXT
LW_PFB_FBPA_MC_1_GENERIC_MRS
LW_PFB_FBPA_MC_1_GENERIC_MRS1
LW_PFB_FBPA_MC_1_GENERIC_MRS14
LW_PFB_FBPA_MC_1_GENERIC_MRS15
LW_PFB_FBPA_MC_1_GENERIC_MRS2
LW_PFB_FBPA_MC_1_GENERIC_MRS3
LW_PFB_FBPA_MC_1_GENERIC_MRS4
LW_PFB_FBPA_MC_1_GENERIC_MRS5
LW_PFB_FBPA_MC_1_GENERIC_MRS6
LW_PFB_FBPA_MC_1_GENERIC_MRS7
LW_PFB_FBPA_MC_1_GENERIC_MRS8
LW_PFB_FBPA_MC_1_GENERIC_MRS9
LW_PFB_FBPA_MC_1_GENERIC_MRS_EXT
LW_PFB_FBPA_MC_1_PAD
LW_PFB_FBPA_MC_1_PRI_FBPA_CG
LW_PFB_FBPA_MC_1_TIMING3
LW_PFB_FBPA_MC_2_DIR_ARB_CFG0
LW_PFB_FBPA_MC_2_DIR_ARB_CFG1
LW_PFB_FBPA_MC_2_FBIO_CML_CLK
LW_PFB_FBPA_MC_2_FBIO_CML_WCK
LW_PFB_FBPA_MC_2_GENERIC_EMRS
LW_PFB_FBPA_MC_2_GENERIC_EMRS2_EXT
LW_PFB_FBPA_MC_2_GENERIC_EMRS_EXT
LW_PFB_FBPA_MC_2_GENERIC_MRS
LW_PFB_FBPA_MC_2_GENERIC_MRS1
LW_PFB_FBPA_MC_2_GENERIC_MRS14
LW_PFB_FBPA_MC_2_GENERIC_MRS15
LW_PFB_FBPA_MC_2_GENERIC_MRS2
LW_PFB_FBPA_MC_2_GENERIC_MRS3
LW_PFB_FBPA_MC_2_GENERIC_MRS4
LW_PFB_FBPA_MC_2_GENERIC_MRS5
LW_PFB_FBPA_MC_2_GENERIC_MRS6
LW_PFB_FBPA_MC_2_GENERIC_MRS7
LW_PFB_FBPA_MC_2_GENERIC_MRS8
LW_PFB_FBPA_MC_2_GENERIC_MRS9
LW_PFB_FBPA_MC_2_GENERIC_MRS_EXT
LW_PFB_FBPA_MC_2_PAD
LW_PFB_FBPA_MC_2_PRI_FBPA_CG
LW_PFB_FBPA_MC_2_TIMING3
LW_PFB_FBPA_TIMING3
LW_PGRAPH_PRI_BE0_ZROP_DEBUG3
LW_PGRAPH_PRI_BES_ZROP_DEBUG3
LW_PGRAPH_PRI_DS_ZBC_TBL_INDEX
LW_PGRAPH_PRI_DS_ZBC_TBL_RD_RETVAL
LW_PGRAPH_PRI_GPC0_PPC0_CBM_CONFIG
LW_PGRAPH_PRI_GPC0_PPC0_CBM_CONFIG2
LW_PGRAPH_PRI_GPC0_PPCS_CBM_CONFIG
LW_PGRAPH_PRI_GPC0_PPCS_CBM_CONFIG2
LW_PGRAPH_PRI_GPCS_PPC0_CBM_CONFIG
LW_PGRAPH_PRI_GPCS_PPC0_CBM_CONFIG2
LW_PGRAPH_PRI_GPCS_PPCS_CBM_CONFIG
LW_PGRAPH_PRI_GPCS_PPCS_CBM_CONFIG2
LW_PGRAPH_PRI_GPC0_PPC0_WWDX_SM_NUM_RCP
LW_PGRAPH_PRI_GPC0_PPCS_WWDX_SM_NUM_RCP
LW_PGRAPH_PRI_GPCS_PPC0_WWDX_SM_NUM_RCP
LW_PGRAPH_PRI_GPCS_PPCS_WWDX_SM_NUM_RCP
LW_PGRAPH_PRI_GPC0_ZLWLL_CTX_DEBUG
LW_PGRAPH_PRI_GPCS_ZLWLL_CTX_DEBUG
LW_PLTCG_LTC0_LTS0_TSTG_SET_MGMT_1
LW_PLTCG_LTC0_LTS0_TSTG_SRV_MISSREQ_CTRL_0
LW_PLTCG_LTC0_LTS1_TSTG_SET_MGMT_1
LW_PLTCG_LTC0_LTS1_TSTG_SRV_MISSREQ_CTRL_0
LW_PLTCG_LTC0_LTSS_TSTG_SET_MGMT_1
LW_PLTCG_LTC0_LTSS_TSTG_SRV_MISSREQ_CTRL_0
LW_PLTCG_LTCS_LTS0_TSTG_SET_MGMT_1
LW_PLTCG_LTCS_LTS0_TSTG_SRV_MISSREQ_CTRL_0
LW_PLTCG_LTCS_LTS1_TSTG_SET_MGMT_1
LW_PLTCG_LTCS_LTS1_TSTG_SRV_MISSREQ_CTRL_0
LW_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_1
LW_PLTCG_LTCS_LTSS_TSTG_SRV_MISSREQ_CTRL_0
LW_PMGR_DEBUG_SEL_3
LW_PMGR_DRIO_A
LW_PMGR_DRIO_B
LW_PMGR_DRIO_C
LW_PMGR_DRIO_PADCTL
LW_PMGR_DRIO_PADCTL_B
LW_PMGR_DR_FREQ
LW_PMGR_LDT_BIAS_CTRL
LW_PMGR_GPIO_8_OUTPUT_CNTL
LW_PMGR_GPIO_11_OUTPUT_CNTL
LW_PMGR_GPIO_12_OUTPUT_CNTL
LW_PMGR_GPIO_13_OUTPUT_CNTL
LW_PMGR_GPIO_16_OUTPUT_CNTL
LW_PMGR_GPIO_1_OUTPUT_CNTL
LW_PMGR_GPIO_5_OUTPUT_CNTL
LW_PMGR_GPIO_6_OUTPUT_CNTL
LW_PMGR_GPIO_9_OUTPUT_CNTL
LW_PMGR_INTR_EN_1
LW_PMGR_PWM1
LW_PMSVLD_SCP_RNDCTL0
LW_PMSVLD_SCP_RNDCTL1
LW_PMSVLD_SCP_RNDCTL11
LW_PMSVLD_SCP_RNDCTL2
LW_PVTRIM_SYS_SPPLL0_CFG2
LW_PVTRIM_SYS_SPPLL1_CFG2
LW_XVE_BLKPG
LW_XVE_DEV_CTRL
LW_XVE1_DEV_CTRL
