<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegisterClassInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RegisterClassInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RegisterClassInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- RegisterClassInfo.cpp - Dynamic Register Class Info ----------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file implements the RegisterClassInfo class which provides dynamic</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// information about target register classes. Callee-saved vs. caller-saved and</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// reserved registers depend on calling conventions and other dynamic</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// information, so some things cannot be determined statically.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="RegisterClassInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">   38</a></span><a class="code hl_variable" href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">StressRA</a>(<span class="stringliteral">&quot;stress-regalloc&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0), <a class="code hl_struct" href="structllvm_1_1cl_1_1value__desc.html">cl::value_desc</a>(<span class="stringliteral">&quot;N&quot;</span>),</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>         <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Limit all regclasses to N registers&quot;</span>));</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">RegisterClassInfo::RegisterClassInfo</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">   43</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">RegisterClassInfo::runOnMachineFunction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="keywordtype">bool</span> Update = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  MF = &amp;mf;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="comment">// Allocate new array the first time we see a new target.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keywordflow">if</span> (MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>() != TRI) {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    TRI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    RegClass.reset(<span class="keyword">new</span> RCInfo[TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>()]);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    Update = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  }</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="comment">// Does this MF have different CSRs?</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI &amp;&amp; <span class="stringliteral">&quot;no register info set&quot;</span>);</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="comment">// Get the callee saved registers.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *CSR = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>();</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="keywordflow">if</span> (Update || CSR != CalleeSavedRegs) {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// Build a CSRAlias map. Every CSR alias saves the last</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// overlapping CSR.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    CalleeSavedAliases.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), 0);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CSR; *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        CalleeSavedAliases[*AI] = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    Update = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  }</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  CalleeSavedRegs = CSR;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="comment">// Different reserved registers?</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;RR = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">getReservedRegs</a>();</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="keywordflow">if</span> (Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>() != RR.<a class="code hl_function" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>() || RR != Reserved) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    Update = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    Reserved = RR;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  }</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="comment">// Invalidate cached information from previous function.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">if</span> (Update) {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordtype">unsigned</span> NumPSets = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a>();</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    PSetLimits.reset(<span class="keyword">new</span> <span class="keywordtype">unsigned</span>[NumPSets]);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    std::fill(&amp;PSetLimits[0], &amp;PSetLimits[NumPSets], 0);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    ++Tag;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>}</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/// compute - Compute the preferred allocation order for RC with reserved</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/// registers filtered out. Volatile registers come first followed by CSR</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/// aliases ordered according to the CSR order specified by the target.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1DivergenceAnalysis.html#a7582831dd0eedbd4a83b3a509b12c8c8">RegisterClassInfo::compute</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;no register class given&quot;</span>);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  RCInfo &amp;RCI = RegClass[RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()];</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keyword">auto</span> &amp;STI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Raw register count, including all reserved regs.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">unsigned</span> NumRegs = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>();</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordflow">if</span> (!RCI.Order)</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    RCI.Order.reset(<span class="keyword">new</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>[NumRegs]);</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">unsigned</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = 0;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 16&gt;</a> CSRAlias;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">unsigned</span> MinCost = 0xff;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordtype">unsigned</span> LastCost = ~0u;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="keywordtype">unsigned</span> LastCostChange = 0;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// FIXME: Once targets reserve registers instead of removing them from the</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// allocation order, we can simply use begin/end here.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> RawOrder = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#afbf6359290d600a6fbc13f6370dc45ba">getRawAllocationOrder</a>(*MF);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != RawOrder.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keywordtype">unsigned</span> PhysReg = RawOrder[i];</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// Remove reserved registers from the allocation order.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keywordflow">if</span> (Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg))</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keywordtype">unsigned</span> Cost = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(PhysReg);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    MinCost = std::min(MinCost, Cost);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keywordflow">if</span> (CalleeSavedAliases[PhysReg] &amp;&amp;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        !STI.ignoreCSRForAllocationOrder(*MF, PhysReg))</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>      <span class="comment">// PhysReg aliases a CSR, save it for later.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      CSRAlias.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PhysReg);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      <span class="keywordflow">if</span> (Cost != LastCost)</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        LastCostChange = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      RCI.Order[<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>++] = PhysReg;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      LastCost = Cost;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    }</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  }</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  RCI.NumRegs = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> + CSRAlias.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RCI.NumRegs &lt;= NumRegs &amp;&amp; <span class="stringliteral">&quot;Allocation order larger than regclass&quot;</span>);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="comment">// CSR aliases go after the volatile registers, preserve the target&#39;s order.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = CSRAlias.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordtype">unsigned</span> PhysReg = CSRAlias[i];</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordtype">unsigned</span> Cost = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">getCostPerUse</a>(PhysReg);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="keywordflow">if</span> (Cost != LastCost)</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>      LastCostChange = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    RCI.Order[<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>++] = PhysReg;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    LastCost = Cost;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  }</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="comment">// Register allocator stress test.  Clip register class to N registers.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">StressRA</a> &amp;&amp; RCI.NumRegs &gt; <a class="code hl_variable" href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">StressRA</a>)</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    RCI.NumRegs = <a class="code hl_variable" href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">StressRA</a>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="comment">// Check if RC is a proper sub-class.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super =</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>          TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a7bfa77f06f5334b1488db754fd694959">getLargestLegalSuperClass</a>(RC, *MF))</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">if</span> (Super != RC &amp;&amp; <a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(Super) &gt; RCI.NumRegs)</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      RCI.ProperSubClass = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  RCI.MinCost = uint8_t(MinCost);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  RCI.LastCostChange = LastCostChange;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AllocationOrder(&quot;</span> &lt;&lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">getRegClassName</a>(RC) &lt;&lt; <span class="stringliteral">&quot;) = [&quot;</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != RCI.NumRegs; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>      <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(RCI.Order[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>], TRI);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; (RCI.ProperSubClass ? <span class="stringliteral">&quot; ] (sub-class)\n&quot;</span> : <span class="stringliteral">&quot; ]\n&quot;</span>);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  });</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">// RCI is now up-to-date.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  RCI.Tag = Tag;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>}</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"></span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/// This is not accurate because two overlapping register sets may have some</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/// nonoverlapping reserved registers. However, computing the allocation order</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/// for all register classes would be too expensive.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterClassInfo.html#afbb05388c505418c42219ea66ada4cc5">  169</a></span><span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#afbb05388c505418c42219ea66ada4cc5">RegisterClassInfo::computePSetLimit</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordtype">unsigned</span> NumRCUnits = 0;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> : TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a1b57440df29489b2a05e7b04bdfc7c96">regclasses</a>()) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> *PSetID = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a6e59dd05198ee6ce7f13294bc0a69b20">getRegClassPressureSets</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordflow">for</span> (; *PSetID != -1; ++PSetID) {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)*PSetID == <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    }</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="keywordflow">if</span> (*PSetID == -1)</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// Found a register class that counts against this pressure set.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// For efficiency, only compute the set order for the largest set.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="keywordtype">unsigned</span> NUnits = TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a70892602f22700689a10d93ad3c9f28f">getRegClassWeight</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>).<a class="code hl_variable" href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">WeightLimit</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordflow">if</span> (!RC || NUnits &gt; NumRCUnits) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      RC = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      NumRCUnits = NUnits;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    }</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  }</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  compute(RC);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordtype">unsigned</span> NReserved = RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>() - <a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(RC);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordflow">return</span> TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">getRegPressureSetLimit</a>(*MF, <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) -</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>         TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a70892602f22700689a10d93ad3c9f28f">getRegClassWeight</a>(RC).<a class="code hl_variable" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a> * NReserved;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>}</div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aRegisterClassInfo_8cpp_html_ab737e465f8eec4eb29da3610440ce67b"><div class="ttname"><a href="RegisterClassInfo_8cpp.html#ab737e465f8eec4eb29da3610440ce67b">StressRA</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; StressRA(&quot;stress-regalloc&quot;, cl::Hidden, cl::init(0), cl::value_desc(&quot;N&quot;), cl::desc(&quot;Limit all regclasses to N registers&quot;))</div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_abf86e1383aec181a5a2d9967eb8070fd"><div class="ttname"><a href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of bits in this bitvector.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00169">BitVector.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1DivergenceAnalysis_html_a7582831dd0eedbd4a83b3a509b12c8c8"><div class="ttname"><a href="classllvm_1_1DivergenceAnalysis.html#a7582831dd0eedbd4a83b3a509b12c8c8">llvm::DivergenceAnalysis::compute</a></div><div class="ttdeci">void compute()</div><div class="ttdoc">Propagate divergence to all instructions in the region.</div><div class="ttdef"><b>Definition:</b> <a href="DivergenceAnalysis_8cpp_source.html#l00363">DivergenceAnalysis.cpp:363</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00376">MCRegisterInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5a78e01b4db3aacb72ddc22debed3269"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const</div><div class="ttdoc">getReservedRegs - Returns a reference to the frozen set of reserved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00874">MachineRegisterInfo.h:874</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_a564b41bec163c7661e29ee3a0773ca6a"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">llvm::RegisterClassInfo::getNumAllocatableRegs</a></div><div class="ttdeci">unsigned getNumAllocatableRegs(const TargetRegisterClass *RC) const</div><div class="ttdoc">getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current fun...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00089">RegisterClassInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdoc">runOnFunction - Prepare to answer questions about MF.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00043">RegisterClassInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_aca57db822114896c26a7d8710ca23d96"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">llvm::RegisterClassInfo::RegisterClassInfo</a></div><div class="ttdeci">RegisterClassInfo()</div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_afbb05388c505418c42219ea66ada4cc5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#afbb05388c505418c42219ea66ada4cc5">llvm::RegisterClassInfo::computePSetLimit</a></div><div class="ttdeci">unsigned computePSetLimit(unsigned Idx) const</div><div class="ttdoc">This is not accurate because two overlapping register sets may have some nonoverlapping reserved regi...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00169">RegisterClassInfo.cpp:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a140a96e49ab5e53e99c3233291d98eb4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers in this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00075">TargetRegisterInfo.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_afbf6359290d600a6fbc13f6370dc45ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afbf6359290d600a6fbc13f6370dc45ba">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns the preferred order for allocating registers from this register class in MF.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00187">TargetRegisterInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a0f68bd50142729a84434a02436bb7b46"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets</a></div><div class="ttdeci">virtual unsigned getNumRegPressureSets() const =0</div><div class="ttdoc">Get the number of dimensions of register pressure.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a1b57440df29489b2a05e7b04bdfc7c96"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1b57440df29489b2a05e7b04bdfc7c96">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00690">TargetRegisterInfo.h:690</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a4c0decb9e6541782856afe10031ec764"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4c0decb9e6541782856afe10031ec764">llvm::TargetRegisterInfo::getCostPerUse</a></div><div class="ttdeci">unsigned getCostPerUse(unsigned RegNo) const</div><div class="ttdoc">Return the additional cost of using this register instead of other registers in its class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00369">TargetRegisterInfo.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a6c675a20e6f9775ef07b661d12ff5d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00694">TargetRegisterInfo.h:694</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a6e59dd05198ee6ce7f13294bc0a69b20"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6e59dd05198ee6ce7f13294bc0a69b20">llvm::TargetRegisterInfo::getRegClassPressureSets</a></div><div class="ttdeci">virtual const int * getRegClassPressureSets(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the dimensions of register pressure impacted by this register class.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a70892602f22700689a10d93ad3c9f28f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a70892602f22700689a10d93ad3c9f28f">llvm::TargetRegisterInfo::getRegClassWeight</a></div><div class="ttdeci">virtual const RegClassWeight &amp; getRegClassWeight(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register class.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7bfa77f06f5334b1488db754fd694959"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7bfa77f06f5334b1488db754fd694959">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00742">TargetRegisterInfo.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a8ba26aeb1ab043b5907d811f14f9ccce"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">llvm::TargetRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">virtual unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const =0</div><div class="ttdoc">Get the register unit pressure limit for this dimension.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af024492cfad9653e8826fb8e226a4386"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00706">TargetRegisterInfo.h:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01331">CommandLine.h:1333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_af2558be0a37011f8cab1934429d7a64e"><div class="ttname"><a href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">llvm::printReg</a></div><div class="ttdeci">Printable printReg(unsigned Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00209">TargetRegisterInfo.h:209</a></div></div>
<div class="ttc" id="astructllvm_1_1RegClassWeight_html_a542fe2d12aa79a6c24c78437af4b5501"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">llvm::RegClassWeight::WeightLimit</a></div><div class="ttdeci">unsigned WeightLimit</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00210">TargetRegisterInfo.h:210</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00403">CommandLine.h:403</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1value__desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1value__desc.html">llvm::cl::value_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00413">CommandLine.h:413</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:30 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
