
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o testled_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui testled_impl_1.udb 
// Netlist created on Tue Nov 19 21:41:48 2019
// Netlist written on Tue Nov 19 21:42:00 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Pong ( j01, j02, j03, j04, j05, j06, j13, j14, j15, j16, j17, clk_in );
  input  j13, j14, j15, j16, j17, clk_in;
  output j01, j02, j03, j04, j05, j06;
  wire   \enable_gen/n97[22] , \enable_gen/n97[21] , \enable_gen/n27025 , 
         \enable_gen/countergmv[22] , \enable_gen/n16635 , 
         \enable_gen/countergmv[21] , pause_N_1207_c, \enable_gen/n4448 , clk, 
         \enable_gen/n97[20] , \enable_gen/n97[19] , \enable_gen/n27019 , 
         \enable_gen/countergmv[20] , \enable_gen/n16633 , 
         \enable_gen/countergmv[19] , \enable_gen/n97[18] , 
         \enable_gen/n97[17] , \enable_gen/n27016 , 
         \enable_gen/countergmv[18] , \enable_gen/n16631 , 
         \enable_gen/countergmv[17] , \enable_gen/n97[16] , 
         \enable_gen/n97[15] , \enable_gen/n26995 , 
         \enable_gen/countergmv[16] , \enable_gen/n16629 , 
         \enable_gen/countergmv[15] , \enable_gen/n97[14] , 
         \enable_gen/n97[13] , \enable_gen/n26992 , 
         \enable_gen/countergmv[14] , \enable_gen/n16627 , 
         \enable_gen/countergmv[13] , \enable_gen/n97[12] , 
         \enable_gen/n97[11] , \enable_gen/n26986 , 
         \enable_gen/countergmv[12] , \enable_gen/n16625 , 
         \enable_gen/countergmv[11] , \enable_gen/n97[10] , 
         \enable_gen/n97[9] , \enable_gen/n26983 , \enable_gen/countergmv[10] , 
         \enable_gen/n16623 , \enable_gen/countergmv[9] , \enable_gen/n97[8] , 
         \enable_gen/n97[7] , \enable_gen/n26980 , \enable_gen/countergmv[8] , 
         \enable_gen/n16621 , \enable_gen/countergmv[7] , \enable_gen/n97[6] , 
         \enable_gen/n97[5] , \enable_gen/n26977 , \enable_gen/countergmv[6] , 
         \enable_gen/n16619 , \enable_gen/n18_adj_2283 , \enable_gen/n97[4] , 
         \enable_gen/n97[3] , \enable_gen/n26974 , \enable_gen/n19_adj_2284 , 
         \enable_gen/n16617 , \enable_gen/n20 , \enable_gen/n97[2] , 
         \enable_gen/n97[1] , \enable_gen/n26971 , \enable_gen/n21 , 
         \enable_gen/n16615 , \enable_gen/n22 , \enable_gen/n97[0] , 
         \enable_gen/n26968 , \enable_gen/n23 , \j06_pad.vcc , 
         \enable_gen/n81[18] , \enable_gen/n81[17] , \enable_gen/n27268 , 
         \enable_gen/counter[18] , \enable_gen/n16611 , 
         \enable_gen/counter[17] , \enable_gen/n4510 , \enable_gen/n81[16] , 
         \enable_gen/n81[15] , \enable_gen/n27265 , \enable_gen/counter[16] , 
         \enable_gen/n16609 , pad_buzz_en, \enable_gen/n81[14] , 
         \enable_gen/n81[13] , \enable_gen/n27262 , \enable_gen/counter[14] , 
         \enable_gen/n16607 , \enable_gen/counter[13] , \enable_gen/n81[12] , 
         \enable_gen/n81[11] , \enable_gen/n27259 , wall_buzz_en, 
         \enable_gen/n16605 , \enable_gen/counter[11] , \enable_gen/n81[10] , 
         \enable_gen/n81[9] , \enable_gen/n27256 , \enable_gen/counter[10] , 
         \enable_gen/n16603 , \enable_gen/counter[9] , \enable_gen/n81[8] , 
         \enable_gen/n81[7] , \enable_gen/n27253 , \enable_gen/counter[8] , 
         \enable_gen/n16601 , \enable_gen/counter[7] , \enable_gen/n81[6] , 
         \enable_gen/n81[5] , \enable_gen/n27250 , \enable_gen/counter[6] , 
         \enable_gen/n16599 , \enable_gen/n14 , \enable_gen/n81[4] , 
         \enable_gen/n81[3] , \enable_gen/n27244 , \enable_gen/n15 , 
         \enable_gen/n16597 , \enable_gen/n16 , \enable_gen/n81[2] , 
         \enable_gen/n81[1] , \enable_gen/n27241 , \enable_gen/n17 , 
         \enable_gen/n16595 , \enable_gen/n18 , \enable_gen/n81[0] , 
         \enable_gen/n27079 , \enable_gen/n19 , \disp_ctrl/n27034 , 
         \y_ball[1] , \p_ball_N_229[1] , \disp_ctrl/n16542 , 
         \disp_ctrl/n27076 , \y_padB[9] , \disp_ctrl/n16539 , \y_padB[8] , 
         \p_padB_N_629[8] , \p_padB_N_629[9] , \pad_col_N_1663[10] , 
         \disp_ctrl/n27523 , \p_ball_N_195[8] , \disp_ctrl/n16314 , 
         \p_ball_N_195[7] , \disp_ctrl/p_ball_s2_N_732[7] , 
         \disp_ctrl/p_ball_s2_N_732[8] , \disp_ctrl/n16316 , 
         \disp_ctrl/n27073 , \padB_h[7] , \y_padB[7] , \disp_ctrl/n16537 , 
         \padB_h[6] , \y_padB[6] , \p_padB_N_629[6] , \p_padB_N_629[7] , 
         \disp_ctrl/n27070 , \padB_h[5] , \y_padB[5] , \disp_ctrl/n16535 , 
         \padB_h[4] , \y_padB[4] , \p_padB_N_629[4] , \p_padB_N_629[5] , 
         \disp_ctrl/n27067 , \y_padB[3] , \disp_ctrl/n16533 , \y_padB[2] , 
         \p_padB_N_629[2] , \p_padB_N_629[3] , \disp_ctrl/n27514 , 
         \p_ball_N_195[2] , \disp_ctrl/n16308 , \p_ball_N_195[1] , 
         \disp_ctrl/p_ball_s2_N_732[1] , \disp_ctrl/p_ball_s2_N_732[2] , 
         \disp_ctrl/n16310 , \disp_ctrl/n27064 , \padB_h[1] , \y_padB[1] , 
         \p_padB_N_629[1] , \disp_ctrl/n27544 , \p_padA_N_440[3] , 
         \disp_ctrl/n16322 , \p_padA_N_440[2] , \disp_ctrl/p_padA_s_N_819[2] , 
         \disp_ctrl/p_padA_s_N_819[3] , \disp_ctrl/n16324 , \disp_ctrl/n27436 , 
         \disp_ctrl/n16521 , \p_padA_N_440[9] , \p_padA_s_N_781[9] , 
         \disp_ctrl/n27433 , \p_padA_N_440[8] , \disp_ctrl/n16519 , 
         \p_padA_N_440[7] , \disp_ctrl/p_padA_s_N_781[7]_2 , 
         \p_padA_s_N_781[8] , \disp_ctrl/n27430 , \p_padA_N_440[6] , 
         \disp_ctrl/n16517 , \p_padA_N_440[5] , 
         \disp_ctrl/p_padA_s_N_781[5]_2 , \disp_ctrl/p_padA_s_N_781[6]_2 , 
         \disp_ctrl/n27427 , \p_padA_N_440[4] , \disp_ctrl/n16515 , 
         \disp_ctrl/p_padA_s_N_781[3]_2 , \disp_ctrl/p_padA_s_N_781[4]_2 , 
         \disp_ctrl/n27424 , \disp_ctrl/n16513 , \p_padA_N_440[1] , 
         \disp_ctrl/p_padA_s_N_781[1]_2 , \disp_ctrl/p_padA_s_N_781[2]_2 , 
         \disp_ctrl/n27421 , \p_padA_N_440[0] , 
         \disp_ctrl/p_padA_s_N_781[0]_2 , \disp_ctrl/n27400 , 
         \disp_ctrl/n16509 , \disp_ctrl/p_padB_s_N_897[8] , 
         \disp_ctrl/p_padB_s_N_897[9] , \disp_ctrl/n27397 , \disp_ctrl/n16507 , 
         \disp_ctrl/p_padB_s_N_897[6] , \disp_ctrl/p_padB_s_N_897[7] , 
         \disp_ctrl/n27394 , \disp_ctrl/n16505 , \disp_ctrl/p_padB_s_N_897[4] , 
         \disp_ctrl/p_padB_s_N_897[5] , \disp_ctrl/n27391 , \disp_ctrl/n16503 , 
         \disp_ctrl/p_padB_s_N_897[2] , \disp_ctrl/p_padB_s_N_897[3] , 
         \disp_ctrl/n27388 , \disp_ctrl/p_padB_s_N_897[1] , \disp_ctrl/n27418 , 
         \disp_ctrl/n16500 , \disp_ctrl/p_padB_s_N_859[9] , \disp_ctrl/n27415 , 
         \disp_ctrl/n16498 , \disp_ctrl/p_padB_s_N_859[7] , 
         \disp_ctrl/p_padB_s_N_859[8] , \disp_ctrl/n27412 , \disp_ctrl/n16496 , 
         \disp_ctrl/p_padB_s_N_859[5] , \disp_ctrl/p_padB_s_N_859[6] , 
         \disp_ctrl/n27376 , \disp_ctrl/n16494 , \disp_ctrl/p_padB_s_N_859[3] , 
         \disp_ctrl/p_padB_s_N_859[4] , \disp_ctrl/n27373 , \disp_ctrl/n16492 , 
         \disp_ctrl/p_padB_s_N_859[1] , \disp_ctrl/p_padB_s_N_859[2] , 
         \disp_ctrl/n27370 , \p_padB_N_629[0] , \disp_ctrl/p_padB_s_N_859[0] , 
         \disp_ctrl/n27541 , \disp_ctrl/p_padA_s_N_819[1] , \disp_ctrl/n27508 , 
         \disp_ctrl/n16479 , \p_padB_s_N_848[9] , \p_padB_N_489[10] , 
         \disp_ctrl/n27505 , \disp_ctrl/n16477 , 
         \disp_ctrl/p_padB_s_N_848[7]_2 , \disp_ctrl/p_padB_s_N_848[8]_2 , 
         \disp_ctrl/n27502 , \disp_ctrl/n16475 , 
         \disp_ctrl/p_padB_s_N_848[5]_2 , \disp_ctrl/p_padB_s_N_848[6]_2 , 
         \disp_ctrl/n27499 , \disp_ctrl/n16473 , 
         \disp_ctrl/p_padB_s_N_848[3]_2 , \disp_ctrl/p_padB_s_N_848[4]_2 , 
         \disp_ctrl/n27496 , \disp_ctrl/n16471 , 
         \disp_ctrl/p_padB_s_N_848[1]_2 , \disp_ctrl/p_padB_s_N_848[2]_2 , 
         \disp_ctrl/n27493 , \disp_ctrl/p_padB_s_N_848[0]_2 , 
         \disp_ctrl/n27346 , \disp_ctrl/n16468 , \y_padA[9] , 
         \p_padA_s_N_770[9] , \p_padA_N_300[10] , \disp_ctrl/n27517 , 
         \p_ball_N_195[4] , \p_ball_N_195[3] , \disp_ctrl/p_ball_s2_N_732[3] , 
         \disp_ctrl/p_ball_s2_N_732[4] , \disp_ctrl/n16312 , 
         \disp_ctrl/n27529 , \disp_ctrl/n16318 , 
         \disp_ctrl/p_ball_s2_N_732[11] , \disp_ctrl/p_ball_s2_N_732[12] , 
         \disp_ctrl/n27343 , \y_padA[8] , \disp_ctrl/n16466 , \y_padA[7] , 
         \disp_ctrl/p_padA_s_N_770[7] , \disp_ctrl/p_padA_s_N_770[8] , 
         \disp_ctrl/n27340 , \y_padA[6] , \disp_ctrl/n16464 , \y_padA[5] , 
         \disp_ctrl/p_padA_s_N_770[5] , \disp_ctrl/p_padA_s_N_770[6] , 
         \disp_ctrl/n27337 , \y_padA[4] , \disp_ctrl/n16462 , \y_padA[3] , 
         \disp_ctrl/p_padA_s_N_770[3] , \disp_ctrl/p_padA_s_N_770[4] , 
         \disp_ctrl/n27526 , \p_ball_N_195[10]/sig_001/FeedThruLUT , 
         \p_ball_N_195[9] , \disp_ctrl/p_ball_s2_N_732[9] , 
         \disp_ctrl/p_ball_s2_N_732[10] , \disp_ctrl/n27334 , \y_padA[2] , 
         \disp_ctrl/n16460 , \y_padA[1] , \disp_ctrl/p_padA_s_N_770[1] , 
         \disp_ctrl/p_padA_s_N_770[2] , \disp_ctrl/n27331 , 
         \disp_ctrl/p_padA_s_N_770[0] , \disp_ctrl/n27109 , \disp_ctrl/n16457 , 
         \power_pos_x[9] , \p_powerup_N_926[9] , \p_powerup_N_926[10] , 
         \disp_ctrl/n27106 , \power_pos_x[8] , \disp_ctrl/n16455 , 
         \power_pos_x[7] , \p_powerup_N_926[7] , \p_powerup_N_926[8] , 
         \disp_ctrl/n27103 , \power_pos_x[6] , \disp_ctrl/n16453 , 
         \power_pos_x[5] , \p_powerup_N_926[5] , \p_powerup_N_926[6] , 
         \disp_ctrl/n27100 , \power_pos_x[4] , \disp_ctrl/n16451 , 
         \power_pos_x[3] , \p_powerup_N_926[3] , \p_powerup_N_926[4] , 
         \disp_ctrl/n27097 , \power_pos_x[2] , \disp_ctrl/n16449 , 
         \power_pos_x[1] , \p_powerup_N_926[1] , \p_powerup_N_926[2] , 
         \disp_ctrl/n27094 , \power_pos_x[0] , \p_powerup_N_926[0] , 
         \disp_ctrl/n27511 , \x_ball[0] , \disp_ctrl/p_ball_s2_N_732[0] , 
         \disp_ctrl/n27010 , \x_ball[7] , \disp_ctrl/n16303 , \x_ball[6] , 
         \p_ball_N_195[6] , \disp_ctrl/n16305 , \disp_ctrl/n27583 , 
         \disp_ctrl/n16342 , \p_padB_N_522[11] , \p_padB_N_522[12] , 
         \disp_ctrl/n27520 , \p_ball_N_195[5] , \disp_ctrl/p_ball_s2_N_732[5] , 
         \disp_ctrl/p_ball_s2_N_732[6] , \disp_ctrl/n27007 , \x_ball[5] , 
         \disp_ctrl/n16301 , \x_ball[4] , \disp_ctrl/n27004 , \x_ball[3] , 
         \disp_ctrl/n16299 , \x_ball[2] , \disp_ctrl/n27472 , 
         \disp_ctrl/n16437 , \y_ball[9] , \disp_ctrl/p_ball_s1_N_686[9] , 
         \disp_ctrl/n27469 , \y_ball[8] , \disp_ctrl/n16435 , \y_ball[7] , 
         \disp_ctrl/p_ball_s1_N_686[7] , \disp_ctrl/p_ball_s1_N_686[8] , 
         \disp_ctrl/n27013 , \x_ball[9] , \x_ball[8] , \p_ball_N_195[10] , 
         \disp_ctrl/n27466 , \y_ball[6] , \disp_ctrl/n16433 , \y_ball[5] , 
         \disp_ctrl/p_ball_s1_N_686[5] , \disp_ctrl/p_ball_s1_N_686[6] , 
         \disp_ctrl/n27463 , \y_ball[4] , \disp_ctrl/n16431 , \y_ball[3] , 
         \disp_ctrl/p_ball_s1_N_686[3] , \disp_ctrl/p_ball_s1_N_686[4] , 
         \disp_ctrl/n27460 , \y_ball[2] , \disp_ctrl/n16429 , 
         \disp_ctrl/p_ball_s1_N_686[1] , \disp_ctrl/p_ball_s1_N_686[2] , 
         \disp_ctrl/n27580 , \pad_col_N_1663[10]/sig_000/FeedThruLUT , 
         \disp_ctrl/n16340 , \p_padB_N_522[9] , \p_padB_N_522[10] , 
         \disp_ctrl/n27577 , \disp_ctrl/n16338 , \p_padB_N_522[7] , 
         \p_padB_N_522[8] , \disp_ctrl/n27457 , \y_ball[0] , 
         \disp_ctrl/p_ball_s1_N_686[0] , \disp_ctrl/n27454 , 
         \disp_ctrl/n16426 , \disp_ctrl/p_ball_s1_N_675[9] , 
         \disp_ctrl/n27451 , \disp_ctrl/n16424 , 
         \disp_ctrl/p_ball_s1_N_675[7] , \disp_ctrl/p_ball_s1_N_675[8] , 
         \disp_ctrl/n27448 , \disp_ctrl/n16422 , 
         \disp_ctrl/p_ball_s1_N_675[5] , \disp_ctrl/p_ball_s1_N_675[6] , 
         \disp_ctrl/n27445 , \disp_ctrl/n16420 , 
         \disp_ctrl/p_ball_s1_N_675[3] , \disp_ctrl/p_ball_s1_N_675[4] , 
         \disp_ctrl/n27574 , \disp_ctrl/n16336 , \p_padB_N_522[5] , 
         \p_padB_N_522[6] , \disp_ctrl/n27571 , \disp_ctrl/n16334 , 
         \p_padB_N_522[3] , \p_padB_N_522[4] , \disp_ctrl/n27442 , 
         \disp_ctrl/n16418 , \x_ball[1] , \disp_ctrl/p_ball_s1_N_675[1] , 
         \disp_ctrl/p_ball_s1_N_675[2] , \disp_ctrl/n27439 , 
         \disp_ctrl/p_ball_s1_N_675[0] , \disp_ctrl/n27568 , 
         \disp_ctrl/n16332 , \p_padB_N_522[1] , \p_padB_N_522[2] , 
         \disp_ctrl/n27565 , \p_padB_N_522[0] , \disp_ctrl/n27061 , 
         \disp_ctrl/n16415 , \pad_col_N_1735[10] , \disp_ctrl/n27058 , 
         \padA_h[7] , \disp_ctrl/n16413 , \padA_h[6] , \disp_ctrl/n27553 , 
         \disp_ctrl/n16328 , \disp_ctrl/p_padA_s_N_819[8] , 
         \disp_ctrl/p_padA_s_N_819[9] , \disp_ctrl/n27550 , \disp_ctrl/n16326 , 
         \disp_ctrl/p_padA_s_N_819[6] , \disp_ctrl/p_padA_s_N_819[7] , 
         \disp_ctrl/n27055 , \padA_h[5] , \disp_ctrl/n16411 , \padA_h[4] , 
         \disp_ctrl/n27052 , \disp_ctrl/n16409 , \disp_ctrl/n27049 , 
         \padA_h[1] , \disp_ctrl/n27367 , \disp_ctrl/n16405 , 
         \p_padA_N_333[11] , \p_padA_N_333[12] , \disp_ctrl/n27364 , 
         \pad_col_N_1735[10]/sig_002/FeedThruLUT , \disp_ctrl/n16403 , 
         \p_padA_N_333[9] , \p_padA_N_333[10] , \disp_ctrl/n27361 , 
         \disp_ctrl/n16401 , \p_padA_N_333[7] , \p_padA_N_333[8] , 
         \disp_ctrl/n27358 , \disp_ctrl/n16399 , \p_padA_N_333[5] , 
         \p_padA_N_333[6] , \disp_ctrl/n27355 , \disp_ctrl/n16397 , 
         \p_padA_N_333[3] , \p_padA_N_333[4] , \disp_ctrl/n27352 , 
         \disp_ctrl/n16395 , \p_padA_N_333[1] , \p_padA_N_333[2] , 
         \disp_ctrl/n27562 , \disp_ctrl/n16570 , \disp_ctrl/p_padA_s_N_830[9] , 
         \disp_ctrl/n27349 , \p_padA_N_333[0] , \disp_ctrl/n27559 , 
         \disp_ctrl/n16568 , \disp_ctrl/p_padA_s_N_830[7] , 
         \disp_ctrl/p_padA_s_N_830[8] , \disp_ctrl/n27556 , \disp_ctrl/n16566 , 
         \disp_ctrl/p_padA_s_N_830[5] , \disp_ctrl/p_padA_s_N_830[6] , 
         \disp_ctrl/n27538 , \disp_ctrl/n16564 , \disp_ctrl/p_padA_s_N_830[3] , 
         \disp_ctrl/p_padA_s_N_830[4] , \disp_ctrl/n27535 , \disp_ctrl/n16562 , 
         \disp_ctrl/p_padA_s_N_830[1] , \disp_ctrl/p_padA_s_N_830[2] , 
         \disp_ctrl/n27532 , \disp_ctrl/p_padA_s_N_830[0] , \disp_ctrl/n27490 , 
         \p_ball_N_229[10]/sig_003/FeedThruLUT , \disp_ctrl/n16392 , 
         \p_ball_N_229[9] , \p_ball_s1_N_697[9] , 
         \disp_ctrl/p_ball_s1_N_697[10] , \disp_ctrl/p_ball_s1_N_697[11] , 
         \disp_ctrl/n27409 , \disp_ctrl/n16559 , \disp_ctrl/p_padB_s_N_908[9] , 
         \disp_ctrl/n27487 , \p_ball_N_229[8] , \disp_ctrl/n16390 , 
         \p_ball_N_229[7] , \p_ball_s1_N_697[7] , \p_ball_s1_N_697[8] , 
         \disp_ctrl/n27406 , \disp_ctrl/n16557 , \disp_ctrl/p_padB_s_N_908[7] , 
         \disp_ctrl/p_padB_s_N_908[8] , \disp_ctrl/n27484 , \p_ball_N_229[6] , 
         \disp_ctrl/n16388 , \p_ball_N_229[5] , \p_ball_s1_N_697[5] , 
         \p_ball_s1_N_697[6] , \disp_ctrl/n27403 , \disp_ctrl/n16555 , 
         \disp_ctrl/p_padB_s_N_908[5] , \disp_ctrl/p_padB_s_N_908[6] , 
         \disp_ctrl/n27385 , \disp_ctrl/n16553 , \disp_ctrl/p_padB_s_N_908[3] , 
         \disp_ctrl/p_padB_s_N_908[4] , \disp_ctrl/n27481 , \p_ball_N_229[4] , 
         \disp_ctrl/n16386 , \p_ball_N_229[3] , \p_ball_s1_N_697[3] , 
         \p_ball_s1_N_697[4] , \disp_ctrl/n27382 , \disp_ctrl/n16551 , 
         \disp_ctrl/p_padB_s_N_908[1] , \disp_ctrl/p_padB_s_N_908[2] , 
         \disp_ctrl/n27001 , \disp_ctrl/n27547 , \disp_ctrl/p_padA_s_N_819[4] , 
         \disp_ctrl/p_padA_s_N_819[5] , \disp_ctrl/n27478 , \p_ball_N_229[2] , 
         \disp_ctrl/n16384 , \p_ball_s1_N_697[1] , \p_ball_s1_N_697[2] , 
         \disp_ctrl/n27475 , \p_ball_s1_N_697[0] , \disp_ctrl/n27379 , 
         \disp_ctrl/p_padB_s_N_908[0] , \disp_ctrl/n27046 , \disp_ctrl/n16548 , 
         \p_ball_N_229[10] , \disp_ctrl/n27043 , \disp_ctrl/n16546 , 
         \disp_ctrl/n27040 , \disp_ctrl/n16544 , \disp_ctrl/n27037 , 
         \col_ctrl/n27124 , \col_ctrl/n16530 , \power_en_N_1848[8] , 
         \power_en_N_1848[9] , \power_en_N_1848[10] , \col_ctrl/n27121 , 
         \col_ctrl/n1083[7] , \col_ctrl/n16528 , \col_ctrl/n1083[6] , 
         \power_en_N_1848[6] , \power_en_N_1848[7] , \col_ctrl/n27118 , 
         \col_ctrl/n1083[5] , \col_ctrl/n16526 , \col_ctrl/n1083[4] , 
         \power_en_N_1848[4] , \power_en_N_1848[5] , \col_ctrl/n27115 , 
         \col_ctrl/n16524 , \power_en_N_1848[2] , \power_en_N_1848[3] , 
         \col_ctrl/n27112 , \col_ctrl/n1083[1] , \power_en_N_1848[1] , 
         \col_ctrl/n52[8] , \col_ctrl/n52[7] , \col_ctrl/n27235 , 
         \col_ctrl/n608 , \col_ctrl/n16488 , \col_ctrl/n4365 , n4439, 
         \col_ctrl/n27232 , \col_ctrl/n16486 , \col_ctrl/n52[5] , 
         \col_ctrl/n52[6] , \col_ctrl/n52[3] , \col_ctrl/n27223 , 
         \col_ctrl/n16484 , \col_ctrl/n52[4] , \col_ctrl/n52[1] , 
         \col_ctrl/n27031 , \col_ctrl/n16482 , \col_ctrl/n52[2] , 
         \col_ctrl/n27028 , \col_ctrl/n52[0] , \col_ctrl/n62_adj_2144[10] , 
         \col_ctrl/n27154 , \col_ctrl/n16698 , \col_ctrl/n1249 , n4368, 
         \col_ctrl/n10211 , \col_ctrl/n62_adj_2144[8] , \col_ctrl/n27151 , 
         \col_ctrl/n16696 , \col_ctrl/n62_adj_2144[9] , 
         \col_ctrl/n62_adj_2144[6] , \col_ctrl/n27148 , \col_ctrl/n16694 , 
         \col_ctrl/n62_adj_2144[7] , \col_ctrl/n62_adj_2144[5] , 
         \col_ctrl/n62_adj_2144[4] , \col_ctrl/n27145 , \col_ctrl/n16692 , 
         \col_ctrl/n62_adj_2144[3] , \col_ctrl/n62_adj_2144[2] , 
         \col_ctrl/n27091 , \col_ctrl/n16690 , \col_ctrl/n62_adj_2144[1] , 
         \col_ctrl/n27088 , \col_ctrl/power_dir , \col_ctrl/n62_adj_2146[10] , 
         \col_ctrl/n27226 , \col_ctrl/n16687 , \col_ctrl/n657 , 
         \col_ctrl/n4371 , \col_ctrl/n4563 , \col_ctrl/n62_adj_2146[9] , 
         \col_ctrl/n27220 , \col_ctrl/n16685 , \col_ctrl/n62_adj_2146[8] , 
         \col_ctrl/n62[10] , \col_ctrl/n27229 , \col_ctrl/n16354 , 
         \col_ctrl/n563 , game_en, \col_ctrl/n4441 , 
         \col_ctrl/n62_adj_2146[6] , \col_ctrl/n27205 , \col_ctrl/n16683 , 
         \col_ctrl/n62_adj_2146[7] , \col_ctrl/n62_adj_2146[5] , 
         \col_ctrl/n27202 , \col_ctrl/n16681 , \col_ctrl/n62_adj_2146[4] , 
         \col_ctrl/n62_adj_2146[3] , \col_ctrl/n62_adj_2146[2] , 
         \col_ctrl/n27193 , \col_ctrl/n16679 , \col_ctrl/n1207 , 
         \col_ctrl/n62[9] , \col_ctrl/n62[8] , \col_ctrl/n27217 , 
         \col_ctrl/n16352 , \col_ctrl/n62_adj_2146[1] , \col_ctrl/n27190 , 
         \col_ctrl/n1208 , \col_ctrl/n62[7] , \col_ctrl/n62[6] , 
         \col_ctrl/n27214 , \col_ctrl/n16350 , \col_ctrl/n62_adj_2145[10] , 
         \col_ctrl/n27187 , \col_ctrl/n16676 , \col_ctrl/n632 , 
         \col_ctrl/n4370 , \col_ctrl/n4569 , \col_ctrl/n62_adj_2145[9] , 
         \col_ctrl/n27184 , \col_ctrl/n16674 , \col_ctrl/n62_adj_2145[8] , 
         \col_ctrl/n62[5] , \col_ctrl/n62[4] , \col_ctrl/n27211 , 
         \col_ctrl/n16348 , \col_ctrl/n62_adj_2145[6] , \col_ctrl/n27181 , 
         \col_ctrl/n16672 , \col_ctrl/n62_adj_2145[7] , 
         \col_ctrl/n62_adj_2145[5] , \col_ctrl/n27178 , \col_ctrl/n16670 , 
         \col_ctrl/n62_adj_2145[4] , \col_ctrl/n62_adj_2145[3] , 
         \col_ctrl/n62_adj_2145[2] , \col_ctrl/n27160 , \col_ctrl/n16668 , 
         \col_ctrl/n1228 , \col_ctrl/n62[3] , \col_ctrl/n62[2] , 
         \col_ctrl/n27208 , \col_ctrl/n16346 , \col_ctrl/n1371[1] , 
         \col_ctrl/n62_adj_2145[1] , \col_ctrl/n27157 , \col_ctrl/n1229 , 
         \col_ctrl/n62[1] , \col_ctrl/n26998 , \col_ctrl/n1371[0] , 
         \col_ctrl/n65[14] , \col_ctrl/n65[13] , \col_ctrl/n27607 , 
         \col_ctrl/powercount[14] , \col_ctrl/n16664 , 
         \col_ctrl/powercount[13] , n4464, \col_ctrl/n65[12] , 
         \col_ctrl/n65[11] , \col_ctrl/n27601 , \col_ctrl/powercount[12] , 
         \col_ctrl/n16662 , \col_ctrl/powercount[11] , \col_ctrl/n65[10] , 
         \col_ctrl/n65[9] , \col_ctrl/n27598 , \col_ctrl/powercount[10] , 
         \col_ctrl/n16660 , \col_ctrl/powercount[9] , \col_ctrl/n65[8] , 
         \col_ctrl/n65[7] , \col_ctrl/n27595 , \col_ctrl/powercount[8] , 
         \col_ctrl/n16658 , \col_ctrl/powercount[7] , \col_ctrl/n65[6] , 
         \col_ctrl/n65[5] , \col_ctrl/n27592 , \col_ctrl/powercount[6] , 
         \col_ctrl/n16656 , \col_ctrl/powercount[5] , \col_ctrl/n27139 , 
         \col_ctrl/n16446 , \power_en_N_1887[8] , \power_en_N_1887[9] , 
         \power_en_N_1887[10] , \col_ctrl/n65[4] , \col_ctrl/n65[3] , 
         \col_ctrl/n27589 , \col_ctrl/powercount[4] , \col_ctrl/n16654 , 
         \col_ctrl/n12_adj_2114 , \col_ctrl/n27136 , \col_ctrl/n860[7] , 
         \col_ctrl/n16444 , \col_ctrl/n860[6] , \power_en_N_1887[6] , 
         \power_en_N_1887[7] , \col_ctrl/n65[2] , \col_ctrl/n65[1] , 
         \col_ctrl/n27586 , \col_ctrl/n13_adj_2111 , \col_ctrl/n16652 , 
         \col_ctrl/n14_adj_2113 , \col_ctrl/n27133 , \col_ctrl/n860[5] , 
         \col_ctrl/n16442 , \col_ctrl/n860[4] , \power_en_N_1887[4] , 
         \power_en_N_1887[5] , \col_ctrl/n27130 , \col_ctrl/n16440 , 
         \power_en_N_1887[2] , \power_en_N_1887[3] , \col_ctrl/n27127 , 
         \col_ctrl/n860[1] , \power_en_N_1887[1] , \col_ctrl/n65[0] , 
         \col_ctrl/n27022 , \col_ctrl/n15_adj_2063 , \col_ctrl/n53[11] , 
         \col_ctrl/n27604 , \col_ctrl/n16649 , \col_ctrl/poweroffcount[11] , 
         \col_ctrl/n4386 , \col_ctrl/n4480 , \col_ctrl/n53[10] , 
         \col_ctrl/n53[9] , \col_ctrl/n27289 , \col_ctrl/poweroffcount[10] , 
         \col_ctrl/n16647 , \col_ctrl/poweroffcount[9] , \col_ctrl/n53[8] , 
         \col_ctrl/n53[7] , \col_ctrl/n27175 , \col_ctrl/poweroffcount[8] , 
         \col_ctrl/n16645 , \col_ctrl/poweroffcount[7] , \col_ctrl/n53[6] , 
         \col_ctrl/n53[5] , \col_ctrl/n27172 , \col_ctrl/poweroffcount[6] , 
         \col_ctrl/n16643 , \col_ctrl/poweroffcount[5] , \col_ctrl/n53[4] , 
         \col_ctrl/n53[3] , \col_ctrl/n27169 , \col_ctrl/poweroffcount[4] , 
         \col_ctrl/n16641 , \col_ctrl/poweroffcount[3] , \col_ctrl/n53[2] , 
         \col_ctrl/n53[1] , \col_ctrl/n27166 , \col_ctrl/n10_adj_2100 , 
         \col_ctrl/n16639 , \col_ctrl/n11_adj_2101 , \col_ctrl/n53[0] , 
         \col_ctrl/n27163 , \col_ctrl/n12 , \rst_gen_inst/n137[22] , 
         \rst_gen_inst/n137[21] , \rst_gen_inst/n27322 , 
         \rst_gen_inst/rst_cnt[22]_2 , \rst_gen_inst/n16377 , \rst_cnt[21] , 
         n1933, rst_cnt_25__N_58, \rst_gen_inst/n16379 , 
         \rst_gen_inst/n137[20] , \rst_gen_inst/n137[19] , 
         \rst_gen_inst/n27319 , \rst_cnt[20] , \rst_gen_inst/n16375 , 
         \rst_gen_inst/rst_cnt[19]_2 , \rst_gen_inst/n137[18] , 
         \rst_gen_inst/n137[17] , \rst_gen_inst/n27316 , 
         \rst_gen_inst/rst_cnt[18]_2 , \rst_gen_inst/n16373 , 
         \rst_gen_inst/rst_cnt[17]_2 , \rst_gen_inst/n137[16] , 
         \rst_gen_inst/n137[15] , \rst_gen_inst/n27313 , 
         \rst_gen_inst/rst_cnt[16]_2 , \rst_gen_inst/n16371 , 
         \rst_gen_inst/rst_cnt[15]_2 , \rst_gen_inst/n137[14] , 
         \rst_gen_inst/n137[13] , \rst_gen_inst/n27310 , 
         \rst_gen_inst/rst_cnt[14]_2 , \rst_gen_inst/n16369 , \rst_cnt[13] , 
         \rst_gen_inst/n137[12] , \rst_gen_inst/n137[11] , 
         \rst_gen_inst/n27307 , \rst_cnt[12] , \rst_gen_inst/n16367 , 
         \rst_gen_inst/rst_cnt[11]_2 , \rst_gen_inst/n137[10] , 
         \rst_gen_inst/n137[9] , \rst_gen_inst/n27304 , 
         \rst_gen_inst/rst_cnt[10]_2 , \rst_gen_inst/n16365 , 
         \rst_gen_inst/rst_cnt[9]_2 , \rst_gen_inst/n137[8] , 
         \rst_gen_inst/n137[7] , \rst_gen_inst/n27301 , 
         \rst_gen_inst/rst_cnt[8]_2 , \rst_gen_inst/n16363 , 
         \rst_gen_inst/rst_cnt[7]_2 , \rst_gen_inst/n137[6] , 
         \rst_gen_inst/n137[5] , \rst_gen_inst/n27298 , 
         \rst_gen_inst/rst_cnt[6]_2 , \rst_gen_inst/n16361 , \rst_cnt[5] , 
         \rst_gen_inst/n137[4] , \rst_gen_inst/n137[3] , \rst_gen_inst/n27295 , 
         \rst_cnt[4] , \rst_gen_inst/n16359 , \rst_gen_inst/rst_cnt[3]_2 , 
         \rst_gen_inst/n137[2] , \rst_gen_inst/n137[1] , \rst_gen_inst/n27292 , 
         \rst_gen_inst/rst_cnt[2]_2 , \rst_gen_inst/n16357 , \rst_cnt[1] , 
         \rst_gen_inst/n137[0] , \rst_gen_inst/n27142 , lock, \rst_cnt[0] , 
         \rst_gen_inst/n137[25] , \rst_gen_inst/n27328 , \rst_gen_inst/n16381 , 
         \rst_cnt[25] , \rst_gen_inst/n137[24] , \rst_gen_inst/n137[23] , 
         \rst_gen_inst/n27325 , \rst_cnt[24] , \rst_gen_inst/rst_cnt[23]_2 , 
         \vga_ctrl/n45[9] , \vga_ctrl/n27247 , \vga_ctrl/n16592 , \ypix[9] , 
         \vga_ctrl/n4394 , \vga_ctrl/n4530 , \vga_ctrl/n45[8] , 
         \vga_ctrl/n45[7] , \vga_ctrl/n27238 , \ypix[8] , \vga_ctrl/n16590 , 
         \ypix[7] , \vga_ctrl/n45[6] , \vga_ctrl/n45[5] , \vga_ctrl/n27199 , 
         \ypix[6] , \vga_ctrl/n16588 , \ypix[5] , \vga_ctrl/n45[4] , 
         \vga_ctrl/n45[3] , \vga_ctrl/n27196 , \ypix[4] , \vga_ctrl/n16586 , 
         \ypix[3] , \vga_ctrl/n45[2] , \vga_ctrl/n45[1] , \vga_ctrl/n27085 , 
         \ypix[2] , \vga_ctrl/n16584 , \ypix[1] , \vga_ctrl/n45[0] , 
         \vga_ctrl/n27082 , \ypix[0] , \vga_ctrl/n45_adj_2059[9] , 
         \vga_ctrl/n27286 , \vga_ctrl/n16581 , \xpix[9] , \vga_ctrl/n4476 , 
         \vga_ctrl/n45_adj_2059[8] , \vga_ctrl/n45_adj_2059[7] , 
         \vga_ctrl/n27283 , \xpix[8] , \vga_ctrl/n16579 , \xpix[7] , 
         \vga_ctrl/n45_adj_2059[6] , \vga_ctrl/n45_adj_2059[5] , 
         \vga_ctrl/n27280 , \xpix[6] , \vga_ctrl/n16577 , \xpix[5] , 
         \vga_ctrl/n45_adj_2059[4] , \vga_ctrl/n45_adj_2059[3] , 
         \vga_ctrl/n27277 , \xpix[4] , \vga_ctrl/n16575 , \xpix[3] , 
         \vga_ctrl/n45_adj_2059[2] , \vga_ctrl/n45_adj_2059[1] , 
         \vga_ctrl/n27274 , \xpix[2] , \vga_ctrl/n16573 , \xpix[1] , 
         \vga_ctrl/n45_adj_2059[0] , \vga_ctrl/n27271 , \xpix[0] , 
         gmv_flash_N_1235, n4445, gmv_flash, \col_ctrl/n19694 , 
         \col_ctrl/n19782 , \power_type[1] , \col_ctrl/power_spawn , 
         \power_type[0] , \col_ctrl/n4390 , n1961, \col_ctrl/n17[1] , 
         \col_ctrl/n17[0] , \col_ctrl/wall_col_N_1546 , \col_ctrl/scrB[0] , 
         \col_ctrl/scrB[1] , \col_ctrl/n751 , \col_ctrl/n4588 , 
         \col_ctrl/n643[1] , \col_ctrl/n643[3] , n593, \col_ctrl/n621 , 
         \col_ctrl/n4438 , \col_ctrl/n25[1] , \col_ctrl/n25[0] , 
         \col_ctrl/pad_col , \col_ctrl/buzzcount[1] , \col_ctrl/wall_col , 
         \col_ctrl/buzzcount[0] , \col_ctrl/n4383 , \col_ctrl/n4498 , 
         \col_ctrl/n17_adj_2147[1] , \col_ctrl/n18134 , \scrA[1] , \scrA[0] , 
         \col_ctrl/n18123 , \col_ctrl/n6_adj_2131 , \col_ctrl/n4279 , 
         \col_ctrl/n4038 , \col_ctrl/n749 , \col_ctrl/n4587 , 
         \col_ctrl/n643[5] , \col_ctrl/n643[6] , \col_ctrl/n25[3] , 
         \col_ctrl/n25[2] , \col_ctrl/buzzcount[3] , \col_ctrl/buzzcount[2] , 
         \col_ctrl/n16218 , \col_ctrl/n25[4] , \col_ctrl/buzzcount[4] , 
         \col_ctrl/n17_adj_2147[2] , \scrA[2] , \col_ctrl/n1071[3] , 
         \col_ctrl/n1071[6] , \col_ctrl/n1070 , n10224, \col_ctrl/n1105[3] , 
         \col_ctrl/n1105[6] , \col_ctrl/n1104 , n4632, n4594, n9099, 
         \Bstatus[1] , n778, \Bstatus[0] , n4636, n4597, \Astatus[1] , n9106, 
         n9933, \Astatus[0] , n4605, n4600, n9171, \col_ctrl/n1037[6] , 
         \col_ctrl/n1037[8] , n10178, \col_ctrl/n18084 , n4616, n4611, n9219, 
         n4618, n4620, n4602, n4613, \vga_ctrl/rgb_2__N_106[0] , altcol_N_141, 
         p_powerup, pixval_N_139, \vga_ctrl/n3495 , j04_c, pixval, 
         \vga_ctrl/n3496 , j02_c, n19_adj_2303, n24236, n24543, n24557, 
         n15_adj_2306, n24240, n13_adj_2307, n17_adj_2304, n24563, n6_adj_2312, 
         n16_adj_2305, n24234, \disp_ctrl/n19910 , p_padB_N_488, 
         \disp_ctrl/n8_adj_2257 , n20870, n24702, p_padB, 
         \disp_ctrl/p_padB_N_625 , \disp_ctrl/p_padB_N_623 , n19909, 
         \disp_ctrl/n24742 , p_padA, \disp_ctrl/n19922 , n10, n20055, 
         p_padA_N_299, n5_adj_2343, \disp_ctrl/p_padA_N_436 , 
         \disp_ctrl/p_padA_N_434 , \disp_ctrl/n19921 , \disp_ctrl/n24648 , 
         n9531, n4210, n12, n12028, n4132, n4411, \col_ctrl/n23938 , 
         \disp_ctrl/n10_c , n12_adj_2318, n20793, \vga_ctrl/n11978 , n4130, 
         n19957, \col_ctrl/n7908 , n23926, n23925, \col_ctrl/n23936 , n12002, 
         \disp_ctrl/scrA_mod/l_2_N_1047 , l_3_N_1052, n3829, n18119, 
         \disp_ctrl/scrA_mod/l_2_N_1046 , n12020, \disp_ctrl/scrA_mod/n4 , 
         \disp_ctrl/scrA_mod/l_0_N_1034 , n266, n11919, n11939, 
         \disp_ctrl/scrA_mod/n3637 , \disp_ctrl/scrA_mod/n4_adj_2148 , n4142, 
         n284, n321, \disp_ctrl/scrA_mod/n23928 , 
         \disp_ctrl/scrA_mod/pixval_N_1028 , \disp_ctrl/scrA_mod/n23952 , 
         \disp_ctrl/scrA_mod/n23951 , \disp_ctrl/scrA_mod/n25461 , 
         \disp_ctrl/scrA_mod/n23957 , \disp_ctrl/n25464 , 
         \disp_ctrl/scrA_mod/n23948 , \disp_ctrl/scrA_mod/n23949 , n24554, 
         n23961, n24481, n19, n13_adj_2298, n23970, n15_adj_2297, n17_2, 
         n24556, n6_adj_2301, n24261, n16, \col_ctrl/n5_c , \col_ctrl/n4168 , 
         rst_n, \col_ctrl/n1911 , \col_ctrl/n1915 , \col_ctrl/n5_adj_2095 , 
         \col_ctrl/n9887 , \col_ctrl/n19929 , n19851, n19906, 
         \col_ctrl/n23946 , \col_ctrl/n4139 , \col_ctrl/n1913 , 
         \col_ctrl/n4459 , \col_ctrl/n1917 , \col_ctrl/n4136 , 
         \col_ctrl/n23947 , \col_ctrl/n9885 , power_spawn_N_1946, n72, 
         \col_ctrl/n23941 , lossA, n7892, \col_ctrl/n716 , \col_ctrl/n9863 , 
         \col_ctrl/n26111 , \col_ctrl/n25455 , n18, n9579, \col_ctrl/n6 , 
         \col_ctrl/n25458 , \col_ctrl/scrB[2] , \col_ctrl/n23939 , 
         n14_adj_2321, n167, n4252, n24660, n24720, p_padB_N_521, 
         \disp_ctrl/n24678 , \disp_ctrl/n24677 , n15_adj_2322, n24719, 
         n14_adj_2286, n24443, n24663, n15_adj_2285, \col_ctrl/n24710 , 
         pad_col_N_1630, \col_ctrl/n7_adj_2142 , n24722, n24721, n5_adj_2313, 
         n11_adj_2308, n7_adj_2311, n9_adj_2309, n9_adj_2289, n13_adj_2287, 
         n11_adj_2288, n24055, \disp_ctrl/n12_adj_2196 , n4_adj_2291, 
         \vga_ctrl/n20936 , n20824, n19932, n3255, n9833, n19960, n9811, 
         n19962, \col_ctrl/power_en_N_1777 , \col_ctrl/power_en_N_1919 , 
         \col_ctrl/power_en_N_1880 , \col_ctrl/n10 , \col_ctrl/n687 , 
         power_en_N_1815, power_en_N_1779, \col_ctrl/n21009 , n4166, n4233, 
         n20912, n12_adj_2339, n4165, n5_adj_2336, \col_ctrl/n21094 , 
         n4_adj_2314, n24695, \vga_ctrl/vsync_N_123 , \vga_ctrl/n12_adj_2054 , 
         n24688, \vga_ctrl/n20123 , \vga_ctrl/n9929 , j05_c, 
         \disp_ctrl/n24687 , \disp_ctrl/n14_adj_2236 , \disp_ctrl/n24292 , 
         \disp_ctrl/n15_adj_2237 , \disp_ctrl/n24567 , n9_adj_2300, 
         n11_adj_2299, n7, n5, n12023, n3897, n20817, power_en_N_1886, 
         \col_ctrl/n12_adj_2090 , n4277, \col_ctrl/n10_adj_2091 , 
         \col_ctrl/n20964 , n12_adj_2335, \col_ctrl/n4_adj_2089 , 
         \col_ctrl/n8 , \col_ctrl/n4041 , n6_adj_2290, n4046, n8_adj_2331, n6, 
         n24655, n24065, \disp_ctrl/n24000 , n11, n13, n9, n24433, 
         \enable_gen/n21055 , \enable_gen/n6 , \enable_gen/n9498 , 
         \enable_gen/n20795 , \enable_gen/n20903 , \enable_gen/n10 , 
         \enable_gen/n9 , \enable_gen/n20983 , \enable_gen/n7 , n10162, n23911, 
         power_en, n21866, \col_ctrl/n19940 , n24738, n24737, n1309, 
         \disp_ctrl/n15_adj_2165 , \disp_ctrl/n14_adj_2174 , n24495, n24500, 
         n26264, n24733, n24498, n26267, n24708, n24707, n6_adj_2292, n23987, 
         n13_adj_2324, n21893, n11_adj_2325, n3, \disp_ctrl/n21923 , 
         n4_adj_2293, n21876, \disp_ctrl/p_ball_s2_N_731 , \disp_ctrl/n24574 , 
         \disp_ctrl/n22 , n4_adj_2330, \disp_ctrl/n24643 , n4_adj_2317, n24693, 
         n4_adj_2329, \disp_ctrl/n24649 , n4_adj_2328, n24651, n4295, 
         \disp_ctrl/right_N_189 , p_padA_N_265, p_padA_N_332, n4302, n24662, 
         n24661, p_ball_N_228, \disp_ctrl/n24634 , \disp_ctrl/n5 , n24684, 
         n24683, p_ball_N_194, n24552, n24302, n24545, n26294, n26298, n24300, 
         n24694, n6_adj_2316, n24654, n24716, \disp_ctrl/n24672 , 
         \disp_ctrl/n24671 , n24715, n14, n15, n24218, n24718, n24717, n4, 
         n24583, n24362, n14_adj_2323, n24360, n24652, n6_adj_2327, n220, 
         p_padA_N_368, n24150, n8_adj_2310, n8_adj_2340, n7_adj_2341, 
         n7_adj_2332, p_powerup_N_925, n24668, n24667, n6_adj_2342, n4267, 
         n19848, n24690, \disp_ctrl/n24630 , n19_adj_2319, 
         \disp_ctrl/n15_adj_2158 , \disp_ctrl/n24689 , \disp_ctrl/n24547 , 
         \disp_ctrl/n24268 , \disp_ctrl/n24559 , \disp_ctrl/n15_adj_2251 , 
         n9_adj_2326, \disp_ctrl/n18_adj_2222 , \disp_ctrl/n24 , 
         \disp_ctrl/n12_adj_2223 , \disp_ctrl/n20_adj_2220 , 
         \disp_ctrl/n24701 , \disp_ctrl/n15_adj_2151 , \disp_ctrl/n24453 , 
         \disp_ctrl/n24528 , \disp_ctrl/n14_c , \disp_ctrl/n9_c , 
         \disp_ctrl/n13_c , \disp_ctrl/n23963 , \disp_ctrl/n11_adj_2269 , 
         \disp_ctrl/n24468 , \disp_ctrl/n15_c , \disp_ctrl/n15_adj_2175 , 
         \disp_ctrl/n24741 , \disp_ctrl/n24725 , \disp_ctrl/n24464 , 
         p_padB_s_N_858, p_padB_s_N_847, n123, n307, \vga_ctrl/n21091 , 
         \disp_ctrl/n24698 , \disp_ctrl/n24697 , \disp_ctrl/n11_c , 
         \disp_ctrl/n13_adj_2153 , \disp_ctrl/n24032 , \disp_ctrl/n9_adj_2152 , 
         \disp_ctrl/n24127 , \disp_ctrl/n4_c , \disp_ctrl/n21901 , 
         \disp_ctrl/n26202 , \disp_ctrl/n17_adj_2228 , \disp_ctrl/n21903 , 
         \disp_ctrl/n1_adj_2195 , \disp_ctrl/n20_adj_2221 , \disp_ctrl/n21919 , 
         \disp_ctrl/n21885 , \disp_ctrl/n17 , \disp_ctrl/n21887 , 
         \disp_ctrl/p_padA_s_N_840 , n8_adj_2348, \disp_ctrl/n21883 , 
         \disp_ctrl/n1 , \disp_ctrl/n12_adj_2204 , \disp_ctrl/n16_adj_2268 , 
         \disp_ctrl/n17_adj_2154 , \disp_ctrl/n24680 , \disp_ctrl/n24679 , 
         \disp_ctrl/n24524 , \disp_ctrl/n24322 , \disp_ctrl/n24521 , 
         \disp_ctrl/n26256 , \disp_ctrl/n26259 , \disp_ctrl/n24320 , 
         \disp_ctrl/n24539 , \disp_ctrl/n24538 , \disp_ctrl/n6_adj_2155 , 
         \disp_ctrl/n6_c , \disp_ctrl/n24196 , \disp_ctrl/n4_adj_2156 , 
         \disp_ctrl/n6_adj_2157 , \disp_ctrl/n21927 , \disp_ctrl/n21925 , 
         \disp_ctrl/n21201 , \disp_ctrl/n24682 , \disp_ctrl/n24681 , 
         \disp_ctrl/n14_adj_2160 , \disp_ctrl/n24312 , \disp_ctrl/n24550 , 
         \disp_ctrl/n26271 , \disp_ctrl/n24310 , \disp_ctrl/n26275 , 
         \disp_ctrl/n24632 , \disp_ctrl/n24631 , \vga_ctrl/n5_adj_2055 , 
         n8_adj_2346, \disp_ctrl/n6_adj_2161 , \disp_ctrl/n24206 , 
         \disp_ctrl/n6_adj_2162 , \disp_ctrl/n24252 , \disp_ctrl/n9_adj_2250 , 
         \disp_ctrl/n13_adj_2249 , \disp_ctrl/n11_adj_2248 , 
         \disp_ctrl/n6_adj_2163 , \disp_ctrl/n4_adj_2164 , \disp_ctrl/n24229 , 
         \disp_ctrl/n24139 , \disp_ctrl/n13_adj_2242 , \disp_ctrl/n9_adj_2241 , 
         \disp_ctrl/n11_adj_2243 , \disp_ctrl/n24629 , \disp_ctrl/n24531 , 
         \disp_ctrl/n24402 , \disp_ctrl/n24534 , \disp_ctrl/n11_adj_2169 , 
         \disp_ctrl/n13_adj_2168 , \disp_ctrl/n24104 , \disp_ctrl/n9_adj_2167 , 
         \disp_ctrl/n11_adj_2210 , \disp_ctrl/n13_adj_2209 , 
         \disp_ctrl/n9_adj_2208 , \disp_ctrl/n24372 , \disp_ctrl/n6_adj_2170 , 
         \disp_ctrl/n24601 , \disp_ctrl/n9901 , \disp_ctrl/n23916 , 
         \vga_ctrl/n9789 , \disp_ctrl/n6_adj_2172 , n9513, n9841, 
         \disp_ctrl/p_ball_s1_N_685 , \disp_ctrl/n3_c , 
         \disp_ctrl/n1_adj_2173 , \disp_ctrl/n24740 , \disp_ctrl/n20 , n26173, 
         \disp_ctrl/n24739 , \disp_ctrl/n24727 , \disp_ctrl/n24485 , 
         \disp_ctrl/n24475 , \disp_ctrl/n24706 , \disp_ctrl/n24705 , 
         \disp_ctrl/n9_adj_2177 , \disp_ctrl/n13_adj_2178 , 
         \disp_ctrl/n11_adj_2179 , n21860, \disp_ctrl/n21909 , 
         \disp_ctrl/n4_adj_2180 , \disp_ctrl/n6_adj_2176 , \disp_ctrl/n20940 , 
         \disp_ctrl/n4_adj_2182 , \disp_ctrl/n18 , \disp_ctrl/n14_adj_2183 , 
         \disp_ctrl/n13_adj_2181 , \disp_ctrl/n12_adj_2239 , 
         \disp_ctrl/n20934 , \disp_ctrl/n13_adj_2184 , 
         \disp_ctrl/n14_adj_2186 , \disp_ctrl/n18_adj_2185 , 
         \disp_ctrl/n15_adj_2187 , \disp_ctrl/n12_c , \disp_ctrl/n11_adj_2188 , 
         \disp_ctrl/n16_c , \disp_ctrl/n14_adj_2191 , \disp_ctrl/n13_adj_2189 , 
         \disp_ctrl/n15_adj_2190 , \disp_ctrl/n11_adj_2193 , 
         \disp_ctrl/n15_adj_2192 , \disp_ctrl/n12_adj_2194 , 
         \disp_ctrl/n24647 , \disp_ctrl/n24582 , \disp_ctrl/n15_adj_2207 , 
         \disp_ctrl/n26186 , \disp_ctrl/n24342 , \disp_ctrl/n14_adj_2197 , 
         \disp_ctrl/n24589 , \disp_ctrl/n24340 , \disp_ctrl/n26190 , 
         \disp_ctrl/n24732 , \disp_ctrl/n24731 , n14_adj_2315, n24466, n26238, 
         n24735, \disp_ctrl/n24461 , \disp_ctrl/n26243 , \vga_ctrl/n24743 , 
         \disp_ctrl/n24670 , \disp_ctrl/n24669 , \disp_ctrl/n6_adj_2199 , 
         \disp_ctrl/n6_adj_2200 , \disp_ctrl/n24019 , \disp_ctrl/n4_adj_2201 , 
         \disp_ctrl/n24174 , \disp_ctrl/n12_adj_2202 , 
         \disp_ctrl/n16_adj_2255 , \disp_ctrl/n4_adj_2203 , 
         \disp_ctrl/n4_adj_2171 , \disp_ctrl/n24699 , \disp_ctrl/n6_adj_2205 , 
         \disp_ctrl/n24615 , \disp_ctrl/n24115 , \disp_ctrl/n9_adj_2213 , 
         \disp_ctrl/n13_adj_2215 , \disp_ctrl/n11_adj_2216 , 
         \disp_ctrl/n24392 , \disp_ctrl/n6_adj_2206 , \disp_ctrl/n24603 , 
         \disp_ctrl/n9_adj_2224 , \disp_ctrl/n13_adj_2225 , 
         \disp_ctrl/n11_adj_2226 , \disp_ctrl/n24382 , \disp_ctrl/n24674 , 
         \disp_ctrl/n24673 , \disp_ctrl/n6_adj_2166 , \disp_ctrl/n6_adj_2211 , 
         \disp_ctrl/n24642 , \disp_ctrl/n24641 , \disp_ctrl/n15_adj_2218 , 
         \disp_ctrl/n24598 , \disp_ctrl/n24633 , \disp_ctrl/n24606 , 
         \disp_ctrl/n15_adj_2212 , \disp_ctrl/n4_adj_2214 , \disp_ctrl/n24650 , 
         altcolB, \disp_ctrl/n15_adj_2219 , \col_ctrl/n21934 , 
         \disp_ctrl/n21915 , \disp_ctrl/n13_adj_2232 , 
         \disp_ctrl/n22_adj_2233 , \disp_ctrl/p_gameover , \disp_ctrl/n21929 , 
         \disp_ctrl/n7_adj_2245 , \disp_ctrl/n7 , \disp_ctrl/n21897 , 
         n16_adj_2344, n15_adj_2345, \vga_ctrl/n10 , p_padA_s_N_769, 
         \disp_ctrl/n24686 , \disp_ctrl/n24685 , \disp_ctrl/n3_adj_2244 , 
         \disp_ctrl/n17_adj_2159 , \disp_ctrl/n4_adj_2246 , 
         \disp_ctrl/n4_adj_2247 , \disp_ctrl/n20887 , \disp_ctrl/n14_adj_2260 , 
         \disp_ctrl/n18_adj_2259 , \disp_ctrl/n13_adj_2258 , 
         \disp_ctrl/n21086 , \disp_ctrl/n24692 , \disp_ctrl/n24691 , 
         \disp_ctrl/n13_adj_2252 , \disp_ctrl/n15_adj_2253 , 
         \disp_ctrl/n14_adj_2254 , n260, \disp_ctrl/n4_adj_2261 , 
         \disp_ctrl/n24526 , \disp_ctrl/n24332 , \disp_ctrl/n14_adj_2262 , 
         \disp_ctrl/n24330 , \disp_ctrl/n26207 , \disp_ctrl/n24676 , 
         \disp_ctrl/n24675 , \disp_ctrl/n6_adj_2263 , \disp_ctrl/n24185 , 
         \disp_ctrl/n4_adj_2264 , \disp_ctrl/n13_adj_2265 , 
         \disp_ctrl/n15_adj_2266 , \disp_ctrl/n14_adj_2267 , \vga_ctrl/n4285 , 
         \disp_ctrl/n11_adj_2271 , \disp_ctrl/n15_adj_2270 , 
         \disp_ctrl/n12_adj_2272 , \disp_ctrl/n4_adj_2273 , \disp_ctrl/n24723 , 
         \disp_ctrl/scrB_mod/n9585 , \disp_ctrl/scrB_mod/n4216 , n4_adj_2333, 
         \col_ctrl/n21862 , \vga_ctrl/n11976 , n6_adj_2320, 
         \disp_ctrl/scrA_mod/n10 , \disp_ctrl/scrA_mod/n4201 , 
         \disp_ctrl/scrA_mod/n19919 , \disp_ctrl/scrA_mod/n17 , n23960, 
         \disp_ctrl/scrA_mod/n6_c , \disp_ctrl/scrA_mod/n23944 , n11924, n215, 
         n6_adj_2338, \vga_ctrl/n12019 , n19905, n227, pad_col_N_1732, 
         n6_adj_2337, pad_col_N_1733, pad_col_N_1696, n4_adj_2302, n24729, 
         \col_ctrl/n11 , \col_ctrl/n14_adj_2138 , \col_ctrl/n24076 , 
         \col_ctrl/n13 , \col_ctrl/n9 , \col_ctrl/n24423 , \col_ctrl/n24092 , 
         \col_ctrl/n13_adj_2061 , \col_ctrl/n11_adj_2062 , 
         \col_ctrl/n9_adj_2066 , \col_ctrl/n24413 , \col_ctrl/n15 , 
         \col_ctrl/n24713 , \col_ctrl/n24624 , \col_ctrl/n24621 , 
         \col_ctrl/n24714 , \col_ctrl/n24709 , \col_ctrl/n14_c , 
         \col_ctrl/n15_adj_2064 , \col_ctrl/n24637 , \col_ctrl/n6_adj_2065 , 
         \rst_gen_inst/n27 , \rst_gen_inst/n26 , \rst_gen_inst/n28 , 
         \rst_gen_inst/n25 , \rst_gen_inst/n19951 , \col_ctrl/n23942 , n9577, 
         \col_ctrl/n4_adj_2083 , \col_ctrl/n24711 , \col_ctrl/n20863 , 
         \col_ctrl/n3843 , \col_ctrl/pad_col_N_1592 , \col_ctrl/n40 , 
         \col_ctrl/wall_col_N_1545 , \col_ctrl/wall_col_N_1544 , \col_ctrl/n2 , 
         \col_ctrl/n4_adj_2093 , \col_ctrl/n9120 , \col_ctrl/n18087 , 
         \col_ctrl/n9917 , j16_c, \col_ctrl/n6_adj_2140 , 
         \col_ctrl/pad_col_N_1591 , \col_ctrl/n5783 , \col_ctrl/n714 , 
         \col_ctrl/n9861 , n19943, \col_ctrl/n9891 , \col_ctrl/n9122 , 
         \col_ctrl/n18090 , \col_ctrl/n32 , j14_c, \col_ctrl/n12_adj_2103 , 
         \col_ctrl/n13_adj_2102 , \col_ctrl/n3579 , \col_ctrl/y_padA_vel[1] , 
         \col_ctrl/n19927 , \col_ctrl/n21034 , j15_c, \col_ctrl/n9853 , 
         \col_ctrl/n4_adj_2121 , \col_ctrl/n9620 , \col_ctrl/n4_adj_2109 , 
         n8709, \rst_gen_inst/n9 , \rst_gen_inst/n8 , \rst_gen_inst/n34 , 
         \col_ctrl/n720 , \col_ctrl/n649 , \col_ctrl/n9827 , 
         \col_ctrl/n10_adj_2116 , \col_ctrl/n9_adj_2115 , 
         \col_ctrl/n6_adj_2118 , \col_ctrl/n9626 , \col_ctrl/n13_adj_2122 , 
         \col_ctrl/n11_adj_2123 , \col_ctrl/n3493 , \col_ctrl/y_padB_vel[1] , 
         \col_ctrl/n19939 , \col_ctrl/n20893 , j17_c, \col_ctrl/n9855 , 
         \col_ctrl/n9624 , \col_ctrl/power_en_N_1772 , \col_ctrl/n20013 , 
         x_ball_dir, \col_ctrl/n20956 , \col_ctrl/n4_adj_2132 , 
         \col_ctrl/x_r_ball_vel[0] , \col_ctrl/x_l_ball_vel[0] , 
         \col_ctrl/n21085 , y_ball_dir, \col_ctrl/n9_adj_2137 , 
         \col_ctrl/n6_adj_2133 , n19846, \rst_gen_inst/n19946 , 
         \rst_gen_inst/n19954 , \rst_gen_inst/n8_adj_2060 , 
         \col_ctrl/n10_adj_2136 , \col_ctrl/n9_adj_2134 , 
         \col_ctrl/n8_adj_2135 , \col_ctrl/n19928 , 
         \col_ctrl/y_ball_dir_N_1937 , \col_ctrl/n21098 , 
         \col_ctrl/n12_adj_2139 , \col_ctrl/n4223 , \col_ctrl/n4_adj_2141 , 
         \col_ctrl/n24625 , n26170, n24352, n14_adj_2294, n24617, n24350, 
         n24628, n24627, n6_adj_2295, n24161, n4_adj_2296, n8, 
         \rst_gen_inst/n4 , \rst_gen_inst/n6 , \vga_ctrl/n7 , \vga_ctrl/n4_c , 
         \vga_ctrl/n9155 , \vga_ctrl/n288 , \vga_ctrl/hsync_N_120 , 
         \vga_ctrl/n324 , \vga_ctrl/n261 , \vga_ctrl/n9787 , \vga_ctrl/n12000 , 
         \vga_ctrl/n242 , \vga_ctrl/n24744 , \vga_ctrl/n23929 , 
         \vga_ctrl/n23930 , n24696, n24730, \disp_ctrl/n24724 , 
         \disp_ctrl/n24644 , \disp_ctrl/n24700 , \col_ctrl/n24626 , 
         \col_ctrl/n24712 , \vga_ctrl/hsync_N_112 , \vga_ctrl/n7_adj_2040 , 
         j01_c, \col_ctrl/n3 , \col_ctrl/y_padB_vel[0] , 
         \col_ctrl/n3_adj_2088 , \col_ctrl/y_padA_vel[0] , \col_ctrl/n9889 , 
         \col_ctrl/pad_col_N_1587 , \col_ctrl/n4379 , 
         \col_ctrl/power_spawn_N_1943 , n4626, n19995, \col_ctrl/n17[2] , 
         n7_adj_2334, \col_ctrl/n1105[7] , n4_adj_2347, n4623, 
         \col_ctrl/wall_col_N_1541 , j06_c, \col_ctrl/n9389 , 
         \vga_ctrl/rgb_2__N_105[0] , powerB, j03_c, \col_ctrl/n1071[7] , 
         \enable_gen/n4510$n0 , \col_ctrl/power_en_N_1772$n1 , n4634, n19993, 
         \col_ctrl/power_dir_N_1950 , \col_ctrl/n9391 , n4608, 
         \col_ctrl/n9467 , \col_ctrl/x_r_ball_vel[1] , \col_ctrl/n643[7] , 
         \col_ctrl/n9469 , \col_ctrl/x_l_ball_vel[1] , 
         \NULL/sig_000/FeedThruLUT , clk_in_c, 
         \mypll/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .DI1(\enable_gen/n97[22] ), .DI0(\enable_gen/n97[21] ), 
    .D1(\enable_gen/n27025 ), .C1(\enable_gen/countergmv[22] ), 
    .D0(\enable_gen/n16635 ), .C0(\enable_gen/countergmv[21] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16635 ), .CIN1(\enable_gen/n27025 ), 
    .Q0(\enable_gen/countergmv[21] ), .Q1(\enable_gen/countergmv[22] ), 
    .F0(\enable_gen/n97[21] ), .F1(\enable_gen/n97[22] ), 
    .COUT0(\enable_gen/n27025 ));
  SLICE_1 SLICE_1( .DI1(\enable_gen/n97[20] ), .DI0(\enable_gen/n97[19] ), 
    .D1(\enable_gen/n27019 ), .C1(\enable_gen/countergmv[20] ), 
    .D0(\enable_gen/n16633 ), .C0(\enable_gen/countergmv[19] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16633 ), .CIN1(\enable_gen/n27019 ), 
    .Q0(\enable_gen/countergmv[19] ), .Q1(\enable_gen/countergmv[20] ), 
    .F0(\enable_gen/n97[19] ), .F1(\enable_gen/n97[20] ), 
    .COUT1(\enable_gen/n16635 ), .COUT0(\enable_gen/n27019 ));
  SLICE_2 SLICE_2( .DI1(\enable_gen/n97[18] ), .DI0(\enable_gen/n97[17] ), 
    .D1(\enable_gen/n27016 ), .C1(\enable_gen/countergmv[18] ), 
    .D0(\enable_gen/n16631 ), .C0(\enable_gen/countergmv[17] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16631 ), .CIN1(\enable_gen/n27016 ), 
    .Q0(\enable_gen/countergmv[17] ), .Q1(\enable_gen/countergmv[18] ), 
    .F0(\enable_gen/n97[17] ), .F1(\enable_gen/n97[18] ), 
    .COUT1(\enable_gen/n16633 ), .COUT0(\enable_gen/n27016 ));
  SLICE_3 SLICE_3( .DI1(\enable_gen/n97[16] ), .DI0(\enable_gen/n97[15] ), 
    .D1(\enable_gen/n26995 ), .C1(\enable_gen/countergmv[16] ), 
    .D0(\enable_gen/n16629 ), .C0(\enable_gen/countergmv[15] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16629 ), .CIN1(\enable_gen/n26995 ), 
    .Q0(\enable_gen/countergmv[15] ), .Q1(\enable_gen/countergmv[16] ), 
    .F0(\enable_gen/n97[15] ), .F1(\enable_gen/n97[16] ), 
    .COUT1(\enable_gen/n16631 ), .COUT0(\enable_gen/n26995 ));
  SLICE_4 SLICE_4( .DI1(\enable_gen/n97[14] ), .DI0(\enable_gen/n97[13] ), 
    .D1(\enable_gen/n26992 ), .C1(\enable_gen/countergmv[14] ), 
    .D0(\enable_gen/n16627 ), .C0(\enable_gen/countergmv[13] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16627 ), .CIN1(\enable_gen/n26992 ), 
    .Q0(\enable_gen/countergmv[13] ), .Q1(\enable_gen/countergmv[14] ), 
    .F0(\enable_gen/n97[13] ), .F1(\enable_gen/n97[14] ), 
    .COUT1(\enable_gen/n16629 ), .COUT0(\enable_gen/n26992 ));
  SLICE_5 SLICE_5( .DI1(\enable_gen/n97[12] ), .DI0(\enable_gen/n97[11] ), 
    .D1(\enable_gen/n26986 ), .C1(\enable_gen/countergmv[12] ), 
    .D0(\enable_gen/n16625 ), .C0(\enable_gen/countergmv[11] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16625 ), .CIN1(\enable_gen/n26986 ), 
    .Q0(\enable_gen/countergmv[11] ), .Q1(\enable_gen/countergmv[12] ), 
    .F0(\enable_gen/n97[11] ), .F1(\enable_gen/n97[12] ), 
    .COUT1(\enable_gen/n16627 ), .COUT0(\enable_gen/n26986 ));
  SLICE_6 SLICE_6( .DI1(\enable_gen/n97[10] ), .DI0(\enable_gen/n97[9] ), 
    .D1(\enable_gen/n26983 ), .C1(\enable_gen/countergmv[10] ), 
    .D0(\enable_gen/n16623 ), .C0(\enable_gen/countergmv[9] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16623 ), .CIN1(\enable_gen/n26983 ), 
    .Q0(\enable_gen/countergmv[9] ), .Q1(\enable_gen/countergmv[10] ), 
    .F0(\enable_gen/n97[9] ), .F1(\enable_gen/n97[10] ), 
    .COUT1(\enable_gen/n16625 ), .COUT0(\enable_gen/n26983 ));
  SLICE_7 SLICE_7( .DI1(\enable_gen/n97[8] ), .DI0(\enable_gen/n97[7] ), 
    .D1(\enable_gen/n26980 ), .C1(\enable_gen/countergmv[8] ), 
    .D0(\enable_gen/n16621 ), .C0(\enable_gen/countergmv[7] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16621 ), .CIN1(\enable_gen/n26980 ), 
    .Q0(\enable_gen/countergmv[7] ), .Q1(\enable_gen/countergmv[8] ), 
    .F0(\enable_gen/n97[7] ), .F1(\enable_gen/n97[8] ), 
    .COUT1(\enable_gen/n16623 ), .COUT0(\enable_gen/n26980 ));
  SLICE_8 SLICE_8( .DI1(\enable_gen/n97[6] ), .DI0(\enable_gen/n97[5] ), 
    .D1(\enable_gen/n26977 ), .C1(\enable_gen/countergmv[6] ), 
    .D0(\enable_gen/n16619 ), .C0(\enable_gen/n18_adj_2283 ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), .CLK(clk), 
    .CIN0(\enable_gen/n16619 ), .CIN1(\enable_gen/n26977 ), 
    .Q0(\enable_gen/n18_adj_2283 ), .Q1(\enable_gen/countergmv[6] ), 
    .F0(\enable_gen/n97[5] ), .F1(\enable_gen/n97[6] ), 
    .COUT1(\enable_gen/n16621 ), .COUT0(\enable_gen/n26977 ));
  SLICE_9 SLICE_9( .DI1(\enable_gen/n97[4] ), .DI0(\enable_gen/n97[3] ), 
    .D1(\enable_gen/n26974 ), .C1(\enable_gen/n19_adj_2284 ), 
    .D0(\enable_gen/n16617 ), .C0(\enable_gen/n20 ), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4448 ), .CLK(clk), .CIN0(\enable_gen/n16617 ), 
    .CIN1(\enable_gen/n26974 ), .Q0(\enable_gen/n20 ), 
    .Q1(\enable_gen/n19_adj_2284 ), .F0(\enable_gen/n97[3] ), 
    .F1(\enable_gen/n97[4] ), .COUT1(\enable_gen/n16619 ), 
    .COUT0(\enable_gen/n26974 ));
  SLICE_10 SLICE_10( .DI1(\enable_gen/n97[2] ), .DI0(\enable_gen/n97[1] ), 
    .D1(\enable_gen/n26971 ), .C1(\enable_gen/n21 ), .D0(\enable_gen/n16615 ), 
    .C0(\enable_gen/n22 ), .CE(pause_N_1207_c), .LSR(\enable_gen/n4448 ), 
    .CLK(clk), .CIN0(\enable_gen/n16615 ), .CIN1(\enable_gen/n26971 ), 
    .Q0(\enable_gen/n22 ), .Q1(\enable_gen/n21 ), .F0(\enable_gen/n97[1] ), 
    .F1(\enable_gen/n97[2] ), .COUT1(\enable_gen/n16617 ), 
    .COUT0(\enable_gen/n26971 ));
  SLICE_11 SLICE_11( .DI1(\enable_gen/n97[0] ), .D1(\enable_gen/n26968 ), 
    .C1(\enable_gen/n23 ), .B1(\j06_pad.vcc ), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4448 ), .CLK(clk), .CIN1(\enable_gen/n26968 ), 
    .Q1(\enable_gen/n23 ), .F1(\enable_gen/n97[0] ), 
    .COUT1(\enable_gen/n16615 ), .COUT0(\enable_gen/n26968 ));
  SLICE_12 SLICE_12( .DI1(\enable_gen/n81[18] ), .DI0(\enable_gen/n81[17] ), 
    .D1(\enable_gen/n27268 ), .C1(\enable_gen/counter[18] ), 
    .D0(\enable_gen/n16611 ), .C0(\enable_gen/counter[17] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), .CLK(clk), 
    .CIN0(\enable_gen/n16611 ), .CIN1(\enable_gen/n27268 ), 
    .Q0(\enable_gen/counter[17] ), .Q1(\enable_gen/counter[18] ), 
    .F0(\enable_gen/n81[17] ), .F1(\enable_gen/n81[18] ), 
    .COUT0(\enable_gen/n27268 ));
  SLICE_13 SLICE_13( .DI1(\enable_gen/n81[16] ), .DI0(\enable_gen/n81[15] ), 
    .D1(\enable_gen/n27265 ), .C1(\enable_gen/counter[16] ), 
    .D0(\enable_gen/n16609 ), .C0(pad_buzz_en), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4510 ), .CLK(clk), .CIN0(\enable_gen/n16609 ), 
    .CIN1(\enable_gen/n27265 ), .Q0(pad_buzz_en), 
    .Q1(\enable_gen/counter[16] ), .F0(\enable_gen/n81[15] ), 
    .F1(\enable_gen/n81[16] ), .COUT1(\enable_gen/n16611 ), 
    .COUT0(\enable_gen/n27265 ));
  SLICE_14 SLICE_14( .DI1(\enable_gen/n81[14] ), .DI0(\enable_gen/n81[13] ), 
    .D1(\enable_gen/n27262 ), .C1(\enable_gen/counter[14] ), 
    .D0(\enable_gen/n16607 ), .C0(\enable_gen/counter[13] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), .CLK(clk), 
    .CIN0(\enable_gen/n16607 ), .CIN1(\enable_gen/n27262 ), 
    .Q0(\enable_gen/counter[13] ), .Q1(\enable_gen/counter[14] ), 
    .F0(\enable_gen/n81[13] ), .F1(\enable_gen/n81[14] ), 
    .COUT1(\enable_gen/n16609 ), .COUT0(\enable_gen/n27262 ));
  SLICE_15 SLICE_15( .DI1(\enable_gen/n81[12] ), .DI0(\enable_gen/n81[11] ), 
    .D1(\enable_gen/n27259 ), .C1(wall_buzz_en), .D0(\enable_gen/n16605 ), 
    .C0(\enable_gen/counter[11] ), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4510 ), .CLK(clk), .CIN0(\enable_gen/n16605 ), 
    .CIN1(\enable_gen/n27259 ), .Q0(\enable_gen/counter[11] ), 
    .Q1(wall_buzz_en), .F0(\enable_gen/n81[11] ), .F1(\enable_gen/n81[12] ), 
    .COUT1(\enable_gen/n16607 ), .COUT0(\enable_gen/n27259 ));
  SLICE_16 SLICE_16( .DI1(\enable_gen/n81[10] ), .DI0(\enable_gen/n81[9] ), 
    .D1(\enable_gen/n27256 ), .C1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/n16603 ), .C0(\enable_gen/counter[9] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), .CLK(clk), 
    .CIN0(\enable_gen/n16603 ), .CIN1(\enable_gen/n27256 ), 
    .Q0(\enable_gen/counter[9] ), .Q1(\enable_gen/counter[10] ), 
    .F0(\enable_gen/n81[9] ), .F1(\enable_gen/n81[10] ), 
    .COUT1(\enable_gen/n16605 ), .COUT0(\enable_gen/n27256 ));
  SLICE_17 SLICE_17( .DI1(\enable_gen/n81[8] ), .DI0(\enable_gen/n81[7] ), 
    .D1(\enable_gen/n27253 ), .C1(\enable_gen/counter[8] ), 
    .D0(\enable_gen/n16601 ), .C0(\enable_gen/counter[7] ), 
    .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), .CLK(clk), 
    .CIN0(\enable_gen/n16601 ), .CIN1(\enable_gen/n27253 ), 
    .Q0(\enable_gen/counter[7] ), .Q1(\enable_gen/counter[8] ), 
    .F0(\enable_gen/n81[7] ), .F1(\enable_gen/n81[8] ), 
    .COUT1(\enable_gen/n16603 ), .COUT0(\enable_gen/n27253 ));
  SLICE_18 SLICE_18( .DI1(\enable_gen/n81[6] ), .DI0(\enable_gen/n81[5] ), 
    .D1(\enable_gen/n27250 ), .C1(\enable_gen/counter[6] ), 
    .D0(\enable_gen/n16599 ), .C0(\enable_gen/n14 ), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4510 ), .CLK(clk), .CIN0(\enable_gen/n16599 ), 
    .CIN1(\enable_gen/n27250 ), .Q0(\enable_gen/n14 ), 
    .Q1(\enable_gen/counter[6] ), .F0(\enable_gen/n81[5] ), 
    .F1(\enable_gen/n81[6] ), .COUT1(\enable_gen/n16601 ), 
    .COUT0(\enable_gen/n27250 ));
  SLICE_19 SLICE_19( .DI1(\enable_gen/n81[4] ), .DI0(\enable_gen/n81[3] ), 
    .D1(\enable_gen/n27244 ), .C1(\enable_gen/n15 ), .D0(\enable_gen/n16597 ), 
    .C0(\enable_gen/n16 ), .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), 
    .CLK(clk), .CIN0(\enable_gen/n16597 ), .CIN1(\enable_gen/n27244 ), 
    .Q0(\enable_gen/n16 ), .Q1(\enable_gen/n15 ), .F0(\enable_gen/n81[3] ), 
    .F1(\enable_gen/n81[4] ), .COUT1(\enable_gen/n16599 ), 
    .COUT0(\enable_gen/n27244 ));
  SLICE_20 SLICE_20( .DI1(\enable_gen/n81[2] ), .DI0(\enable_gen/n81[1] ), 
    .D1(\enable_gen/n27241 ), .C1(\enable_gen/n17 ), .D0(\enable_gen/n16595 ), 
    .C0(\enable_gen/n18 ), .CE(pause_N_1207_c), .LSR(\enable_gen/n4510 ), 
    .CLK(clk), .CIN0(\enable_gen/n16595 ), .CIN1(\enable_gen/n27241 ), 
    .Q0(\enable_gen/n18 ), .Q1(\enable_gen/n17 ), .F0(\enable_gen/n81[1] ), 
    .F1(\enable_gen/n81[2] ), .COUT1(\enable_gen/n16597 ), 
    .COUT0(\enable_gen/n27241 ));
  SLICE_21 SLICE_21( .DI1(\enable_gen/n81[0] ), .D1(\enable_gen/n27079 ), 
    .C1(\enable_gen/n19 ), .B1(\j06_pad.vcc ), .CE(pause_N_1207_c), 
    .LSR(\enable_gen/n4510 ), .CLK(clk), .CIN1(\enable_gen/n27079 ), 
    .Q1(\enable_gen/n19 ), .F1(\enable_gen/n81[0] ), 
    .COUT1(\enable_gen/n16595 ), .COUT0(\enable_gen/n27079 ));
  SLICE_22 SLICE_22( .D1(\disp_ctrl/n27034 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\disp_ctrl/n27034 ), .F1(\p_ball_N_229[1] ), 
    .COUT1(\disp_ctrl/n16542 ), .COUT0(\disp_ctrl/n27034 ));
  SLICE_23 SLICE_23( .D1(\disp_ctrl/n27076 ), .B1(\y_padB[9] ), 
    .D0(\disp_ctrl/n16539 ), .B0(\y_padB[8] ), .CIN0(\disp_ctrl/n16539 ), 
    .CIN1(\disp_ctrl/n27076 ), .F0(\p_padB_N_629[8] ), .F1(\p_padB_N_629[9] ), 
    .COUT1(\pad_col_N_1663[10] ), .COUT0(\disp_ctrl/n27076 ));
  SLICE_24 SLICE_24( .D1(\disp_ctrl/n27523 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[8] ), .D0(\disp_ctrl/n16314 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[7] ), .CIN0(\disp_ctrl/n16314 ), 
    .CIN1(\disp_ctrl/n27523 ), .F0(\disp_ctrl/p_ball_s2_N_732[7] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[8] ), .COUT1(\disp_ctrl/n16316 ), 
    .COUT0(\disp_ctrl/n27523 ));
  SLICE_25 SLICE_25( .D1(\disp_ctrl/n27073 ), .C1(\padB_h[7] ), 
    .B1(\y_padB[7] ), .D0(\disp_ctrl/n16537 ), .C0(\padB_h[6] ), 
    .B0(\y_padB[6] ), .CIN0(\disp_ctrl/n16537 ), .CIN1(\disp_ctrl/n27073 ), 
    .F0(\p_padB_N_629[6] ), .F1(\p_padB_N_629[7] ), .COUT1(\disp_ctrl/n16539 ), 
    .COUT0(\disp_ctrl/n27073 ));
  SLICE_26 SLICE_26( .D1(\disp_ctrl/n27070 ), .C1(\padB_h[5] ), 
    .B1(\y_padB[5] ), .D0(\disp_ctrl/n16535 ), .C0(\padB_h[4] ), 
    .B0(\y_padB[4] ), .CIN0(\disp_ctrl/n16535 ), .CIN1(\disp_ctrl/n27070 ), 
    .F0(\p_padB_N_629[4] ), .F1(\p_padB_N_629[5] ), .COUT1(\disp_ctrl/n16537 ), 
    .COUT0(\disp_ctrl/n27070 ));
  SLICE_27 SLICE_27( .D1(\disp_ctrl/n27067 ), .B1(\y_padB[3] ), 
    .D0(\disp_ctrl/n16533 ), .C0(\j06_pad.vcc ), .B0(\y_padB[2] ), 
    .CIN0(\disp_ctrl/n16533 ), .CIN1(\disp_ctrl/n27067 ), 
    .F0(\p_padB_N_629[2] ), .F1(\p_padB_N_629[3] ), .COUT1(\disp_ctrl/n16535 ), 
    .COUT0(\disp_ctrl/n27067 ));
  SLICE_28 SLICE_28( .D1(\disp_ctrl/n27514 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[2] ), .D0(\disp_ctrl/n16308 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[1] ), .CIN0(\disp_ctrl/n16308 ), 
    .CIN1(\disp_ctrl/n27514 ), .F0(\disp_ctrl/p_ball_s2_N_732[1] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[2] ), .COUT1(\disp_ctrl/n16310 ), 
    .COUT0(\disp_ctrl/n27514 ));
  SLICE_29 SLICE_29( .D1(\disp_ctrl/n27064 ), .C1(\padB_h[1] ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n27064 ), .F1(\p_padB_N_629[1] ), 
    .COUT1(\disp_ctrl/n16533 ), .COUT0(\disp_ctrl/n27064 ));
  SLICE_30 SLICE_30( .D1(\disp_ctrl/n27544 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[3] ), .D0(\disp_ctrl/n16322 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[2] ), .CIN0(\disp_ctrl/n16322 ), 
    .CIN1(\disp_ctrl/n27544 ), .F0(\disp_ctrl/p_padA_s_N_819[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[3] ), .COUT1(\disp_ctrl/n16324 ), 
    .COUT0(\disp_ctrl/n27544 ));
  SLICE_31 SLICE_31( .D1(\disp_ctrl/n27436 ), .D0(\disp_ctrl/n16521 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n16521 ), 
    .CIN1(\disp_ctrl/n27436 ), .F0(\p_padA_s_N_781[9] ), 
    .COUT0(\disp_ctrl/n27436 ));
  SLICE_32 SLICE_32( .D1(\disp_ctrl/n27433 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n16519 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n16519 ), 
    .CIN1(\disp_ctrl/n27433 ), .F0(\disp_ctrl/p_padA_s_N_781[7]_2 ), 
    .F1(\p_padA_s_N_781[8] ), .COUT1(\disp_ctrl/n16521 ), 
    .COUT0(\disp_ctrl/n27433 ));
  SLICE_33 SLICE_33( .D1(\disp_ctrl/n27430 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n16517 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n16517 ), 
    .CIN1(\disp_ctrl/n27430 ), .F0(\disp_ctrl/p_padA_s_N_781[5]_2 ), 
    .F1(\disp_ctrl/p_padA_s_N_781[6]_2 ), .COUT1(\disp_ctrl/n16519 ), 
    .COUT0(\disp_ctrl/n27430 ));
  SLICE_34 SLICE_34( .D1(\disp_ctrl/n27427 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n16515 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n16515 ), 
    .CIN1(\disp_ctrl/n27427 ), .F0(\disp_ctrl/p_padA_s_N_781[3]_2 ), 
    .F1(\disp_ctrl/p_padA_s_N_781[4]_2 ), .COUT1(\disp_ctrl/n16517 ), 
    .COUT0(\disp_ctrl/n27427 ));
  SLICE_35 SLICE_35( .D1(\disp_ctrl/n27424 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n16513 ), .B0(\p_padA_N_440[1] ), 
    .CIN0(\disp_ctrl/n16513 ), .CIN1(\disp_ctrl/n27424 ), 
    .F0(\disp_ctrl/p_padA_s_N_781[1]_2 ), .F1(\disp_ctrl/p_padA_s_N_781[2]_2 ), 
    .COUT1(\disp_ctrl/n16515 ), .COUT0(\disp_ctrl/n27424 ));
  SLICE_36 SLICE_36( .D1(\disp_ctrl/n27421 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n27421 ), 
    .F1(\disp_ctrl/p_padA_s_N_781[0]_2 ), .COUT1(\disp_ctrl/n16513 ), 
    .COUT0(\disp_ctrl/n27421 ));
  SLICE_37 SLICE_37( .D1(\disp_ctrl/n27400 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[9] ), .D0(\disp_ctrl/n16509 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[8] ), .CIN0(\disp_ctrl/n16509 ), 
    .CIN1(\disp_ctrl/n27400 ), .F0(\disp_ctrl/p_padB_s_N_897[8] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[9] ), .COUT0(\disp_ctrl/n27400 ));
  SLICE_38 SLICE_38( .D1(\disp_ctrl/n27397 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[7] ), .D0(\disp_ctrl/n16507 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[6] ), .CIN0(\disp_ctrl/n16507 ), 
    .CIN1(\disp_ctrl/n27397 ), .F0(\disp_ctrl/p_padB_s_N_897[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[7] ), .COUT1(\disp_ctrl/n16509 ), 
    .COUT0(\disp_ctrl/n27397 ));
  SLICE_39 SLICE_39( .D1(\disp_ctrl/n27394 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[5] ), .D0(\disp_ctrl/n16505 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[4] ), .CIN0(\disp_ctrl/n16505 ), 
    .CIN1(\disp_ctrl/n27394 ), .F0(\disp_ctrl/p_padB_s_N_897[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[5] ), .COUT1(\disp_ctrl/n16507 ), 
    .COUT0(\disp_ctrl/n27394 ));
  SLICE_40 SLICE_40( .D1(\disp_ctrl/n27391 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[3] ), .D0(\disp_ctrl/n16503 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[2] ), .CIN0(\disp_ctrl/n16503 ), 
    .CIN1(\disp_ctrl/n27391 ), .F0(\disp_ctrl/p_padB_s_N_897[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[3] ), .COUT1(\disp_ctrl/n16505 ), 
    .COUT0(\disp_ctrl/n27391 ));
  SLICE_41 SLICE_41( .D1(\disp_ctrl/n27388 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[1] ), .CIN1(\disp_ctrl/n27388 ), 
    .F1(\disp_ctrl/p_padB_s_N_897[1] ), .COUT1(\disp_ctrl/n16503 ), 
    .COUT0(\disp_ctrl/n27388 ));
  SLICE_42 SLICE_42( .D1(\disp_ctrl/n27418 ), .D0(\disp_ctrl/n16500 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n16500 ), 
    .CIN1(\disp_ctrl/n27418 ), .F0(\disp_ctrl/p_padB_s_N_859[9] ), 
    .COUT0(\disp_ctrl/n27418 ));
  SLICE_43 SLICE_43( .D1(\disp_ctrl/n27415 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n16498 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n16498 ), 
    .CIN1(\disp_ctrl/n27415 ), .F0(\disp_ctrl/p_padB_s_N_859[7] ), 
    .F1(\disp_ctrl/p_padB_s_N_859[8] ), .COUT1(\disp_ctrl/n16500 ), 
    .COUT0(\disp_ctrl/n27415 ));
  SLICE_44 SLICE_44( .D1(\disp_ctrl/n27412 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n16496 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n16496 ), 
    .CIN1(\disp_ctrl/n27412 ), .F0(\disp_ctrl/p_padB_s_N_859[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_859[6] ), .COUT1(\disp_ctrl/n16498 ), 
    .COUT0(\disp_ctrl/n27412 ));
  SLICE_45 SLICE_45( .D1(\disp_ctrl/n27376 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n16494 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n16494 ), 
    .CIN1(\disp_ctrl/n27376 ), .F0(\disp_ctrl/p_padB_s_N_859[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_859[4] ), .COUT1(\disp_ctrl/n16496 ), 
    .COUT0(\disp_ctrl/n27376 ));
  SLICE_46 SLICE_46( .D1(\disp_ctrl/n27373 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n16492 ), .B0(\p_padB_N_629[1] ), 
    .CIN0(\disp_ctrl/n16492 ), .CIN1(\disp_ctrl/n27373 ), 
    .F0(\disp_ctrl/p_padB_s_N_859[1] ), .F1(\disp_ctrl/p_padB_s_N_859[2] ), 
    .COUT1(\disp_ctrl/n16494 ), .COUT0(\disp_ctrl/n27373 ));
  SLICE_47 SLICE_47( .D1(\disp_ctrl/n27370 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n27370 ), 
    .F1(\disp_ctrl/p_padB_s_N_859[0] ), .COUT1(\disp_ctrl/n16492 ), 
    .COUT0(\disp_ctrl/n27370 ));
  SLICE_48 SLICE_48( .D1(\disp_ctrl/n27541 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[1] ), .CIN1(\disp_ctrl/n27541 ), 
    .F1(\disp_ctrl/p_padA_s_N_819[1] ), .COUT1(\disp_ctrl/n16322 ), 
    .COUT0(\disp_ctrl/n27541 ));
  SLICE_49 SLICE_49( .D1(\disp_ctrl/n27508 ), .D0(\disp_ctrl/n16479 ), 
    .B0(\y_padB[9] ), .CIN0(\disp_ctrl/n16479 ), .CIN1(\disp_ctrl/n27508 ), 
    .F0(\p_padB_s_N_848[9] ), .F1(\p_padB_N_489[10] ), 
    .COUT0(\disp_ctrl/n27508 ));
  SLICE_50 SLICE_50( .D1(\disp_ctrl/n27505 ), .B1(\y_padB[8] ), 
    .D0(\disp_ctrl/n16477 ), .B0(\y_padB[7] ), .CIN0(\disp_ctrl/n16477 ), 
    .CIN1(\disp_ctrl/n27505 ), .F0(\disp_ctrl/p_padB_s_N_848[7]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[8]_2 ), .COUT1(\disp_ctrl/n16479 ), 
    .COUT0(\disp_ctrl/n27505 ));
  SLICE_51 SLICE_51( .D1(\disp_ctrl/n27502 ), .B1(\y_padB[6] ), 
    .D0(\disp_ctrl/n16475 ), .B0(\y_padB[5] ), .CIN0(\disp_ctrl/n16475 ), 
    .CIN1(\disp_ctrl/n27502 ), .F0(\disp_ctrl/p_padB_s_N_848[5]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[6]_2 ), .COUT1(\disp_ctrl/n16477 ), 
    .COUT0(\disp_ctrl/n27502 ));
  SLICE_52 SLICE_52( .D1(\disp_ctrl/n27499 ), .B1(\y_padB[4] ), 
    .D0(\disp_ctrl/n16473 ), .B0(\y_padB[3] ), .CIN0(\disp_ctrl/n16473 ), 
    .CIN1(\disp_ctrl/n27499 ), .F0(\disp_ctrl/p_padB_s_N_848[3]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[4]_2 ), .COUT1(\disp_ctrl/n16475 ), 
    .COUT0(\disp_ctrl/n27499 ));
  SLICE_53 SLICE_53( .D1(\disp_ctrl/n27496 ), .B1(\y_padB[2] ), 
    .D0(\disp_ctrl/n16471 ), .C0(\j06_pad.vcc ), .B0(\y_padB[1] ), 
    .CIN0(\disp_ctrl/n16471 ), .CIN1(\disp_ctrl/n27496 ), 
    .F0(\disp_ctrl/p_padB_s_N_848[1]_2 ), .F1(\disp_ctrl/p_padB_s_N_848[2]_2 ), 
    .COUT1(\disp_ctrl/n16473 ), .COUT0(\disp_ctrl/n27496 ));
  SLICE_54 SLICE_54( .D1(\disp_ctrl/n27493 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n27493 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[0]_2 ), .COUT1(\disp_ctrl/n16471 ), 
    .COUT0(\disp_ctrl/n27493 ));
  SLICE_55 SLICE_55( .D1(\disp_ctrl/n27346 ), .D0(\disp_ctrl/n16468 ), 
    .B0(\y_padA[9] ), .CIN0(\disp_ctrl/n16468 ), .CIN1(\disp_ctrl/n27346 ), 
    .F0(\p_padA_s_N_770[9] ), .F1(\p_padA_N_300[10] ), 
    .COUT0(\disp_ctrl/n27346 ));
  SLICE_56 SLICE_56( .D1(\disp_ctrl/n27517 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[4] ), .D0(\disp_ctrl/n16310 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[3] ), .CIN0(\disp_ctrl/n16310 ), 
    .CIN1(\disp_ctrl/n27517 ), .F0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[4] ), .COUT1(\disp_ctrl/n16312 ), 
    .COUT0(\disp_ctrl/n27517 ));
  SLICE_57 SLICE_57( .D1(\disp_ctrl/n27529 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n16318 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n16318 ), 
    .CIN1(\disp_ctrl/n27529 ), .F0(\disp_ctrl/p_ball_s2_N_732[11] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[12] ), .COUT0(\disp_ctrl/n27529 ));
  SLICE_58 SLICE_58( .D1(\disp_ctrl/n27343 ), .B1(\y_padA[8] ), 
    .D0(\disp_ctrl/n16466 ), .B0(\y_padA[7] ), .CIN0(\disp_ctrl/n16466 ), 
    .CIN1(\disp_ctrl/n27343 ), .F0(\disp_ctrl/p_padA_s_N_770[7] ), 
    .F1(\disp_ctrl/p_padA_s_N_770[8] ), .COUT1(\disp_ctrl/n16468 ), 
    .COUT0(\disp_ctrl/n27343 ));
  SLICE_59 SLICE_59( .D1(\disp_ctrl/n27340 ), .B1(\y_padA[6] ), 
    .D0(\disp_ctrl/n16464 ), .B0(\y_padA[5] ), .CIN0(\disp_ctrl/n16464 ), 
    .CIN1(\disp_ctrl/n27340 ), .F0(\disp_ctrl/p_padA_s_N_770[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_770[6] ), .COUT1(\disp_ctrl/n16466 ), 
    .COUT0(\disp_ctrl/n27340 ));
  SLICE_60 SLICE_60( .D1(\disp_ctrl/n27337 ), .B1(\y_padA[4] ), 
    .D0(\disp_ctrl/n16462 ), .B0(\y_padA[3] ), .CIN0(\disp_ctrl/n16462 ), 
    .CIN1(\disp_ctrl/n27337 ), .F0(\disp_ctrl/p_padA_s_N_770[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_770[4] ), .COUT1(\disp_ctrl/n16464 ), 
    .COUT0(\disp_ctrl/n27337 ));
  SLICE_61 SLICE_61( .D1(\disp_ctrl/n27526 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[10]/sig_001/FeedThruLUT ), .D0(\disp_ctrl/n16316 ), 
    .C0(\j06_pad.vcc ), .B0(\p_ball_N_195[9] ), .CIN0(\disp_ctrl/n16316 ), 
    .CIN1(\disp_ctrl/n27526 ), .F0(\disp_ctrl/p_ball_s2_N_732[9] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[10] ), .COUT1(\disp_ctrl/n16318 ), 
    .COUT0(\disp_ctrl/n27526 ));
  SLICE_62 SLICE_62( .D1(\disp_ctrl/n27334 ), .B1(\y_padA[2] ), 
    .D0(\disp_ctrl/n16460 ), .C0(\j06_pad.vcc ), .B0(\y_padA[1] ), 
    .CIN0(\disp_ctrl/n16460 ), .CIN1(\disp_ctrl/n27334 ), 
    .F0(\disp_ctrl/p_padA_s_N_770[1] ), .F1(\disp_ctrl/p_padA_s_N_770[2] ), 
    .COUT1(\disp_ctrl/n16462 ), .COUT0(\disp_ctrl/n27334 ));
  SLICE_63 SLICE_63( .D1(\disp_ctrl/n27331 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n27331 ), 
    .F1(\disp_ctrl/p_padA_s_N_770[0] ), .COUT1(\disp_ctrl/n16460 ), 
    .COUT0(\disp_ctrl/n27331 ));
  SLICE_64 SLICE_64( .D1(\disp_ctrl/n27109 ), .D0(\disp_ctrl/n16457 ), 
    .B0(\power_pos_x[9] ), .CIN0(\disp_ctrl/n16457 ), 
    .CIN1(\disp_ctrl/n27109 ), .F0(\p_powerup_N_926[9] ), 
    .F1(\p_powerup_N_926[10] ), .COUT0(\disp_ctrl/n27109 ));
  SLICE_65 SLICE_65( .D1(\disp_ctrl/n27106 ), .B1(\power_pos_x[8] ), 
    .D0(\disp_ctrl/n16455 ), .B0(\power_pos_x[7] ), .CIN0(\disp_ctrl/n16455 ), 
    .CIN1(\disp_ctrl/n27106 ), .F0(\p_powerup_N_926[7] ), 
    .F1(\p_powerup_N_926[8] ), .COUT1(\disp_ctrl/n16457 ), 
    .COUT0(\disp_ctrl/n27106 ));
  SLICE_66 SLICE_66( .D1(\disp_ctrl/n27103 ), .B1(\power_pos_x[6] ), 
    .D0(\disp_ctrl/n16453 ), .B0(\power_pos_x[5] ), .CIN0(\disp_ctrl/n16453 ), 
    .CIN1(\disp_ctrl/n27103 ), .F0(\p_powerup_N_926[5] ), 
    .F1(\p_powerup_N_926[6] ), .COUT1(\disp_ctrl/n16455 ), 
    .COUT0(\disp_ctrl/n27103 ));
  SLICE_67 SLICE_67( .D1(\disp_ctrl/n27100 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[4] ), .D0(\disp_ctrl/n16451 ), .B0(\power_pos_x[3] ), 
    .CIN0(\disp_ctrl/n16451 ), .CIN1(\disp_ctrl/n27100 ), 
    .F0(\p_powerup_N_926[3] ), .F1(\p_powerup_N_926[4] ), 
    .COUT1(\disp_ctrl/n16453 ), .COUT0(\disp_ctrl/n27100 ));
  SLICE_68 SLICE_68( .D1(\disp_ctrl/n27097 ), .B1(\power_pos_x[2] ), 
    .D0(\disp_ctrl/n16449 ), .B0(\power_pos_x[1] ), .CIN0(\disp_ctrl/n16449 ), 
    .CIN1(\disp_ctrl/n27097 ), .F0(\p_powerup_N_926[1] ), 
    .F1(\p_powerup_N_926[2] ), .COUT1(\disp_ctrl/n16451 ), 
    .COUT0(\disp_ctrl/n27097 ));
  SLICE_69 SLICE_69( .D1(\disp_ctrl/n27094 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[0] ), .CIN1(\disp_ctrl/n27094 ), 
    .F1(\p_powerup_N_926[0] ), .COUT1(\disp_ctrl/n16449 ), 
    .COUT0(\disp_ctrl/n27094 ));
  SLICE_70 SLICE_70( .D1(\disp_ctrl/n27511 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n27511 ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[0] ), .COUT1(\disp_ctrl/n16308 ), 
    .COUT0(\disp_ctrl/n27511 ));
  SLICE_71 SLICE_71( .D1(\disp_ctrl/n27010 ), .B1(\x_ball[7] ), 
    .D0(\disp_ctrl/n16303 ), .B0(\x_ball[6] ), .CIN0(\disp_ctrl/n16303 ), 
    .CIN1(\disp_ctrl/n27010 ), .F0(\p_ball_N_195[6] ), .F1(\p_ball_N_195[7] ), 
    .COUT1(\disp_ctrl/n16305 ), .COUT0(\disp_ctrl/n27010 ));
  SLICE_72 SLICE_72( .D1(\disp_ctrl/n27583 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n16342 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n16342 ), 
    .CIN1(\disp_ctrl/n27583 ), .F0(\p_padB_N_522[11] ), 
    .F1(\p_padB_N_522[12] ), .COUT0(\disp_ctrl/n27583 ));
  SLICE_73 SLICE_73( .D1(\disp_ctrl/n27520 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[6] ), .D0(\disp_ctrl/n16312 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[5] ), .CIN0(\disp_ctrl/n16312 ), 
    .CIN1(\disp_ctrl/n27520 ), .F0(\disp_ctrl/p_ball_s2_N_732[5] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[6] ), .COUT1(\disp_ctrl/n16314 ), 
    .COUT0(\disp_ctrl/n27520 ));
  SLICE_74 SLICE_74( .D1(\disp_ctrl/n27007 ), .B1(\x_ball[5] ), 
    .D0(\disp_ctrl/n16301 ), .B0(\x_ball[4] ), .CIN0(\disp_ctrl/n16301 ), 
    .CIN1(\disp_ctrl/n27007 ), .F0(\p_ball_N_195[4] ), .F1(\p_ball_N_195[5] ), 
    .COUT1(\disp_ctrl/n16303 ), .COUT0(\disp_ctrl/n27007 ));
  SLICE_75 SLICE_75( .D1(\disp_ctrl/n27004 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[3] ), .D0(\disp_ctrl/n16299 ), .B0(\x_ball[2] ), 
    .CIN0(\disp_ctrl/n16299 ), .CIN1(\disp_ctrl/n27004 ), 
    .F0(\p_ball_N_195[2] ), .F1(\p_ball_N_195[3] ), .COUT1(\disp_ctrl/n16301 ), 
    .COUT0(\disp_ctrl/n27004 ));
  SLICE_76 SLICE_76( .D1(\disp_ctrl/n27472 ), .D0(\disp_ctrl/n16437 ), 
    .B0(\y_ball[9] ), .CIN0(\disp_ctrl/n16437 ), .CIN1(\disp_ctrl/n27472 ), 
    .F0(\disp_ctrl/p_ball_s1_N_686[9] ), .COUT0(\disp_ctrl/n27472 ));
  SLICE_77 SLICE_77( .D1(\disp_ctrl/n27469 ), .B1(\y_ball[8] ), 
    .D0(\disp_ctrl/n16435 ), .B0(\y_ball[7] ), .CIN0(\disp_ctrl/n16435 ), 
    .CIN1(\disp_ctrl/n27469 ), .F0(\disp_ctrl/p_ball_s1_N_686[7] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[8] ), .COUT1(\disp_ctrl/n16437 ), 
    .COUT0(\disp_ctrl/n27469 ));
  SLICE_78 SLICE_78( .D1(\disp_ctrl/n27013 ), .B1(\x_ball[9] ), 
    .D0(\disp_ctrl/n16305 ), .B0(\x_ball[8] ), .CIN0(\disp_ctrl/n16305 ), 
    .CIN1(\disp_ctrl/n27013 ), .F0(\p_ball_N_195[8] ), .F1(\p_ball_N_195[9] ), 
    .COUT1(\p_ball_N_195[10] ), .COUT0(\disp_ctrl/n27013 ));
  SLICE_79 SLICE_79( .D1(\disp_ctrl/n27466 ), .B1(\y_ball[6] ), 
    .D0(\disp_ctrl/n16433 ), .B0(\y_ball[5] ), .CIN0(\disp_ctrl/n16433 ), 
    .CIN1(\disp_ctrl/n27466 ), .F0(\disp_ctrl/p_ball_s1_N_686[5] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[6] ), .COUT1(\disp_ctrl/n16435 ), 
    .COUT0(\disp_ctrl/n27466 ));
  SLICE_80 SLICE_80( .D1(\disp_ctrl/n27463 ), .B1(\y_ball[4] ), 
    .D0(\disp_ctrl/n16431 ), .B0(\y_ball[3] ), .CIN0(\disp_ctrl/n16431 ), 
    .CIN1(\disp_ctrl/n27463 ), .F0(\disp_ctrl/p_ball_s1_N_686[3] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[4] ), .COUT1(\disp_ctrl/n16433 ), 
    .COUT0(\disp_ctrl/n27463 ));
  SLICE_81 SLICE_81( .D1(\disp_ctrl/n27460 ), .B1(\y_ball[2] ), 
    .D0(\disp_ctrl/n16429 ), .B0(\y_ball[1] ), .CIN0(\disp_ctrl/n16429 ), 
    .CIN1(\disp_ctrl/n27460 ), .F0(\disp_ctrl/p_ball_s1_N_686[1] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[2] ), .COUT1(\disp_ctrl/n16431 ), 
    .COUT0(\disp_ctrl/n27460 ));
  SLICE_82 SLICE_82( .D1(\disp_ctrl/n27580 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1663[10]/sig_000/FeedThruLUT ), .D0(\disp_ctrl/n16340 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n16340 ), 
    .CIN1(\disp_ctrl/n27580 ), .F0(\p_padB_N_522[9] ), .F1(\p_padB_N_522[10] ), 
    .COUT1(\disp_ctrl/n16342 ), .COUT0(\disp_ctrl/n27580 ));
  SLICE_83 SLICE_83( .D1(\disp_ctrl/n27577 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n16338 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n16338 ), 
    .CIN1(\disp_ctrl/n27577 ), .F0(\p_padB_N_522[7] ), .F1(\p_padB_N_522[8] ), 
    .COUT1(\disp_ctrl/n16340 ), .COUT0(\disp_ctrl/n27577 ));
  SLICE_84 SLICE_84( .D1(\disp_ctrl/n27457 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n27457 ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[0] ), .COUT1(\disp_ctrl/n16429 ), 
    .COUT0(\disp_ctrl/n27457 ));
  SLICE_85 SLICE_85( .D1(\disp_ctrl/n27454 ), .D0(\disp_ctrl/n16426 ), 
    .C0(\j06_pad.vcc ), .B0(\x_ball[9] ), .CIN0(\disp_ctrl/n16426 ), 
    .CIN1(\disp_ctrl/n27454 ), .F0(\disp_ctrl/p_ball_s1_N_675[9] ), 
    .COUT0(\disp_ctrl/n27454 ));
  SLICE_86 SLICE_86( .D1(\disp_ctrl/n27451 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[8] ), .D0(\disp_ctrl/n16424 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[7] ), .CIN0(\disp_ctrl/n16424 ), .CIN1(\disp_ctrl/n27451 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[7] ), .F1(\disp_ctrl/p_ball_s1_N_675[8] ), 
    .COUT1(\disp_ctrl/n16426 ), .COUT0(\disp_ctrl/n27451 ));
  SLICE_87 SLICE_87( .D1(\disp_ctrl/n27448 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[6] ), .D0(\disp_ctrl/n16422 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[5] ), .CIN0(\disp_ctrl/n16422 ), .CIN1(\disp_ctrl/n27448 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[5] ), .F1(\disp_ctrl/p_ball_s1_N_675[6] ), 
    .COUT1(\disp_ctrl/n16424 ), .COUT0(\disp_ctrl/n27448 ));
  SLICE_88 SLICE_88( .D1(\disp_ctrl/n27445 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[4] ), .D0(\disp_ctrl/n16420 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[3] ), .CIN0(\disp_ctrl/n16420 ), .CIN1(\disp_ctrl/n27445 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[3] ), .F1(\disp_ctrl/p_ball_s1_N_675[4] ), 
    .COUT1(\disp_ctrl/n16422 ), .COUT0(\disp_ctrl/n27445 ));
  SLICE_89 SLICE_89( .D1(\disp_ctrl/n27574 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n16336 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n16336 ), 
    .CIN1(\disp_ctrl/n27574 ), .F0(\p_padB_N_522[5] ), .F1(\p_padB_N_522[6] ), 
    .COUT1(\disp_ctrl/n16338 ), .COUT0(\disp_ctrl/n27574 ));
  SLICE_90 SLICE_90( .D1(\disp_ctrl/n27571 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n16334 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n16334 ), 
    .CIN1(\disp_ctrl/n27571 ), .F0(\p_padB_N_522[3] ), .F1(\p_padB_N_522[4] ), 
    .COUT1(\disp_ctrl/n16336 ), .COUT0(\disp_ctrl/n27571 ));
  SLICE_91 SLICE_91( .D1(\disp_ctrl/n27442 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[2] ), .D0(\disp_ctrl/n16418 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[1] ), .CIN0(\disp_ctrl/n16418 ), .CIN1(\disp_ctrl/n27442 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[1] ), .F1(\disp_ctrl/p_ball_s1_N_675[2] ), 
    .COUT1(\disp_ctrl/n16420 ), .COUT0(\disp_ctrl/n27442 ));
  SLICE_92 SLICE_92( .D1(\disp_ctrl/n27439 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n27439 ), 
    .F1(\disp_ctrl/p_ball_s1_N_675[0] ), .COUT1(\disp_ctrl/n16418 ), 
    .COUT0(\disp_ctrl/n27439 ));
  SLICE_93 SLICE_93( .D1(\disp_ctrl/n27568 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n16332 ), .B0(\p_padB_N_629[1] ), 
    .CIN0(\disp_ctrl/n16332 ), .CIN1(\disp_ctrl/n27568 ), 
    .F0(\p_padB_N_522[1] ), .F1(\p_padB_N_522[2] ), .COUT1(\disp_ctrl/n16334 ), 
    .COUT0(\disp_ctrl/n27568 ));
  SLICE_94 SLICE_94( .D1(\disp_ctrl/n27565 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n27565 ), .F1(\p_padB_N_522[0] ), 
    .COUT1(\disp_ctrl/n16332 ), .COUT0(\disp_ctrl/n27565 ));
  SLICE_95 SLICE_95( .D1(\disp_ctrl/n27061 ), .B1(\y_padA[9] ), 
    .D0(\disp_ctrl/n16415 ), .B0(\y_padA[8] ), .CIN0(\disp_ctrl/n16415 ), 
    .CIN1(\disp_ctrl/n27061 ), .F0(\p_padA_N_440[8] ), .F1(\p_padA_N_440[9] ), 
    .COUT1(\pad_col_N_1735[10] ), .COUT0(\disp_ctrl/n27061 ));
  SLICE_96 SLICE_96( .D1(\disp_ctrl/n27058 ), .C1(\padA_h[7] ), 
    .B1(\y_padA[7] ), .D0(\disp_ctrl/n16413 ), .C0(\padA_h[6] ), 
    .B0(\y_padA[6] ), .CIN0(\disp_ctrl/n16413 ), .CIN1(\disp_ctrl/n27058 ), 
    .F0(\p_padA_N_440[6] ), .F1(\p_padA_N_440[7] ), .COUT1(\disp_ctrl/n16415 ), 
    .COUT0(\disp_ctrl/n27058 ));
  SLICE_97 SLICE_97( .D1(\disp_ctrl/n27553 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[9] ), .D0(\disp_ctrl/n16328 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[8] ), .CIN0(\disp_ctrl/n16328 ), 
    .CIN1(\disp_ctrl/n27553 ), .F0(\disp_ctrl/p_padA_s_N_819[8] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[9] ), .COUT0(\disp_ctrl/n27553 ));
  SLICE_98 SLICE_98( .D1(\disp_ctrl/n27550 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[7] ), .D0(\disp_ctrl/n16326 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[6] ), .CIN0(\disp_ctrl/n16326 ), 
    .CIN1(\disp_ctrl/n27550 ), .F0(\disp_ctrl/p_padA_s_N_819[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[7] ), .COUT1(\disp_ctrl/n16328 ), 
    .COUT0(\disp_ctrl/n27550 ));
  SLICE_99 SLICE_99( .D1(\disp_ctrl/n27055 ), .C1(\padA_h[5] ), 
    .B1(\y_padA[5] ), .D0(\disp_ctrl/n16411 ), .C0(\padA_h[4] ), 
    .B0(\y_padA[4] ), .CIN0(\disp_ctrl/n16411 ), .CIN1(\disp_ctrl/n27055 ), 
    .F0(\p_padA_N_440[4] ), .F1(\p_padA_N_440[5] ), .COUT1(\disp_ctrl/n16413 ), 
    .COUT0(\disp_ctrl/n27055 ));
  SLICE_100 SLICE_100( .D1(\disp_ctrl/n27052 ), .B1(\y_padA[3] ), 
    .D0(\disp_ctrl/n16409 ), .C0(\j06_pad.vcc ), .B0(\y_padA[2] ), 
    .CIN0(\disp_ctrl/n16409 ), .CIN1(\disp_ctrl/n27052 ), 
    .F0(\p_padA_N_440[2] ), .F1(\p_padA_N_440[3] ), .COUT1(\disp_ctrl/n16411 ), 
    .COUT0(\disp_ctrl/n27052 ));
  SLICE_101 SLICE_101( .D1(\disp_ctrl/n27049 ), .C1(\padA_h[1] ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n27049 ), .F1(\p_padA_N_440[1] ), 
    .COUT1(\disp_ctrl/n16409 ), .COUT0(\disp_ctrl/n27049 ));
  SLICE_102 SLICE_102( .D1(\disp_ctrl/n27367 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n16405 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n16405 ), 
    .CIN1(\disp_ctrl/n27367 ), .F0(\p_padA_N_333[11] ), 
    .F1(\p_padA_N_333[12] ), .COUT0(\disp_ctrl/n27367 ));
  SLICE_103 SLICE_103( .D1(\disp_ctrl/n27364 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1735[10]/sig_002/FeedThruLUT ), .D0(\disp_ctrl/n16403 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n16403 ), 
    .CIN1(\disp_ctrl/n27364 ), .F0(\p_padA_N_333[9] ), .F1(\p_padA_N_333[10] ), 
    .COUT1(\disp_ctrl/n16405 ), .COUT0(\disp_ctrl/n27364 ));
  SLICE_104 SLICE_104( .D1(\disp_ctrl/n27361 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n16401 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n16401 ), 
    .CIN1(\disp_ctrl/n27361 ), .F0(\p_padA_N_333[7] ), .F1(\p_padA_N_333[8] ), 
    .COUT1(\disp_ctrl/n16403 ), .COUT0(\disp_ctrl/n27361 ));
  SLICE_105 SLICE_105( .D1(\disp_ctrl/n27358 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n16399 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n16399 ), 
    .CIN1(\disp_ctrl/n27358 ), .F0(\p_padA_N_333[5] ), .F1(\p_padA_N_333[6] ), 
    .COUT1(\disp_ctrl/n16401 ), .COUT0(\disp_ctrl/n27358 ));
  SLICE_106 SLICE_106( .D1(\disp_ctrl/n27355 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n16397 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n16397 ), 
    .CIN1(\disp_ctrl/n27355 ), .F0(\p_padA_N_333[3] ), .F1(\p_padA_N_333[4] ), 
    .COUT1(\disp_ctrl/n16399 ), .COUT0(\disp_ctrl/n27355 ));
  SLICE_107 SLICE_107( .D1(\disp_ctrl/n27352 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n16395 ), .B0(\p_padA_N_440[1] ), 
    .CIN0(\disp_ctrl/n16395 ), .CIN1(\disp_ctrl/n27352 ), 
    .F0(\p_padA_N_333[1] ), .F1(\p_padA_N_333[2] ), .COUT1(\disp_ctrl/n16397 ), 
    .COUT0(\disp_ctrl/n27352 ));
  SLICE_108 SLICE_108( .D1(\disp_ctrl/n27562 ), .D0(\disp_ctrl/n16570 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n16570 ), 
    .CIN1(\disp_ctrl/n27562 ), .F0(\disp_ctrl/p_padA_s_N_830[9] ), 
    .COUT0(\disp_ctrl/n27562 ));
  SLICE_109 SLICE_109( .D1(\disp_ctrl/n27349 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n27349 ), .F1(\p_padA_N_333[0] ), 
    .COUT1(\disp_ctrl/n16395 ), .COUT0(\disp_ctrl/n27349 ));
  SLICE_110 SLICE_110( .D1(\disp_ctrl/n27559 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n16568 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n16568 ), 
    .CIN1(\disp_ctrl/n27559 ), .F0(\disp_ctrl/p_padA_s_N_830[7] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[8] ), .COUT1(\disp_ctrl/n16570 ), 
    .COUT0(\disp_ctrl/n27559 ));
  SLICE_111 SLICE_111( .D1(\disp_ctrl/n27556 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n16566 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n16566 ), 
    .CIN1(\disp_ctrl/n27556 ), .F0(\disp_ctrl/p_padA_s_N_830[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[6] ), .COUT1(\disp_ctrl/n16568 ), 
    .COUT0(\disp_ctrl/n27556 ));
  SLICE_112 SLICE_112( .D1(\disp_ctrl/n27538 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n16564 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n16564 ), 
    .CIN1(\disp_ctrl/n27538 ), .F0(\disp_ctrl/p_padA_s_N_830[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[4] ), .COUT1(\disp_ctrl/n16566 ), 
    .COUT0(\disp_ctrl/n27538 ));
  SLICE_113 SLICE_113( .D1(\disp_ctrl/n27535 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n16562 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[1] ), .CIN0(\disp_ctrl/n16562 ), 
    .CIN1(\disp_ctrl/n27535 ), .F0(\disp_ctrl/p_padA_s_N_830[1] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[2] ), .COUT1(\disp_ctrl/n16564 ), 
    .COUT0(\disp_ctrl/n27535 ));
  SLICE_114 SLICE_114( .D1(\disp_ctrl/n27532 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n27532 ), 
    .F1(\disp_ctrl/p_padA_s_N_830[0] ), .COUT1(\disp_ctrl/n16562 ), 
    .COUT0(\disp_ctrl/n27532 ));
  SLICE_115 SLICE_115( .D1(\disp_ctrl/n27490 ), 
    .B1(\p_ball_N_229[10]/sig_003/FeedThruLUT ), .D0(\disp_ctrl/n16392 ), 
    .B0(\p_ball_N_229[9] ), .CIN0(\disp_ctrl/n16392 ), 
    .CIN1(\disp_ctrl/n27490 ), .F0(\p_ball_s1_N_697[9] ), 
    .F1(\disp_ctrl/p_ball_s1_N_697[10] ), 
    .COUT1(\disp_ctrl/p_ball_s1_N_697[11] ), .COUT0(\disp_ctrl/n27490 ));
  SLICE_116 SLICE_116( .D1(\disp_ctrl/n27409 ), .D0(\disp_ctrl/n16559 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n16559 ), 
    .CIN1(\disp_ctrl/n27409 ), .F0(\disp_ctrl/p_padB_s_N_908[9] ), 
    .COUT0(\disp_ctrl/n27409 ));
  SLICE_117 SLICE_117( .D1(\disp_ctrl/n27487 ), .B1(\p_ball_N_229[8] ), 
    .D0(\disp_ctrl/n16390 ), .B0(\p_ball_N_229[7] ), .CIN0(\disp_ctrl/n16390 ), 
    .CIN1(\disp_ctrl/n27487 ), .F0(\p_ball_s1_N_697[7] ), 
    .F1(\p_ball_s1_N_697[8] ), .COUT1(\disp_ctrl/n16392 ), 
    .COUT0(\disp_ctrl/n27487 ));
  SLICE_118 SLICE_118( .D1(\disp_ctrl/n27406 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n16557 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n16557 ), 
    .CIN1(\disp_ctrl/n27406 ), .F0(\disp_ctrl/p_padB_s_N_908[7] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[8] ), .COUT1(\disp_ctrl/n16559 ), 
    .COUT0(\disp_ctrl/n27406 ));
  SLICE_119 SLICE_119( .D1(\disp_ctrl/n27484 ), .B1(\p_ball_N_229[6] ), 
    .D0(\disp_ctrl/n16388 ), .B0(\p_ball_N_229[5] ), .CIN0(\disp_ctrl/n16388 ), 
    .CIN1(\disp_ctrl/n27484 ), .F0(\p_ball_s1_N_697[5] ), 
    .F1(\p_ball_s1_N_697[6] ), .COUT1(\disp_ctrl/n16390 ), 
    .COUT0(\disp_ctrl/n27484 ));
  SLICE_120 SLICE_120( .D1(\disp_ctrl/n27403 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n16555 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n16555 ), 
    .CIN1(\disp_ctrl/n27403 ), .F0(\disp_ctrl/p_padB_s_N_908[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[6] ), .COUT1(\disp_ctrl/n16557 ), 
    .COUT0(\disp_ctrl/n27403 ));
  SLICE_121 SLICE_121( .D1(\disp_ctrl/n27385 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n16553 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n16553 ), 
    .CIN1(\disp_ctrl/n27385 ), .F0(\disp_ctrl/p_padB_s_N_908[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[4] ), .COUT1(\disp_ctrl/n16555 ), 
    .COUT0(\disp_ctrl/n27385 ));
  SLICE_122 SLICE_122( .D1(\disp_ctrl/n27481 ), .B1(\p_ball_N_229[4] ), 
    .D0(\disp_ctrl/n16386 ), .B0(\p_ball_N_229[3] ), .CIN0(\disp_ctrl/n16386 ), 
    .CIN1(\disp_ctrl/n27481 ), .F0(\p_ball_s1_N_697[3] ), 
    .F1(\p_ball_s1_N_697[4] ), .COUT1(\disp_ctrl/n16388 ), 
    .COUT0(\disp_ctrl/n27481 ));
  SLICE_123 SLICE_123( .D1(\disp_ctrl/n27382 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n16551 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[1] ), .CIN0(\disp_ctrl/n16551 ), 
    .CIN1(\disp_ctrl/n27382 ), .F0(\disp_ctrl/p_padB_s_N_908[1] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[2] ), .COUT1(\disp_ctrl/n16553 ), 
    .COUT0(\disp_ctrl/n27382 ));
  SLICE_124 SLICE_124( .D1(\disp_ctrl/n27001 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[1] ), .CIN1(\disp_ctrl/n27001 ), .F1(\p_ball_N_195[1] ), 
    .COUT1(\disp_ctrl/n16299 ), .COUT0(\disp_ctrl/n27001 ));
  SLICE_125 SLICE_125( .D1(\disp_ctrl/n27547 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[5] ), .D0(\disp_ctrl/n16324 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[4] ), .CIN0(\disp_ctrl/n16324 ), 
    .CIN1(\disp_ctrl/n27547 ), .F0(\disp_ctrl/p_padA_s_N_819[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[5] ), .COUT1(\disp_ctrl/n16326 ), 
    .COUT0(\disp_ctrl/n27547 ));
  SLICE_126 SLICE_126( .D1(\disp_ctrl/n27478 ), .B1(\p_ball_N_229[2] ), 
    .D0(\disp_ctrl/n16384 ), .B0(\p_ball_N_229[1] ), .CIN0(\disp_ctrl/n16384 ), 
    .CIN1(\disp_ctrl/n27478 ), .F0(\p_ball_s1_N_697[1] ), 
    .F1(\p_ball_s1_N_697[2] ), .COUT1(\disp_ctrl/n16386 ), 
    .COUT0(\disp_ctrl/n27478 ));
  SLICE_127 SLICE_127( .D1(\disp_ctrl/n27475 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n27475 ), .F1(\p_ball_s1_N_697[0] ), 
    .COUT1(\disp_ctrl/n16384 ), .COUT0(\disp_ctrl/n27475 ));
  SLICE_128 SLICE_128( .D1(\disp_ctrl/n27379 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n27379 ), 
    .F1(\disp_ctrl/p_padB_s_N_908[0] ), .COUT1(\disp_ctrl/n16551 ), 
    .COUT0(\disp_ctrl/n27379 ));
  SLICE_129 SLICE_129( .D1(\disp_ctrl/n27046 ), .B1(\y_ball[9] ), 
    .D0(\disp_ctrl/n16548 ), .B0(\y_ball[8] ), .CIN0(\disp_ctrl/n16548 ), 
    .CIN1(\disp_ctrl/n27046 ), .F0(\p_ball_N_229[8] ), .F1(\p_ball_N_229[9] ), 
    .COUT1(\p_ball_N_229[10] ), .COUT0(\disp_ctrl/n27046 ));
  SLICE_130 SLICE_130( .D1(\disp_ctrl/n27043 ), .B1(\y_ball[7] ), 
    .D0(\disp_ctrl/n16546 ), .B0(\y_ball[6] ), .CIN0(\disp_ctrl/n16546 ), 
    .CIN1(\disp_ctrl/n27043 ), .F0(\p_ball_N_229[6] ), .F1(\p_ball_N_229[7] ), 
    .COUT1(\disp_ctrl/n16548 ), .COUT0(\disp_ctrl/n27043 ));
  SLICE_131 SLICE_131( .D1(\disp_ctrl/n27040 ), .B1(\y_ball[5] ), 
    .D0(\disp_ctrl/n16544 ), .B0(\y_ball[4] ), .CIN0(\disp_ctrl/n16544 ), 
    .CIN1(\disp_ctrl/n27040 ), .F0(\p_ball_N_229[4] ), .F1(\p_ball_N_229[5] ), 
    .COUT1(\disp_ctrl/n16546 ), .COUT0(\disp_ctrl/n27040 ));
  SLICE_132 SLICE_132( .D1(\disp_ctrl/n27037 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[3] ), .D0(\disp_ctrl/n16542 ), .B0(\y_ball[2] ), 
    .CIN0(\disp_ctrl/n16542 ), .CIN1(\disp_ctrl/n27037 ), 
    .F0(\p_ball_N_229[2] ), .F1(\p_ball_N_229[3] ), .COUT1(\disp_ctrl/n16544 ), 
    .COUT0(\disp_ctrl/n27037 ));
  SLICE_133 SLICE_133( .D1(\col_ctrl/n27124 ), .B1(\y_padB[9] ), 
    .D0(\col_ctrl/n16530 ), .B0(\y_padB[8] ), .CIN0(\col_ctrl/n16530 ), 
    .CIN1(\col_ctrl/n27124 ), .F0(\power_en_N_1848[8] ), 
    .F1(\power_en_N_1848[9] ), .COUT1(\power_en_N_1848[10] ), 
    .COUT0(\col_ctrl/n27124 ));
  SLICE_134 SLICE_134( .D1(\col_ctrl/n27121 ), .C1(\col_ctrl/n1083[7] ), 
    .B1(\y_padB[7] ), .D0(\col_ctrl/n16528 ), .C0(\col_ctrl/n1083[6] ), 
    .B0(\y_padB[6] ), .CIN0(\col_ctrl/n16528 ), .CIN1(\col_ctrl/n27121 ), 
    .F0(\power_en_N_1848[6] ), .F1(\power_en_N_1848[7] ), 
    .COUT1(\col_ctrl/n16530 ), .COUT0(\col_ctrl/n27121 ));
  SLICE_135 SLICE_135( .D1(\col_ctrl/n27118 ), .C1(\col_ctrl/n1083[5] ), 
    .B1(\y_padB[5] ), .D0(\col_ctrl/n16526 ), .C0(\col_ctrl/n1083[4] ), 
    .B0(\y_padB[4] ), .CIN0(\col_ctrl/n16526 ), .CIN1(\col_ctrl/n27118 ), 
    .F0(\power_en_N_1848[4] ), .F1(\power_en_N_1848[5] ), 
    .COUT1(\col_ctrl/n16528 ), .COUT0(\col_ctrl/n27118 ));
  SLICE_136 SLICE_136( .D1(\col_ctrl/n27115 ), .B1(\y_padB[3] ), 
    .D0(\col_ctrl/n16524 ), .C0(\j06_pad.vcc ), .B0(\y_padB[2] ), 
    .CIN0(\col_ctrl/n16524 ), .CIN1(\col_ctrl/n27115 ), 
    .F0(\power_en_N_1848[2] ), .F1(\power_en_N_1848[3] ), 
    .COUT1(\col_ctrl/n16526 ), .COUT0(\col_ctrl/n27115 ));
  SLICE_137 SLICE_137( .D1(\col_ctrl/n27112 ), .C1(\col_ctrl/n1083[1] ), 
    .B1(\y_padB[1] ), .CIN1(\col_ctrl/n27112 ), .F1(\power_en_N_1848[1] ), 
    .COUT1(\col_ctrl/n16524 ), .COUT0(\col_ctrl/n27112 ));
  SLICE_138 SLICE_138( .DI1(\col_ctrl/n52[8] ), .DI0(\col_ctrl/n52[7] ), 
    .D1(\col_ctrl/n27235 ), .C1(\col_ctrl/n608 ), .B1(\y_ball[9] ), 
    .D0(\col_ctrl/n16488 ), .C0(\col_ctrl/n608 ), .B0(\y_ball[8] ), 
    .CE(\col_ctrl/n4365 ), .LSR(n4439), .CLK(clk), .CIN0(\col_ctrl/n16488 ), 
    .CIN1(\col_ctrl/n27235 ), .Q0(\y_ball[8] ), .Q1(\y_ball[9] ), 
    .F0(\col_ctrl/n52[7] ), .F1(\col_ctrl/n52[8] ), .COUT0(\col_ctrl/n27235 ));
  SLICE_139 SLICE_139( .D1(\col_ctrl/n27232 ), .C1(\col_ctrl/n608 ), 
    .B1(\y_ball[7] ), .D0(\col_ctrl/n16486 ), .C0(\col_ctrl/n608 ), 
    .B0(\y_ball[6] ), .CIN0(\col_ctrl/n16486 ), .CIN1(\col_ctrl/n27232 ), 
    .F0(\col_ctrl/n52[5] ), .F1(\col_ctrl/n52[6] ), .COUT1(\col_ctrl/n16488 ), 
    .COUT0(\col_ctrl/n27232 ));
  SLICE_140 SLICE_140( .DI0(\col_ctrl/n52[3] ), .D1(\col_ctrl/n27223 ), 
    .C1(\col_ctrl/n608 ), .B1(\y_ball[5] ), .D0(\col_ctrl/n16484 ), 
    .C0(\col_ctrl/n608 ), .B0(\y_ball[4] ), .CE(\col_ctrl/n4365 ), .LSR(n4439), 
    .CLK(clk), .CIN0(\col_ctrl/n16484 ), .CIN1(\col_ctrl/n27223 ), 
    .Q0(\y_ball[4] ), .F0(\col_ctrl/n52[3] ), .F1(\col_ctrl/n52[4] ), 
    .COUT1(\col_ctrl/n16486 ), .COUT0(\col_ctrl/n27223 ));
  SLICE_141 SLICE_141( .DI0(\col_ctrl/n52[1] ), .D1(\col_ctrl/n27031 ), 
    .C1(\col_ctrl/n608 ), .B1(\y_ball[3] ), .D0(\col_ctrl/n16482 ), 
    .C0(\col_ctrl/n608 ), .B0(\y_ball[2] ), .CE(\col_ctrl/n4365 ), .LSR(n4439), 
    .CLK(clk), .CIN0(\col_ctrl/n16482 ), .CIN1(\col_ctrl/n27031 ), 
    .Q0(\y_ball[2] ), .F0(\col_ctrl/n52[1] ), .F1(\col_ctrl/n52[2] ), 
    .COUT1(\col_ctrl/n16484 ), .COUT0(\col_ctrl/n27031 ));
  SLICE_142 SLICE_142( .D1(\col_ctrl/n27028 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\col_ctrl/n27028 ), .F1(\col_ctrl/n52[0] ), 
    .COUT1(\col_ctrl/n16482 ), .COUT0(\col_ctrl/n27028 ));
  SLICE_143 SLICE_143( .DI0(\col_ctrl/n62_adj_2144[10] ), 
    .D1(\col_ctrl/n27154 ), .D0(\col_ctrl/n16698 ), .C0(\col_ctrl/n1249 ), 
    .B0(\power_pos_x[9] ), .CE(n4368), .LSR(\col_ctrl/n10211 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16698 ), .CIN1(\col_ctrl/n27154 ), .Q0(\power_pos_x[9] ), 
    .F0(\col_ctrl/n62_adj_2144[10] ), .COUT0(\col_ctrl/n27154 ));
  SLICE_144 SLICE_144( .DI0(\col_ctrl/n62_adj_2144[8] ), 
    .D1(\col_ctrl/n27151 ), .C1(\col_ctrl/n1249 ), .B1(\power_pos_x[8] ), 
    .D0(\col_ctrl/n16696 ), .C0(\col_ctrl/n1249 ), .B0(\power_pos_x[7] ), 
    .CE(n4368), .LSR(\col_ctrl/n10211 ), .CLK(clk), .CIN0(\col_ctrl/n16696 ), 
    .CIN1(\col_ctrl/n27151 ), .Q0(\power_pos_x[7] ), 
    .F0(\col_ctrl/n62_adj_2144[8] ), .F1(\col_ctrl/n62_adj_2144[9] ), 
    .COUT1(\col_ctrl/n16698 ), .COUT0(\col_ctrl/n27151 ));
  SLICE_145 SLICE_145( .DI0(\col_ctrl/n62_adj_2144[6] ), 
    .D1(\col_ctrl/n27148 ), .C1(\col_ctrl/n1249 ), .B1(\power_pos_x[6] ), 
    .D0(\col_ctrl/n16694 ), .C0(\col_ctrl/n1249 ), .B0(\power_pos_x[5] ), 
    .CE(n4368), .LSR(\col_ctrl/n10211 ), .CLK(clk), .CIN0(\col_ctrl/n16694 ), 
    .CIN1(\col_ctrl/n27148 ), .Q0(\power_pos_x[5] ), 
    .F0(\col_ctrl/n62_adj_2144[6] ), .F1(\col_ctrl/n62_adj_2144[7] ), 
    .COUT1(\col_ctrl/n16696 ), .COUT0(\col_ctrl/n27148 ));
  SLICE_146 SLICE_146( .DI1(\col_ctrl/n62_adj_2144[5] ), 
    .DI0(\col_ctrl/n62_adj_2144[4] ), .D1(\col_ctrl/n27145 ), 
    .C1(\col_ctrl/n1249 ), .B1(\power_pos_x[4] ), .D0(\col_ctrl/n16692 ), 
    .C0(\col_ctrl/n1249 ), .B0(\power_pos_x[3] ), .CE(n4368), 
    .LSR(\col_ctrl/n10211 ), .CLK(clk), .CIN0(\col_ctrl/n16692 ), 
    .CIN1(\col_ctrl/n27145 ), .Q0(\power_pos_x[3] ), .Q1(\power_pos_x[4] ), 
    .F0(\col_ctrl/n62_adj_2144[4] ), .F1(\col_ctrl/n62_adj_2144[5] ), 
    .COUT1(\col_ctrl/n16694 ), .COUT0(\col_ctrl/n27145 ));
  SLICE_147 SLICE_147( .DI1(\col_ctrl/n62_adj_2144[3] ), 
    .DI0(\col_ctrl/n62_adj_2144[2] ), .D1(\col_ctrl/n27091 ), 
    .C1(\col_ctrl/n1249 ), .B1(\power_pos_x[2] ), .D0(\col_ctrl/n16690 ), 
    .C0(\col_ctrl/n1249 ), .B0(\power_pos_x[1] ), .CE(n4368), 
    .LSR(\col_ctrl/n10211 ), .CLK(clk), .CIN0(\col_ctrl/n16690 ), 
    .CIN1(\col_ctrl/n27091 ), .Q0(\power_pos_x[1] ), .Q1(\power_pos_x[2] ), 
    .F0(\col_ctrl/n62_adj_2144[2] ), .F1(\col_ctrl/n62_adj_2144[3] ), 
    .COUT1(\col_ctrl/n16692 ), .COUT0(\col_ctrl/n27091 ));
  SLICE_148 SLICE_148( .DI1(\col_ctrl/n62_adj_2144[1] ), 
    .D1(\col_ctrl/n27088 ), .C1(\col_ctrl/power_dir ), .B1(\power_pos_x[0] ), 
    .B0(\col_ctrl/n1249 ), .CE(n4368), .LSR(\col_ctrl/n10211 ), .CLK(clk), 
    .CIN1(\col_ctrl/n27088 ), .Q1(\power_pos_x[0] ), 
    .F1(\col_ctrl/n62_adj_2144[1] ), .COUT1(\col_ctrl/n16690 ), 
    .COUT0(\col_ctrl/n27088 ));
  SLICE_149 SLICE_149( .DI0(\col_ctrl/n62_adj_2146[10] ), 
    .D1(\col_ctrl/n27226 ), .D0(\col_ctrl/n16687 ), .C0(\col_ctrl/n657 ), 
    .B0(\y_padB[9] ), .CE(\col_ctrl/n4371 ), .LSR(\col_ctrl/n4563 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16687 ), .CIN1(\col_ctrl/n27226 ), .Q0(\y_padB[9] ), 
    .F0(\col_ctrl/n62_adj_2146[10] ), .COUT0(\col_ctrl/n27226 ));
  SLICE_150 SLICE_150( .DI1(\col_ctrl/n62_adj_2146[9] ), 
    .D1(\col_ctrl/n27220 ), .C1(\col_ctrl/n657 ), .B1(\y_padB[8] ), 
    .D0(\col_ctrl/n16685 ), .C0(\col_ctrl/n657 ), .B0(\y_padB[7] ), 
    .CE(\col_ctrl/n4371 ), .LSR(\col_ctrl/n4563 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16685 ), .CIN1(\col_ctrl/n27220 ), .Q1(\y_padB[8] ), 
    .F0(\col_ctrl/n62_adj_2146[8] ), .F1(\col_ctrl/n62_adj_2146[9] ), 
    .COUT1(\col_ctrl/n16687 ), .COUT0(\col_ctrl/n27220 ));
  SLICE_151 SLICE_151( .DI0(\col_ctrl/n62[10] ), .D1(\col_ctrl/n27229 ), 
    .D0(\col_ctrl/n16354 ), .C0(\col_ctrl/n563 ), .B0(\x_ball[9] ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN0(\col_ctrl/n16354 ), 
    .CIN1(\col_ctrl/n27229 ), .Q0(\x_ball[9] ), .F0(\col_ctrl/n62[10] ), 
    .COUT0(\col_ctrl/n27229 ));
  SLICE_152 SLICE_152( .DI0(\col_ctrl/n62_adj_2146[6] ), 
    .D1(\col_ctrl/n27205 ), .C1(\col_ctrl/n657 ), .B1(\y_padB[6] ), 
    .D0(\col_ctrl/n16683 ), .C0(\col_ctrl/n657 ), .B0(\y_padB[5] ), 
    .CE(\col_ctrl/n4371 ), .LSR(\col_ctrl/n4563 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16683 ), .CIN1(\col_ctrl/n27205 ), .Q0(\y_padB[5] ), 
    .F0(\col_ctrl/n62_adj_2146[6] ), .F1(\col_ctrl/n62_adj_2146[7] ), 
    .COUT1(\col_ctrl/n16685 ), .COUT0(\col_ctrl/n27205 ));
  SLICE_153 SLICE_153( .DI1(\col_ctrl/n62_adj_2146[5] ), 
    .D1(\col_ctrl/n27202 ), .C1(\col_ctrl/n657 ), .B1(\y_padB[4] ), 
    .D0(\col_ctrl/n16681 ), .C0(\col_ctrl/n657 ), .B0(\y_padB[3] ), 
    .CE(\col_ctrl/n4371 ), .LSR(\col_ctrl/n4563 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16681 ), .CIN1(\col_ctrl/n27202 ), .Q1(\y_padB[4] ), 
    .F0(\col_ctrl/n62_adj_2146[4] ), .F1(\col_ctrl/n62_adj_2146[5] ), 
    .COUT1(\col_ctrl/n16683 ), .COUT0(\col_ctrl/n27202 ));
  SLICE_154 SLICE_154( .DI1(\col_ctrl/n62_adj_2146[3] ), 
    .DI0(\col_ctrl/n62_adj_2146[2] ), .D1(\col_ctrl/n27193 ), 
    .C1(\col_ctrl/n657 ), .B1(\y_padB[2] ), .D0(\col_ctrl/n16679 ), 
    .C0(\col_ctrl/n1207 ), .B0(\y_padB[1] ), .CE(\col_ctrl/n4371 ), 
    .LSR(\col_ctrl/n4563 ), .CLK(clk), .CIN0(\col_ctrl/n16679 ), 
    .CIN1(\col_ctrl/n27193 ), .Q0(\y_padB[1] ), .Q1(\y_padB[2] ), 
    .F0(\col_ctrl/n62_adj_2146[2] ), .F1(\col_ctrl/n62_adj_2146[3] ), 
    .COUT1(\col_ctrl/n16681 ), .COUT0(\col_ctrl/n27193 ));
  SLICE_155 SLICE_155( .DI1(\col_ctrl/n62[9] ), .DI0(\col_ctrl/n62[8] ), 
    .D1(\col_ctrl/n27217 ), .C1(\col_ctrl/n563 ), .B1(\x_ball[8] ), 
    .D0(\col_ctrl/n16352 ), .C0(\col_ctrl/n563 ), .B0(\x_ball[7] ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN0(\col_ctrl/n16352 ), 
    .CIN1(\col_ctrl/n27217 ), .Q0(\x_ball[7] ), .Q1(\x_ball[8] ), 
    .F0(\col_ctrl/n62[8] ), .F1(\col_ctrl/n62[9] ), .COUT1(\col_ctrl/n16354 ), 
    .COUT0(\col_ctrl/n27217 ));
  SLICE_156 SLICE_156( .DI1(\col_ctrl/n62_adj_2146[1] ), 
    .D1(\col_ctrl/n27190 ), .C1(\col_ctrl/n1208 ), .B1(\p_padB_N_629[0] ), 
    .B0(\col_ctrl/n657 ), .CE(\col_ctrl/n4371 ), .LSR(\col_ctrl/n4563 ), 
    .CLK(clk), .CIN1(\col_ctrl/n27190 ), .Q1(\p_padB_N_629[0] ), 
    .F1(\col_ctrl/n62_adj_2146[1] ), .COUT1(\col_ctrl/n16679 ), 
    .COUT0(\col_ctrl/n27190 ));
  SLICE_157 SLICE_157( .DI1(\col_ctrl/n62[7] ), .DI0(\col_ctrl/n62[6] ), 
    .D1(\col_ctrl/n27214 ), .C1(\col_ctrl/n563 ), .B1(\x_ball[6] ), 
    .D0(\col_ctrl/n16350 ), .C0(\col_ctrl/n563 ), .B0(\x_ball[5] ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN0(\col_ctrl/n16350 ), 
    .CIN1(\col_ctrl/n27214 ), .Q0(\x_ball[5] ), .Q1(\x_ball[6] ), 
    .F0(\col_ctrl/n62[6] ), .F1(\col_ctrl/n62[7] ), .COUT1(\col_ctrl/n16352 ), 
    .COUT0(\col_ctrl/n27214 ));
  SLICE_158 SLICE_158( .DI0(\col_ctrl/n62_adj_2145[10] ), 
    .D1(\col_ctrl/n27187 ), .D0(\col_ctrl/n16676 ), .C0(\col_ctrl/n632 ), 
    .B0(\y_padA[9] ), .CE(\col_ctrl/n4370 ), .LSR(\col_ctrl/n4569 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16676 ), .CIN1(\col_ctrl/n27187 ), .Q0(\y_padA[9] ), 
    .F0(\col_ctrl/n62_adj_2145[10] ), .COUT0(\col_ctrl/n27187 ));
  SLICE_159 SLICE_159( .DI1(\col_ctrl/n62_adj_2145[9] ), 
    .D1(\col_ctrl/n27184 ), .C1(\col_ctrl/n632 ), .B1(\y_padA[8] ), 
    .D0(\col_ctrl/n16674 ), .C0(\col_ctrl/n632 ), .B0(\y_padA[7] ), 
    .CE(\col_ctrl/n4370 ), .LSR(\col_ctrl/n4569 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16674 ), .CIN1(\col_ctrl/n27184 ), .Q1(\y_padA[8] ), 
    .F0(\col_ctrl/n62_adj_2145[8] ), .F1(\col_ctrl/n62_adj_2145[9] ), 
    .COUT1(\col_ctrl/n16676 ), .COUT0(\col_ctrl/n27184 ));
  SLICE_160 SLICE_160( .DI1(\col_ctrl/n62[5] ), .DI0(\col_ctrl/n62[4] ), 
    .D1(\col_ctrl/n27211 ), .C1(\col_ctrl/n563 ), .B1(\x_ball[4] ), 
    .D0(\col_ctrl/n16348 ), .C0(\col_ctrl/n563 ), .B0(\x_ball[3] ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN0(\col_ctrl/n16348 ), 
    .CIN1(\col_ctrl/n27211 ), .Q0(\x_ball[3] ), .Q1(\x_ball[4] ), 
    .F0(\col_ctrl/n62[4] ), .F1(\col_ctrl/n62[5] ), .COUT1(\col_ctrl/n16350 ), 
    .COUT0(\col_ctrl/n27211 ));
  SLICE_161 SLICE_161( .DI0(\col_ctrl/n62_adj_2145[6] ), 
    .D1(\col_ctrl/n27181 ), .C1(\col_ctrl/n632 ), .B1(\y_padA[6] ), 
    .D0(\col_ctrl/n16672 ), .C0(\col_ctrl/n632 ), .B0(\y_padA[5] ), 
    .CE(\col_ctrl/n4370 ), .LSR(\col_ctrl/n4569 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16672 ), .CIN1(\col_ctrl/n27181 ), .Q0(\y_padA[5] ), 
    .F0(\col_ctrl/n62_adj_2145[6] ), .F1(\col_ctrl/n62_adj_2145[7] ), 
    .COUT1(\col_ctrl/n16674 ), .COUT0(\col_ctrl/n27181 ));
  SLICE_162 SLICE_162( .DI1(\col_ctrl/n62_adj_2145[5] ), 
    .D1(\col_ctrl/n27178 ), .C1(\col_ctrl/n632 ), .B1(\y_padA[4] ), 
    .D0(\col_ctrl/n16670 ), .C0(\col_ctrl/n632 ), .B0(\y_padA[3] ), 
    .CE(\col_ctrl/n4370 ), .LSR(\col_ctrl/n4569 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16670 ), .CIN1(\col_ctrl/n27178 ), .Q1(\y_padA[4] ), 
    .F0(\col_ctrl/n62_adj_2145[4] ), .F1(\col_ctrl/n62_adj_2145[5] ), 
    .COUT1(\col_ctrl/n16672 ), .COUT0(\col_ctrl/n27178 ));
  SLICE_163 SLICE_163( .DI1(\col_ctrl/n62_adj_2145[3] ), 
    .DI0(\col_ctrl/n62_adj_2145[2] ), .D1(\col_ctrl/n27160 ), 
    .C1(\col_ctrl/n632 ), .B1(\y_padA[2] ), .D0(\col_ctrl/n16668 ), 
    .C0(\col_ctrl/n1228 ), .B0(\y_padA[1] ), .CE(\col_ctrl/n4370 ), 
    .LSR(\col_ctrl/n4569 ), .CLK(clk), .CIN0(\col_ctrl/n16668 ), 
    .CIN1(\col_ctrl/n27160 ), .Q0(\y_padA[1] ), .Q1(\y_padA[2] ), 
    .F0(\col_ctrl/n62_adj_2145[2] ), .F1(\col_ctrl/n62_adj_2145[3] ), 
    .COUT1(\col_ctrl/n16670 ), .COUT0(\col_ctrl/n27160 ));
  SLICE_164 SLICE_164( .DI1(\col_ctrl/n62[3] ), .DI0(\col_ctrl/n62[2] ), 
    .D1(\col_ctrl/n27208 ), .C1(\col_ctrl/n563 ), .B1(\x_ball[2] ), 
    .D0(\col_ctrl/n16346 ), .C0(\col_ctrl/n1371[1] ), .B0(\x_ball[1] ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN0(\col_ctrl/n16346 ), 
    .CIN1(\col_ctrl/n27208 ), .Q0(\x_ball[1] ), .Q1(\x_ball[2] ), 
    .F0(\col_ctrl/n62[2] ), .F1(\col_ctrl/n62[3] ), .COUT1(\col_ctrl/n16348 ), 
    .COUT0(\col_ctrl/n27208 ));
  SLICE_165 SLICE_165( .DI1(\col_ctrl/n62_adj_2145[1] ), 
    .D1(\col_ctrl/n27157 ), .C1(\col_ctrl/n1229 ), .B1(\p_padA_N_440[0] ), 
    .B0(\col_ctrl/n632 ), .CE(\col_ctrl/n4370 ), .LSR(\col_ctrl/n4569 ), 
    .CLK(clk), .CIN1(\col_ctrl/n27157 ), .Q1(\p_padA_N_440[0] ), 
    .F1(\col_ctrl/n62_adj_2145[1] ), .COUT1(\col_ctrl/n16668 ), 
    .COUT0(\col_ctrl/n27157 ));
  SLICE_166 SLICE_166( .DI1(\col_ctrl/n62[1] ), .D1(\col_ctrl/n26998 ), 
    .C1(\col_ctrl/n1371[0] ), .B1(\x_ball[0] ), .B0(\col_ctrl/n563 ), 
    .CE(game_en), .LSR(\col_ctrl/n4441 ), .CLK(clk), .CIN1(\col_ctrl/n26998 ), 
    .Q1(\x_ball[0] ), .F1(\col_ctrl/n62[1] ), .COUT1(\col_ctrl/n16346 ), 
    .COUT0(\col_ctrl/n26998 ));
  SLICE_167 SLICE_167( .DI1(\col_ctrl/n65[14] ), .DI0(\col_ctrl/n65[13] ), 
    .D1(\col_ctrl/n27607 ), .C1(\col_ctrl/powercount[14] ), 
    .D0(\col_ctrl/n16664 ), .C0(\col_ctrl/powercount[13] ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16664 ), .CIN1(\col_ctrl/n27607 ), 
    .Q0(\col_ctrl/powercount[13] ), .Q1(\col_ctrl/powercount[14] ), 
    .F0(\col_ctrl/n65[13] ), .F1(\col_ctrl/n65[14] ), 
    .COUT0(\col_ctrl/n27607 ));
  SLICE_168 SLICE_168( .DI1(\col_ctrl/n65[12] ), .DI0(\col_ctrl/n65[11] ), 
    .D1(\col_ctrl/n27601 ), .C1(\col_ctrl/powercount[12] ), 
    .D0(\col_ctrl/n16662 ), .C0(\col_ctrl/powercount[11] ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16662 ), .CIN1(\col_ctrl/n27601 ), 
    .Q0(\col_ctrl/powercount[11] ), .Q1(\col_ctrl/powercount[12] ), 
    .F0(\col_ctrl/n65[11] ), .F1(\col_ctrl/n65[12] ), 
    .COUT1(\col_ctrl/n16664 ), .COUT0(\col_ctrl/n27601 ));
  SLICE_169 SLICE_169( .DI1(\col_ctrl/n65[10] ), .DI0(\col_ctrl/n65[9] ), 
    .D1(\col_ctrl/n27598 ), .C1(\col_ctrl/powercount[10] ), 
    .D0(\col_ctrl/n16660 ), .C0(\col_ctrl/powercount[9] ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16660 ), .CIN1(\col_ctrl/n27598 ), 
    .Q0(\col_ctrl/powercount[9] ), .Q1(\col_ctrl/powercount[10] ), 
    .F0(\col_ctrl/n65[9] ), .F1(\col_ctrl/n65[10] ), .COUT1(\col_ctrl/n16662 ), 
    .COUT0(\col_ctrl/n27598 ));
  SLICE_170 SLICE_170( .DI1(\col_ctrl/n65[8] ), .DI0(\col_ctrl/n65[7] ), 
    .D1(\col_ctrl/n27595 ), .C1(\col_ctrl/powercount[8] ), 
    .D0(\col_ctrl/n16658 ), .C0(\col_ctrl/powercount[7] ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16658 ), .CIN1(\col_ctrl/n27595 ), 
    .Q0(\col_ctrl/powercount[7] ), .Q1(\col_ctrl/powercount[8] ), 
    .F0(\col_ctrl/n65[7] ), .F1(\col_ctrl/n65[8] ), .COUT1(\col_ctrl/n16660 ), 
    .COUT0(\col_ctrl/n27595 ));
  SLICE_171 SLICE_171( .DI1(\col_ctrl/n65[6] ), .DI0(\col_ctrl/n65[5] ), 
    .D1(\col_ctrl/n27592 ), .C1(\col_ctrl/powercount[6] ), 
    .D0(\col_ctrl/n16656 ), .C0(\col_ctrl/powercount[5] ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16656 ), .CIN1(\col_ctrl/n27592 ), 
    .Q0(\col_ctrl/powercount[5] ), .Q1(\col_ctrl/powercount[6] ), 
    .F0(\col_ctrl/n65[5] ), .F1(\col_ctrl/n65[6] ), .COUT1(\col_ctrl/n16658 ), 
    .COUT0(\col_ctrl/n27592 ));
  SLICE_172 SLICE_172( .D1(\col_ctrl/n27139 ), .B1(\y_padA[9] ), 
    .D0(\col_ctrl/n16446 ), .B0(\y_padA[8] ), .CIN0(\col_ctrl/n16446 ), 
    .CIN1(\col_ctrl/n27139 ), .F0(\power_en_N_1887[8] ), 
    .F1(\power_en_N_1887[9] ), .COUT1(\power_en_N_1887[10] ), 
    .COUT0(\col_ctrl/n27139 ));
  SLICE_173 SLICE_173( .DI1(\col_ctrl/n65[4] ), .DI0(\col_ctrl/n65[3] ), 
    .D1(\col_ctrl/n27589 ), .C1(\col_ctrl/powercount[4] ), 
    .D0(\col_ctrl/n16654 ), .C0(\col_ctrl/n12_adj_2114 ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16654 ), .CIN1(\col_ctrl/n27589 ), 
    .Q0(\col_ctrl/n12_adj_2114 ), .Q1(\col_ctrl/powercount[4] ), 
    .F0(\col_ctrl/n65[3] ), .F1(\col_ctrl/n65[4] ), .COUT1(\col_ctrl/n16656 ), 
    .COUT0(\col_ctrl/n27589 ));
  SLICE_174 SLICE_174( .D1(\col_ctrl/n27136 ), .C1(\col_ctrl/n860[7] ), 
    .B1(\y_padA[7] ), .D0(\col_ctrl/n16444 ), .C0(\col_ctrl/n860[6] ), 
    .B0(\y_padA[6] ), .CIN0(\col_ctrl/n16444 ), .CIN1(\col_ctrl/n27136 ), 
    .F0(\power_en_N_1887[6] ), .F1(\power_en_N_1887[7] ), 
    .COUT1(\col_ctrl/n16446 ), .COUT0(\col_ctrl/n27136 ));
  SLICE_175 SLICE_175( .DI1(\col_ctrl/n65[2] ), .DI0(\col_ctrl/n65[1] ), 
    .D1(\col_ctrl/n27586 ), .C1(\col_ctrl/n13_adj_2111 ), 
    .D0(\col_ctrl/n16652 ), .C0(\col_ctrl/n14_adj_2113 ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN0(\col_ctrl/n16652 ), .CIN1(\col_ctrl/n27586 ), 
    .Q0(\col_ctrl/n14_adj_2113 ), .Q1(\col_ctrl/n13_adj_2111 ), 
    .F0(\col_ctrl/n65[1] ), .F1(\col_ctrl/n65[2] ), .COUT1(\col_ctrl/n16654 ), 
    .COUT0(\col_ctrl/n27586 ));
  SLICE_176 SLICE_176( .D1(\col_ctrl/n27133 ), .C1(\col_ctrl/n860[5] ), 
    .B1(\y_padA[5] ), .D0(\col_ctrl/n16442 ), .C0(\col_ctrl/n860[4] ), 
    .B0(\y_padA[4] ), .CIN0(\col_ctrl/n16442 ), .CIN1(\col_ctrl/n27133 ), 
    .F0(\power_en_N_1887[4] ), .F1(\power_en_N_1887[5] ), 
    .COUT1(\col_ctrl/n16444 ), .COUT0(\col_ctrl/n27133 ));
  SLICE_177 SLICE_177( .D1(\col_ctrl/n27130 ), .B1(\y_padA[3] ), 
    .D0(\col_ctrl/n16440 ), .C0(\j06_pad.vcc ), .B0(\y_padA[2] ), 
    .CIN0(\col_ctrl/n16440 ), .CIN1(\col_ctrl/n27130 ), 
    .F0(\power_en_N_1887[2] ), .F1(\power_en_N_1887[3] ), 
    .COUT1(\col_ctrl/n16442 ), .COUT0(\col_ctrl/n27130 ));
  SLICE_178 SLICE_178( .D1(\col_ctrl/n27127 ), .C1(\col_ctrl/n860[1] ), 
    .B1(\y_padA[1] ), .CIN1(\col_ctrl/n27127 ), .F1(\power_en_N_1887[1] ), 
    .COUT1(\col_ctrl/n16440 ), .COUT0(\col_ctrl/n27127 ));
  SLICE_179 SLICE_179( .DI1(\col_ctrl/n65[0] ), .D1(\col_ctrl/n27022 ), 
    .C1(\col_ctrl/n15_adj_2063 ), .B1(\j06_pad.vcc ), .CE(game_en), 
    .LSR(n4464), .CLK(clk), .CIN1(\col_ctrl/n27022 ), 
    .Q1(\col_ctrl/n15_adj_2063 ), .F1(\col_ctrl/n65[0] ), 
    .COUT1(\col_ctrl/n16652 ), .COUT0(\col_ctrl/n27022 ));
  SLICE_180 SLICE_180( .DI0(\col_ctrl/n53[11] ), .D1(\col_ctrl/n27604 ), 
    .D0(\col_ctrl/n16649 ), .C0(\col_ctrl/poweroffcount[11] ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16649 ), .CIN1(\col_ctrl/n27604 ), 
    .Q0(\col_ctrl/poweroffcount[11] ), .F0(\col_ctrl/n53[11] ), 
    .COUT0(\col_ctrl/n27604 ));
  SLICE_181 SLICE_181( .DI1(\col_ctrl/n53[10] ), .DI0(\col_ctrl/n53[9] ), 
    .D1(\col_ctrl/n27289 ), .C1(\col_ctrl/poweroffcount[10] ), 
    .D0(\col_ctrl/n16647 ), .C0(\col_ctrl/poweroffcount[9] ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16647 ), .CIN1(\col_ctrl/n27289 ), 
    .Q0(\col_ctrl/poweroffcount[9] ), .Q1(\col_ctrl/poweroffcount[10] ), 
    .F0(\col_ctrl/n53[9] ), .F1(\col_ctrl/n53[10] ), .COUT1(\col_ctrl/n16649 ), 
    .COUT0(\col_ctrl/n27289 ));
  SLICE_182 SLICE_182( .DI1(\col_ctrl/n53[8] ), .DI0(\col_ctrl/n53[7] ), 
    .D1(\col_ctrl/n27175 ), .C1(\col_ctrl/poweroffcount[8] ), 
    .D0(\col_ctrl/n16645 ), .C0(\col_ctrl/poweroffcount[7] ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16645 ), .CIN1(\col_ctrl/n27175 ), 
    .Q0(\col_ctrl/poweroffcount[7] ), .Q1(\col_ctrl/poweroffcount[8] ), 
    .F0(\col_ctrl/n53[7] ), .F1(\col_ctrl/n53[8] ), .COUT1(\col_ctrl/n16647 ), 
    .COUT0(\col_ctrl/n27175 ));
  SLICE_183 SLICE_183( .DI1(\col_ctrl/n53[6] ), .DI0(\col_ctrl/n53[5] ), 
    .D1(\col_ctrl/n27172 ), .C1(\col_ctrl/poweroffcount[6] ), 
    .D0(\col_ctrl/n16643 ), .C0(\col_ctrl/poweroffcount[5] ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16643 ), .CIN1(\col_ctrl/n27172 ), 
    .Q0(\col_ctrl/poweroffcount[5] ), .Q1(\col_ctrl/poweroffcount[6] ), 
    .F0(\col_ctrl/n53[5] ), .F1(\col_ctrl/n53[6] ), .COUT1(\col_ctrl/n16645 ), 
    .COUT0(\col_ctrl/n27172 ));
  SLICE_184 SLICE_184( .DI1(\col_ctrl/n53[4] ), .DI0(\col_ctrl/n53[3] ), 
    .D1(\col_ctrl/n27169 ), .C1(\col_ctrl/poweroffcount[4] ), 
    .D0(\col_ctrl/n16641 ), .C0(\col_ctrl/poweroffcount[3] ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16641 ), .CIN1(\col_ctrl/n27169 ), 
    .Q0(\col_ctrl/poweroffcount[3] ), .Q1(\col_ctrl/poweroffcount[4] ), 
    .F0(\col_ctrl/n53[3] ), .F1(\col_ctrl/n53[4] ), .COUT1(\col_ctrl/n16643 ), 
    .COUT0(\col_ctrl/n27169 ));
  SLICE_185 SLICE_185( .DI1(\col_ctrl/n53[2] ), .DI0(\col_ctrl/n53[1] ), 
    .D1(\col_ctrl/n27166 ), .C1(\col_ctrl/n10_adj_2100 ), 
    .D0(\col_ctrl/n16639 ), .C0(\col_ctrl/n11_adj_2101 ), 
    .CE(\col_ctrl/n4386 ), .LSR(\col_ctrl/n4480 ), .CLK(clk), 
    .CIN0(\col_ctrl/n16639 ), .CIN1(\col_ctrl/n27166 ), 
    .Q0(\col_ctrl/n11_adj_2101 ), .Q1(\col_ctrl/n10_adj_2100 ), 
    .F0(\col_ctrl/n53[1] ), .F1(\col_ctrl/n53[2] ), .COUT1(\col_ctrl/n16641 ), 
    .COUT0(\col_ctrl/n27166 ));
  SLICE_186 SLICE_186( .DI1(\col_ctrl/n53[0] ), .D1(\col_ctrl/n27163 ), 
    .C1(\col_ctrl/n12 ), .B1(\j06_pad.vcc ), .CE(\col_ctrl/n4386 ), 
    .LSR(\col_ctrl/n4480 ), .CLK(clk), .CIN1(\col_ctrl/n27163 ), 
    .Q1(\col_ctrl/n12 ), .F1(\col_ctrl/n53[0] ), .COUT1(\col_ctrl/n16639 ), 
    .COUT0(\col_ctrl/n27163 ));
  SLICE_187 SLICE_187( .DI1(\rst_gen_inst/n137[22] ), 
    .DI0(\rst_gen_inst/n137[21] ), .D1(\rst_gen_inst/n27322 ), 
    .B1(\rst_gen_inst/rst_cnt[22]_2 ), .D0(\rst_gen_inst/n16377 ), 
    .B0(\rst_cnt[21] ), .CE(n1933), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n16377 ), .CIN1(\rst_gen_inst/n27322 ), 
    .Q0(\rst_cnt[21] ), .Q1(\rst_gen_inst/rst_cnt[22]_2 ), 
    .F0(\rst_gen_inst/n137[21] ), .F1(\rst_gen_inst/n137[22] ), 
    .COUT1(\rst_gen_inst/n16379 ), .COUT0(\rst_gen_inst/n27322 ));
  SLICE_188 SLICE_188( .DI1(\rst_gen_inst/n137[20] ), 
    .DI0(\rst_gen_inst/n137[19] ), .D1(\rst_gen_inst/n27319 ), 
    .B1(\rst_cnt[20] ), .D0(\rst_gen_inst/n16375 ), 
    .B0(\rst_gen_inst/rst_cnt[19]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16375 ), .CIN1(\rst_gen_inst/n27319 ), 
    .Q0(\rst_gen_inst/rst_cnt[19]_2 ), .Q1(\rst_cnt[20] ), 
    .F0(\rst_gen_inst/n137[19] ), .F1(\rst_gen_inst/n137[20] ), 
    .COUT1(\rst_gen_inst/n16377 ), .COUT0(\rst_gen_inst/n27319 ));
  SLICE_189 SLICE_189( .DI1(\rst_gen_inst/n137[18] ), 
    .DI0(\rst_gen_inst/n137[17] ), .D1(\rst_gen_inst/n27316 ), 
    .B1(\rst_gen_inst/rst_cnt[18]_2 ), .D0(\rst_gen_inst/n16373 ), 
    .B0(\rst_gen_inst/rst_cnt[17]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16373 ), .CIN1(\rst_gen_inst/n27316 ), 
    .Q0(\rst_gen_inst/rst_cnt[17]_2 ), .Q1(\rst_gen_inst/rst_cnt[18]_2 ), 
    .F0(\rst_gen_inst/n137[17] ), .F1(\rst_gen_inst/n137[18] ), 
    .COUT1(\rst_gen_inst/n16375 ), .COUT0(\rst_gen_inst/n27316 ));
  SLICE_190 SLICE_190( .DI1(\rst_gen_inst/n137[16] ), 
    .DI0(\rst_gen_inst/n137[15] ), .D1(\rst_gen_inst/n27313 ), 
    .B1(\rst_gen_inst/rst_cnt[16]_2 ), .D0(\rst_gen_inst/n16371 ), 
    .B0(\rst_gen_inst/rst_cnt[15]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16371 ), .CIN1(\rst_gen_inst/n27313 ), 
    .Q0(\rst_gen_inst/rst_cnt[15]_2 ), .Q1(\rst_gen_inst/rst_cnt[16]_2 ), 
    .F0(\rst_gen_inst/n137[15] ), .F1(\rst_gen_inst/n137[16] ), 
    .COUT1(\rst_gen_inst/n16373 ), .COUT0(\rst_gen_inst/n27313 ));
  SLICE_191 SLICE_191( .DI1(\rst_gen_inst/n137[14] ), 
    .DI0(\rst_gen_inst/n137[13] ), .D1(\rst_gen_inst/n27310 ), 
    .B1(\rst_gen_inst/rst_cnt[14]_2 ), .D0(\rst_gen_inst/n16369 ), 
    .B0(\rst_cnt[13] ), .CE(n1933), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n16369 ), .CIN1(\rst_gen_inst/n27310 ), 
    .Q0(\rst_cnt[13] ), .Q1(\rst_gen_inst/rst_cnt[14]_2 ), 
    .F0(\rst_gen_inst/n137[13] ), .F1(\rst_gen_inst/n137[14] ), 
    .COUT1(\rst_gen_inst/n16371 ), .COUT0(\rst_gen_inst/n27310 ));
  SLICE_192 SLICE_192( .DI1(\rst_gen_inst/n137[12] ), 
    .DI0(\rst_gen_inst/n137[11] ), .D1(\rst_gen_inst/n27307 ), 
    .B1(\rst_cnt[12] ), .D0(\rst_gen_inst/n16367 ), 
    .B0(\rst_gen_inst/rst_cnt[11]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16367 ), .CIN1(\rst_gen_inst/n27307 ), 
    .Q0(\rst_gen_inst/rst_cnt[11]_2 ), .Q1(\rst_cnt[12] ), 
    .F0(\rst_gen_inst/n137[11] ), .F1(\rst_gen_inst/n137[12] ), 
    .COUT1(\rst_gen_inst/n16369 ), .COUT0(\rst_gen_inst/n27307 ));
  SLICE_193 SLICE_193( .DI1(\rst_gen_inst/n137[10] ), 
    .DI0(\rst_gen_inst/n137[9] ), .D1(\rst_gen_inst/n27304 ), 
    .B1(\rst_gen_inst/rst_cnt[10]_2 ), .D0(\rst_gen_inst/n16365 ), 
    .B0(\rst_gen_inst/rst_cnt[9]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16365 ), .CIN1(\rst_gen_inst/n27304 ), 
    .Q0(\rst_gen_inst/rst_cnt[9]_2 ), .Q1(\rst_gen_inst/rst_cnt[10]_2 ), 
    .F0(\rst_gen_inst/n137[9] ), .F1(\rst_gen_inst/n137[10] ), 
    .COUT1(\rst_gen_inst/n16367 ), .COUT0(\rst_gen_inst/n27304 ));
  SLICE_194 SLICE_194( .DI1(\rst_gen_inst/n137[8] ), 
    .DI0(\rst_gen_inst/n137[7] ), .D1(\rst_gen_inst/n27301 ), 
    .B1(\rst_gen_inst/rst_cnt[8]_2 ), .D0(\rst_gen_inst/n16363 ), 
    .B0(\rst_gen_inst/rst_cnt[7]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16363 ), .CIN1(\rst_gen_inst/n27301 ), 
    .Q0(\rst_gen_inst/rst_cnt[7]_2 ), .Q1(\rst_gen_inst/rst_cnt[8]_2 ), 
    .F0(\rst_gen_inst/n137[7] ), .F1(\rst_gen_inst/n137[8] ), 
    .COUT1(\rst_gen_inst/n16365 ), .COUT0(\rst_gen_inst/n27301 ));
  SLICE_195 SLICE_195( .DI1(\rst_gen_inst/n137[6] ), 
    .DI0(\rst_gen_inst/n137[5] ), .D1(\rst_gen_inst/n27298 ), 
    .B1(\rst_gen_inst/rst_cnt[6]_2 ), .D0(\rst_gen_inst/n16361 ), 
    .B0(\rst_cnt[5] ), .CE(n1933), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n16361 ), .CIN1(\rst_gen_inst/n27298 ), 
    .Q0(\rst_cnt[5] ), .Q1(\rst_gen_inst/rst_cnt[6]_2 ), 
    .F0(\rst_gen_inst/n137[5] ), .F1(\rst_gen_inst/n137[6] ), 
    .COUT1(\rst_gen_inst/n16363 ), .COUT0(\rst_gen_inst/n27298 ));
  SLICE_196 SLICE_196( .DI1(\rst_gen_inst/n137[4] ), 
    .DI0(\rst_gen_inst/n137[3] ), .D1(\rst_gen_inst/n27295 ), 
    .B1(\rst_cnt[4] ), .D0(\rst_gen_inst/n16359 ), 
    .B0(\rst_gen_inst/rst_cnt[3]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16359 ), .CIN1(\rst_gen_inst/n27295 ), 
    .Q0(\rst_gen_inst/rst_cnt[3]_2 ), .Q1(\rst_cnt[4] ), 
    .F0(\rst_gen_inst/n137[3] ), .F1(\rst_gen_inst/n137[4] ), 
    .COUT1(\rst_gen_inst/n16361 ), .COUT0(\rst_gen_inst/n27295 ));
  SLICE_197 SLICE_197( .DI1(\rst_gen_inst/n137[2] ), 
    .DI0(\rst_gen_inst/n137[1] ), .D1(\rst_gen_inst/n27292 ), 
    .B1(\rst_gen_inst/rst_cnt[2]_2 ), .D0(\rst_gen_inst/n16357 ), 
    .B0(\rst_cnt[1] ), .CE(n1933), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n16357 ), .CIN1(\rst_gen_inst/n27292 ), 
    .Q0(\rst_cnt[1] ), .Q1(\rst_gen_inst/rst_cnt[2]_2 ), 
    .F0(\rst_gen_inst/n137[1] ), .F1(\rst_gen_inst/n137[2] ), 
    .COUT1(\rst_gen_inst/n16359 ), .COUT0(\rst_gen_inst/n27292 ));
  SLICE_198 SLICE_198( .DI1(\rst_gen_inst/n137[0] ), 
    .D1(\rst_gen_inst/n27142 ), .C1(lock), .B1(\rst_cnt[0] ), .CE(n1933), 
    .LSR(rst_cnt_25__N_58), .CLK(clk), .CIN1(\rst_gen_inst/n27142 ), 
    .Q1(\rst_cnt[0] ), .F1(\rst_gen_inst/n137[0] ), 
    .COUT1(\rst_gen_inst/n16357 ), .COUT0(\rst_gen_inst/n27142 ));
  SLICE_199 SLICE_199( .DI0(\rst_gen_inst/n137[25] ), 
    .D1(\rst_gen_inst/n27328 ), .D0(\rst_gen_inst/n16381 ), .B0(\rst_cnt[25] ), 
    .CE(n1933), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n16381 ), .CIN1(\rst_gen_inst/n27328 ), 
    .Q0(\rst_cnt[25] ), .F0(\rst_gen_inst/n137[25] ), 
    .COUT0(\rst_gen_inst/n27328 ));
  SLICE_200 SLICE_200( .DI1(\rst_gen_inst/n137[24] ), 
    .DI0(\rst_gen_inst/n137[23] ), .D1(\rst_gen_inst/n27325 ), 
    .B1(\rst_cnt[24] ), .D0(\rst_gen_inst/n16379 ), 
    .B0(\rst_gen_inst/rst_cnt[23]_2 ), .CE(n1933), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n16379 ), .CIN1(\rst_gen_inst/n27325 ), 
    .Q0(\rst_gen_inst/rst_cnt[23]_2 ), .Q1(\rst_cnt[24] ), 
    .F0(\rst_gen_inst/n137[23] ), .F1(\rst_gen_inst/n137[24] ), 
    .COUT1(\rst_gen_inst/n16381 ), .COUT0(\rst_gen_inst/n27325 ));
  SLICE_201 SLICE_201( .DI0(\vga_ctrl/n45[9] ), .D1(\vga_ctrl/n27247 ), 
    .D0(\vga_ctrl/n16592 ), .C0(\ypix[9] ), .CE(\vga_ctrl/n4394 ), 
    .LSR(\vga_ctrl/n4530 ), .CLK(clk), .CIN0(\vga_ctrl/n16592 ), 
    .CIN1(\vga_ctrl/n27247 ), .Q0(\ypix[9] ), .F0(\vga_ctrl/n45[9] ), 
    .COUT0(\vga_ctrl/n27247 ));
  SLICE_202 SLICE_202( .DI1(\vga_ctrl/n45[8] ), .DI0(\vga_ctrl/n45[7] ), 
    .D1(\vga_ctrl/n27238 ), .C1(\ypix[8] ), .D0(\vga_ctrl/n16590 ), 
    .C0(\ypix[7] ), .CE(\vga_ctrl/n4394 ), .LSR(\vga_ctrl/n4530 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16590 ), .CIN1(\vga_ctrl/n27238 ), .Q0(\ypix[7] ), 
    .Q1(\ypix[8] ), .F0(\vga_ctrl/n45[7] ), .F1(\vga_ctrl/n45[8] ), 
    .COUT1(\vga_ctrl/n16592 ), .COUT0(\vga_ctrl/n27238 ));
  SLICE_203 SLICE_203( .DI1(\vga_ctrl/n45[6] ), .DI0(\vga_ctrl/n45[5] ), 
    .D1(\vga_ctrl/n27199 ), .C1(\ypix[6] ), .D0(\vga_ctrl/n16588 ), 
    .C0(\ypix[5] ), .CE(\vga_ctrl/n4394 ), .LSR(\vga_ctrl/n4530 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16588 ), .CIN1(\vga_ctrl/n27199 ), .Q0(\ypix[5] ), 
    .Q1(\ypix[6] ), .F0(\vga_ctrl/n45[5] ), .F1(\vga_ctrl/n45[6] ), 
    .COUT1(\vga_ctrl/n16590 ), .COUT0(\vga_ctrl/n27199 ));
  SLICE_204 SLICE_204( .DI1(\vga_ctrl/n45[4] ), .DI0(\vga_ctrl/n45[3] ), 
    .D1(\vga_ctrl/n27196 ), .C1(\ypix[4] ), .D0(\vga_ctrl/n16586 ), 
    .C0(\ypix[3] ), .CE(\vga_ctrl/n4394 ), .LSR(\vga_ctrl/n4530 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16586 ), .CIN1(\vga_ctrl/n27196 ), .Q0(\ypix[3] ), 
    .Q1(\ypix[4] ), .F0(\vga_ctrl/n45[3] ), .F1(\vga_ctrl/n45[4] ), 
    .COUT1(\vga_ctrl/n16588 ), .COUT0(\vga_ctrl/n27196 ));
  SLICE_205 SLICE_205( .DI1(\vga_ctrl/n45[2] ), .DI0(\vga_ctrl/n45[1] ), 
    .D1(\vga_ctrl/n27085 ), .C1(\ypix[2] ), .D0(\vga_ctrl/n16584 ), 
    .C0(\ypix[1] ), .CE(\vga_ctrl/n4394 ), .LSR(\vga_ctrl/n4530 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16584 ), .CIN1(\vga_ctrl/n27085 ), .Q0(\ypix[1] ), 
    .Q1(\ypix[2] ), .F0(\vga_ctrl/n45[1] ), .F1(\vga_ctrl/n45[2] ), 
    .COUT1(\vga_ctrl/n16586 ), .COUT0(\vga_ctrl/n27085 ));
  SLICE_206 SLICE_206( .DI1(\vga_ctrl/n45[0] ), .D1(\vga_ctrl/n27082 ), 
    .C1(\ypix[0] ), .B1(\j06_pad.vcc ), .CE(\vga_ctrl/n4394 ), 
    .LSR(\vga_ctrl/n4530 ), .CLK(clk), .CIN1(\vga_ctrl/n27082 ), 
    .Q1(\ypix[0] ), .F1(\vga_ctrl/n45[0] ), .COUT1(\vga_ctrl/n16584 ), 
    .COUT0(\vga_ctrl/n27082 ));
  SLICE_207 SLICE_207( .DI0(\vga_ctrl/n45_adj_2059[9] ), 
    .D1(\vga_ctrl/n27286 ), .D0(\vga_ctrl/n16581 ), .C0(\xpix[9] ), 
    .LSR(\vga_ctrl/n4476 ), .CLK(clk), .CIN0(\vga_ctrl/n16581 ), 
    .CIN1(\vga_ctrl/n27286 ), .Q0(\xpix[9] ), .F0(\vga_ctrl/n45_adj_2059[9] ), 
    .COUT0(\vga_ctrl/n27286 ));
  SLICE_208 SLICE_208( .DI1(\vga_ctrl/n45_adj_2059[8] ), 
    .DI0(\vga_ctrl/n45_adj_2059[7] ), .D1(\vga_ctrl/n27283 ), .C1(\xpix[8] ), 
    .D0(\vga_ctrl/n16579 ), .C0(\xpix[7] ), .LSR(\vga_ctrl/n4476 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16579 ), .CIN1(\vga_ctrl/n27283 ), .Q0(\xpix[7] ), 
    .Q1(\xpix[8] ), .F0(\vga_ctrl/n45_adj_2059[7] ), 
    .F1(\vga_ctrl/n45_adj_2059[8] ), .COUT1(\vga_ctrl/n16581 ), 
    .COUT0(\vga_ctrl/n27283 ));
  SLICE_209 SLICE_209( .DI1(\vga_ctrl/n45_adj_2059[6] ), 
    .DI0(\vga_ctrl/n45_adj_2059[5] ), .D1(\vga_ctrl/n27280 ), .C1(\xpix[6] ), 
    .D0(\vga_ctrl/n16577 ), .C0(\xpix[5] ), .LSR(\vga_ctrl/n4476 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16577 ), .CIN1(\vga_ctrl/n27280 ), .Q0(\xpix[5] ), 
    .Q1(\xpix[6] ), .F0(\vga_ctrl/n45_adj_2059[5] ), 
    .F1(\vga_ctrl/n45_adj_2059[6] ), .COUT1(\vga_ctrl/n16579 ), 
    .COUT0(\vga_ctrl/n27280 ));
  SLICE_210 SLICE_210( .DI1(\vga_ctrl/n45_adj_2059[4] ), 
    .DI0(\vga_ctrl/n45_adj_2059[3] ), .D1(\vga_ctrl/n27277 ), .C1(\xpix[4] ), 
    .D0(\vga_ctrl/n16575 ), .C0(\xpix[3] ), .LSR(\vga_ctrl/n4476 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16575 ), .CIN1(\vga_ctrl/n27277 ), .Q0(\xpix[3] ), 
    .Q1(\xpix[4] ), .F0(\vga_ctrl/n45_adj_2059[3] ), 
    .F1(\vga_ctrl/n45_adj_2059[4] ), .COUT1(\vga_ctrl/n16577 ), 
    .COUT0(\vga_ctrl/n27277 ));
  SLICE_211 SLICE_211( .DI1(\vga_ctrl/n45_adj_2059[2] ), 
    .DI0(\vga_ctrl/n45_adj_2059[1] ), .D1(\vga_ctrl/n27274 ), .C1(\xpix[2] ), 
    .D0(\vga_ctrl/n16573 ), .C0(\xpix[1] ), .LSR(\vga_ctrl/n4476 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n16573 ), .CIN1(\vga_ctrl/n27274 ), .Q0(\xpix[1] ), 
    .Q1(\xpix[2] ), .F0(\vga_ctrl/n45_adj_2059[1] ), 
    .F1(\vga_ctrl/n45_adj_2059[2] ), .COUT1(\vga_ctrl/n16575 ), 
    .COUT0(\vga_ctrl/n27274 ));
  SLICE_212 SLICE_212( .DI1(\vga_ctrl/n45_adj_2059[0] ), 
    .D1(\vga_ctrl/n27271 ), .C1(\xpix[0] ), .B1(\j06_pad.vcc ), 
    .LSR(\vga_ctrl/n4476 ), .CLK(clk), .CIN1(\vga_ctrl/n27271 ), 
    .Q1(\xpix[0] ), .F1(\vga_ctrl/n45_adj_2059[0] ), .COUT1(\vga_ctrl/n16573 ), 
    .COUT0(\vga_ctrl/n27271 ));
  SLICE_213 SLICE_213( .DI0(gmv_flash_N_1235), .C0(n4445), .A0(gmv_flash), 
    .CE(pause_N_1207_c), .CLK(clk), .Q0(gmv_flash), .F0(gmv_flash_N_1235));
  SLICE_215 SLICE_215( .DI1(\col_ctrl/n19694 ), .DI0(\col_ctrl/n19782 ), 
    .D1(\power_type[1] ), .B1(\col_ctrl/power_spawn ), .A1(\power_type[0] ), 
    .D0(\power_type[0] ), .C0(\power_type[1] ), .A0(\col_ctrl/power_spawn ), 
    .CE(\col_ctrl/n4390 ), .LSR(n1961), .CLK(clk), .Q0(\power_type[0] ), 
    .Q1(\power_type[1] ), .F0(\col_ctrl/n19782 ), .F1(\col_ctrl/n19694 ));
  SLICE_216 SLICE_216( .DI1(\col_ctrl/n17[1] ), .DI0(\col_ctrl/n17[0] ), 
    .D1(\col_ctrl/wall_col_N_1546 ), .C1(\col_ctrl/scrB[0] ), 
    .A1(\col_ctrl/scrB[1] ), .D0(\col_ctrl/scrB[0] ), 
    .A0(\col_ctrl/wall_col_N_1546 ), .CE(\col_ctrl/n751 ), 
    .LSR(\col_ctrl/n4588 ), .CLK(clk), .Q0(\col_ctrl/scrB[0] ), 
    .Q1(\col_ctrl/scrB[1] ), .F0(\col_ctrl/n17[0] ), .F1(\col_ctrl/n17[1] ));
  SLICE_217 SLICE_217( .DI1(\col_ctrl/n643[1] ), .DI0(\col_ctrl/n643[3] ), 
    .D1(n593), .C1(\col_ctrl/n621 ), .B1(\col_ctrl/n52[0] ), 
    .D0(\col_ctrl/n52[2] ), .B0(\col_ctrl/n621 ), .A0(n593), 
    .CE(\col_ctrl/n4365 ), .LSR(\col_ctrl/n4438 ), .CLK(clk), .Q0(\y_ball[3] ), 
    .Q1(\y_ball[1] ), .F0(\col_ctrl/n643[3] ), .F1(\col_ctrl/n643[1] ));
  SLICE_218 SLICE_218( .DI1(\col_ctrl/n25[1] ), .DI0(\col_ctrl/n25[0] ), 
    .D1(\col_ctrl/pad_col ), .C1(\col_ctrl/buzzcount[1] ), 
    .B1(\col_ctrl/wall_col ), .A1(\col_ctrl/buzzcount[0] ), 
    .C0(\col_ctrl/pad_col ), .B0(\col_ctrl/buzzcount[0] ), 
    .A0(\col_ctrl/wall_col ), .CE(\col_ctrl/n4383 ), .LSR(\col_ctrl/n4498 ), 
    .CLK(clk), .Q0(\col_ctrl/buzzcount[0] ), .Q1(\col_ctrl/buzzcount[1] ), 
    .F0(\col_ctrl/n25[0] ), .F1(\col_ctrl/n25[1] ));
  SLICE_219 SLICE_219( .DI1(\col_ctrl/n17_adj_2147[1] ), 
    .DI0(\col_ctrl/n18134 ), .D1(\scrA[1] ), .C1(\scrA[0] ), 
    .A1(\col_ctrl/n18123 ), .D0(\col_ctrl/n6_adj_2131 ), .C0(\col_ctrl/n4279 ), 
    .B0(\scrA[0] ), .A0(\col_ctrl/n4038 ), .CE(\col_ctrl/n749 ), 
    .LSR(\col_ctrl/n4587 ), .CLK(clk), .Q0(\scrA[0] ), .Q1(\scrA[1] ), 
    .F0(\col_ctrl/n18134 ), .F1(\col_ctrl/n17_adj_2147[1] ));
  SLICE_230 SLICE_230( .DI1(\col_ctrl/n643[5] ), .DI0(\col_ctrl/n643[6] ), 
    .C1(\col_ctrl/n621 ), .B1(n593), .A1(\col_ctrl/n52[4] ), 
    .D0(\col_ctrl/n621 ), .C0(n593), .A0(\col_ctrl/n52[5] ), 
    .CE(\col_ctrl/n4365 ), .LSR(\col_ctrl/n4438 ), .CLK(clk), .Q0(\y_ball[6] ), 
    .Q1(\y_ball[5] ), .F0(\col_ctrl/n643[6] ), .F1(\col_ctrl/n643[5] ));
  SLICE_235 SLICE_235( .DI1(\col_ctrl/n25[3] ), .DI0(\col_ctrl/n25[2] ), 
    .D1(\col_ctrl/buzzcount[3] ), .C1(\col_ctrl/buzzcount[2] ), 
    .A1(\col_ctrl/n16218 ), .D0(\col_ctrl/n16218 ), 
    .B0(\col_ctrl/buzzcount[2] ), .CE(\col_ctrl/n4383 ), 
    .LSR(\col_ctrl/n4498 ), .CLK(clk), .Q0(\col_ctrl/buzzcount[2] ), 
    .Q1(\col_ctrl/buzzcount[3] ), .F0(\col_ctrl/n25[2] ), 
    .F1(\col_ctrl/n25[3] ));
  SLICE_239 SLICE_239( .DI0(\col_ctrl/n25[4] ), .D0(\col_ctrl/buzzcount[2] ), 
    .C0(\col_ctrl/buzzcount[4] ), .B0(\col_ctrl/n16218 ), 
    .A0(\col_ctrl/buzzcount[3] ), .CE(\col_ctrl/n4383 ), 
    .LSR(\col_ctrl/n4498 ), .CLK(clk), .Q0(\col_ctrl/buzzcount[4] ), 
    .F0(\col_ctrl/n25[4] ));
  SLICE_240 SLICE_240( .DI0(\col_ctrl/n17_adj_2147[2] ), .D0(\scrA[0] ), 
    .C0(\scrA[1] ), .B0(\col_ctrl/n18123 ), .A0(\scrA[2] ), 
    .CE(\col_ctrl/n749 ), .LSR(\col_ctrl/n4587 ), .CLK(clk), .Q0(\scrA[2] ), 
    .F0(\col_ctrl/n17_adj_2147[2] ));
  SLICE_245 SLICE_245( .DI1(\col_ctrl/n1071[3] ), .DI0(\col_ctrl/n1071[6] ), 
    .D1(\col_ctrl/n1070 ), .C1(\rst_cnt[25] ), .B1(n10224), 
    .A1(\col_ctrl/n62_adj_2146[4] ), .D0(\col_ctrl/n62_adj_2146[7] ), 
    .C0(\col_ctrl/n1070 ), .B0(\rst_cnt[25] ), .A0(n10224), 
    .CE(\col_ctrl/n4371 ), .CLK(clk), .Q0(\y_padB[6] ), .Q1(\y_padB[3] ), 
    .F0(\col_ctrl/n1071[6] ), .F1(\col_ctrl/n1071[3] ));
  SLICE_248 SLICE_248( .DI1(\col_ctrl/n1105[3] ), .DI0(\col_ctrl/n1105[6] ), 
    .D1(\col_ctrl/n62_adj_2145[4] ), .C1(\rst_cnt[25] ), .B1(n10224), 
    .A1(\col_ctrl/n1104 ), .D0(\col_ctrl/n1104 ), 
    .C0(\col_ctrl/n62_adj_2145[7] ), .B0(\rst_cnt[25] ), .A0(n10224), 
    .CE(\col_ctrl/n4370 ), .CLK(clk), .Q0(\y_padA[6] ), .Q1(\y_padA[3] ), 
    .F0(\col_ctrl/n1105[6] ), .F1(\col_ctrl/n1105[3] ));
  SLICE_250 SLICE_250( .DI1(n4632), .DI0(n4594), .D1(n9099), .C1(\Bstatus[1] ), 
    .B1(\power_type[1] ), .A1(n778), .D0(\power_type[0] ), .C0(n9099), 
    .B0(n778), .A0(\Bstatus[0] ), .CLK(clk), .Q0(\Bstatus[0] ), 
    .Q1(\Bstatus[1] ), .F0(n4594), .F1(n4632));
  SLICE_251 SLICE_251( .DI1(n4636), .DI0(n4597), .D1(\Astatus[1] ), .C1(n9106), 
    .B1(\power_type[1] ), .A1(n9933), .D0(n9933), .C0(\power_type[0] ), 
    .B0(\Astatus[0] ), .A0(n9106), .CLK(clk), .Q0(\Astatus[0] ), 
    .Q1(\Astatus[1] ), .F0(n4597), .F1(n4636));
  SLICE_252 SLICE_252( .DI1(n4605), .DI0(n4600), .D1(n1961), .C1(\padA_h[4] ), 
    .B1(n9171), .A1(\Astatus[0] ), .D0(n9171), .C0(\padA_h[1] ), 
    .B0(\Astatus[0] ), .A0(n1961), .CLK(clk), .Q0(\padA_h[1] ), 
    .Q1(\padA_h[4] ), .F0(n4600), .F1(n4605));
  SLICE_254 SLICE_254( .DI1(\col_ctrl/n1037[6] ), .DI0(\col_ctrl/n1037[8] ), 
    .C1(\col_ctrl/n62_adj_2144[7] ), .B1(n10178), .A1(\col_ctrl/n18084 ), 
    .D0(\col_ctrl/n18084 ), .C0(\col_ctrl/n62_adj_2144[9] ), .A0(n10178), 
    .CE(n4368), .CLK(clk), .Q0(\power_pos_x[8] ), .Q1(\power_pos_x[6] ), 
    .F0(\col_ctrl/n1037[8] ), .F1(\col_ctrl/n1037[6] ));
  SLICE_257 SLICE_257( .DI1(n4616), .DI0(n4611), .D1(\Bstatus[0] ), 
    .C1(\padB_h[4] ), .B1(n1961), .A1(n9219), .D0(n9219), .C0(\padB_h[1] ), 
    .B0(n1961), .A0(\Bstatus[0] ), .CLK(clk), .Q0(\padB_h[1] ), 
    .Q1(\padB_h[4] ), .F0(n4611), .F1(n4616));
  SLICE_265 SLICE_265( .DI1(n4618), .DI0(n4620), .D1(n9219), .C1(\padB_h[5] ), 
    .B1(\Bstatus[0] ), .A1(n1961), .D0(n9219), .C0(\Bstatus[0] ), .B0(n1961), 
    .A0(\padB_h[6] ), .CLK(clk), .Q0(\padB_h[6] ), .Q1(\padB_h[5] ), 
    .F0(n4620), .F1(n4618));
  SLICE_268 SLICE_268( .DI1(n4602), .DI0(n4613), .D1(\padA_h[6] ), .C1(n9171), 
    .B1(n1961), .A1(\Astatus[0] ), .D0(n9171), .C0(\padA_h[5] ), 
    .B0(\Astatus[0] ), .A0(n1961), .CLK(clk), .Q0(\padA_h[5] ), 
    .Q1(\padA_h[6] ), .F0(n4613), .F1(n4602));
  SLICE_272 SLICE_272( .DI0(\vga_ctrl/rgb_2__N_106[0] ), .D0(altcol_N_141), 
    .B0(p_powerup), .A0(pixval_N_139), .LSR(\vga_ctrl/n3495 ), .CLK(clk), 
    .Q0(j04_c), .F0(\vga_ctrl/rgb_2__N_106[0] ));
  SLICE_275 SLICE_275( .DI0(pixval), .D0(altcol_N_141), .B0(p_powerup), 
    .A0(pixval_N_139), .LSR(\vga_ctrl/n3496 ), .CLK(clk), .Q0(j02_c), 
    .F0(pixval));
  SLICE_276 SLICE_276( .D1(n19_adj_2303), .C1(n24236), .B1(n24543), 
    .A1(n24557), .D0(n15_adj_2306), .C0(n24240), .B0(n13_adj_2307), 
    .A0(n17_adj_2304), .F0(n24236), .F1(n24563));
  SLICE_277 SLICE_277( .D1(n19_adj_2303), .C1(n6_adj_2312), .B1(n16_adj_2305), 
    .A1(n24234), .C0(\p_padB_N_629[2] ), .B0(\p_ball_N_229[3] ), 
    .A0(\p_padB_N_629[3] ), .F0(n6_adj_2312), .F1(n24557));
  SLICE_278 SLICE_278( .D1(\disp_ctrl/n19910 ), .C1(p_padB_N_488), 
    .B1(\disp_ctrl/n8_adj_2257 ), .A1(n20870), .D0(\p_padB_s_N_848[9] ), 
    .C0(n24702), .B0(\p_padB_N_489[10] ), .A0(\ypix[9] ), .F0(p_padB_N_488), 
    .F1(p_padB));
  SLICE_279 SLICE_279( .D1(\disp_ctrl/p_padB_N_625 ), 
    .C1(\disp_ctrl/p_padB_N_623 ), .B1(n19909), .A1(p_padB_N_488), 
    .C0(\disp_ctrl/n24742 ), .B0(\ypix[9] ), .A0(\y_padB[9] ), 
    .F0(\disp_ctrl/p_padB_N_623 ), .F1(\disp_ctrl/n19910 ));
  SLICE_280 SLICE_280( .D1(p_powerup), .C1(p_padA), .B1(\Astatus[1] ), 
    .A1(\Astatus[0] ), .D0(\disp_ctrl/n19922 ), .C0(n10), .B0(n20055), 
    .A0(p_padA_N_299), .F0(p_padA), .F1(n5_adj_2343));
  SLICE_281 SLICE_281( .D1(\disp_ctrl/p_padA_N_436 ), 
    .C1(\disp_ctrl/p_padA_N_434 ), .B1(p_padA_N_299), .A1(\disp_ctrl/n19921 ), 
    .D0(\ypix[9] ), .C0(\disp_ctrl/n24648 ), .A0(\y_padA[9] ), 
    .F0(\disp_ctrl/p_padA_N_434 ), .F1(\disp_ctrl/n19922 ));
  SLICE_282 SLICE_282( .D1(\xpix[9] ), .C1(n9531), .B1(n4210), .A1(n12), 
    .D0(n12028), .C0(\xpix[4] ), .B0(\xpix[3] ), .A0(\xpix[5] ), .F0(n9531), 
    .F1(n4132));
  SLICE_283 SLICE_283( .B1(\xpix[9] ), .A1(\disp_ctrl/p_ball_s1_N_675[9] ), 
    .D0(n4132), .C0(n4411), .B0(\col_ctrl/scrB[0] ), .A0(\xpix[9] ), 
    .F0(\col_ctrl/n23938 ), .F1(\disp_ctrl/n10_c ));
  SLICE_284 SLICE_284( .D1(\xpix[9] ), .C1(n12_adj_2318), .B1(n20793), 
    .A1(n4210), .D0(\xpix[4] ), .C0(\vga_ctrl/n11978 ), .B0(\xpix[5] ), 
    .F0(n12_adj_2318), .F1(n4130));
  SLICE_285 SLICE_285( .D1(\col_ctrl/scrB[0] ), .C1(n19957), .B1(\xpix[9] ), 
    .A1(n4130), .D0(\col_ctrl/n7908 ), .C0(n23926), .B0(n23925), 
    .A0(\xpix[9] ), .F0(n19957), .F1(\col_ctrl/n23936 ));
  SLICE_286 SLICE_286( .D1(n12002), .C1(\disp_ctrl/scrA_mod/l_2_N_1047 ), 
    .B1(\xpix[6] ), .A1(l_3_N_1052), .D0(n3829), .C0(n18119), .B0(\xpix[6] ), 
    .F0(\disp_ctrl/scrA_mod/l_2_N_1047 ), .F1(\disp_ctrl/scrA_mod/l_2_N_1046 ));
  SLICE_287 SLICE_287( .D1(\xpix[6] ), .C1(n3829), .B1(\xpix[5] ), 
    .A1(\xpix[4] ), .D0(\xpix[7] ), .C0(\xpix[8] ), .A0(\xpix[9] ), .F0(n3829), 
    .F1(l_3_N_1052));
  SLICE_288 SLICE_288( .D1(n12020), .C1(\disp_ctrl/scrA_mod/n4 ), 
    .B1(\xpix[6] ), .A1(\disp_ctrl/scrA_mod/l_0_N_1034 ), .D0(n266), 
    .C0(l_3_N_1052), .B0(n11919), .A0(n11939), .F0(\disp_ctrl/scrA_mod/n4 ), 
    .F1(\disp_ctrl/scrA_mod/n3637 ));
  SLICE_289 SLICE_289( .D1(\xpix[6] ), .C1(\disp_ctrl/scrA_mod/n4_adj_2148 ), 
    .B1(\disp_ctrl/scrA_mod/n3637 ), .A1(n4142), .D0(n284), .C0(n321), 
    .B0(n3829), .A0(\disp_ctrl/scrA_mod/n23928 ), 
    .F0(\disp_ctrl/scrA_mod/n4_adj_2148 ), 
    .F1(\disp_ctrl/scrA_mod/pixval_N_1028 ));
  SLICE_290 SLICE_290( .D1(\xpix[3] ), .C1(n12002), .B1(n284), .A1(n12028), 
    .D0(\xpix[1] ), .C0(\xpix[3] ), .B0(\xpix[0] ), .A0(\xpix[2] ), 
    .F0(n12002), .F1(\disp_ctrl/scrA_mod/n23928 ));
  SLICE_292 SLICE_292( .D1(\disp_ctrl/scrA_mod/n23952 ), 
    .C1(\disp_ctrl/scrA_mod/n23951 ), .B1(\scrA[2] ), 
    .A1(\disp_ctrl/scrA_mod/n25461 ), .D0(\disp_ctrl/scrA_mod/n3637 ), 
    .C0(\disp_ctrl/scrA_mod/n23957 ), .B0(\disp_ctrl/scrA_mod/l_2_N_1046 ), 
    .A0(n4142), .F0(\disp_ctrl/scrA_mod/n23951 ), .F1(\disp_ctrl/n25464 ));
  SLICE_293 SLICE_293( .D1(\disp_ctrl/scrA_mod/n23948 ), 
    .C1(\disp_ctrl/scrA_mod/n23949 ), .B1(\scrA[2] ), .A1(\scrA[1] ), 
    .C0(\disp_ctrl/scrA_mod/l_0_N_1034 ), .B0(n4142), 
    .F0(\disp_ctrl/scrA_mod/n23949 ), .F1(\disp_ctrl/scrA_mod/n25461 ));
  SLICE_294 SLICE_294( .D1(n24554), .C1(n23961), .B1(n24481), .A1(n19), 
    .D0(n13_adj_2298), .C0(n23970), .B0(n15_adj_2297), .A0(n17_2), .F0(n23961), 
    .F1(n24556));
  SLICE_295 SLICE_295( .D1(n6_adj_2301), .C1(n24261), .B1(n16), .A1(n19), 
    .D0(\p_ball_N_229[4] ), .C0(\p_padA_N_440[4] ), .B0(\p_ball_N_229[8] ), 
    .A0(\p_padA_N_440[8] ), .F0(n24261), .F1(n24554));
  SLICE_296 SLICE_296( .D1(\Astatus[0] ), .C1(\col_ctrl/n5_c ), .A1(game_en), 
    .D0(\col_ctrl/n4168 ), .C0(game_en), .B0(\Astatus[1] ), .A0(rst_n), 
    .F0(\col_ctrl/n5_c ), .F1(\col_ctrl/n1911 ));
  SLICE_298 SLICE_298( .D1(n10224), .C1(\col_ctrl/n1915 ), .B1(\rst_cnt[25] ), 
    .D0(\Bstatus[0] ), .C0(\col_ctrl/n5_adj_2095 ), .A0(game_en), 
    .F0(\col_ctrl/n1915 ), .F1(\col_ctrl/n9887 ));
  SLICE_299 SLICE_299( .D1(rst_n), .C1(\col_ctrl/n4168 ), .B1(game_en), 
    .A1(\Bstatus[1] ), .D0(\col_ctrl/n19929 ), .C0(n19851), .B0(n19906), 
    .F0(\col_ctrl/n4168 ), .F1(\col_ctrl/n5_adj_2095 ));
  SLICE_300 SLICE_300( .D1(\Astatus[0] ), .C1(\col_ctrl/n23946 ), 
    .B1(\col_ctrl/n4139 ), .A1(game_en), .D0(\Astatus[1] ), .C0(n19906), 
    .B0(n19851), .A0(\col_ctrl/n19929 ), .F0(\col_ctrl/n23946 ), 
    .F1(\col_ctrl/n1913 ));
  SLICE_301 SLICE_301( .D1(\rst_cnt[25] ), .B1(game_en), .A1(n10224), 
    .D0(\Astatus[1] ), .C0(game_en), .B0(n10224), .A0(\rst_cnt[25] ), 
    .F0(\col_ctrl/n4139 ), .F1(\col_ctrl/n4459 ));
  SLICE_302 SLICE_302( .D1(\rst_cnt[25] ), .C1(\col_ctrl/n1917 ), .A1(n10224), 
    .D0(\col_ctrl/n4136 ), .C0(\col_ctrl/n23947 ), .B0(game_en), 
    .A0(\Bstatus[0] ), .F0(\col_ctrl/n1917 ), .F1(\col_ctrl/n9885 ));
  SLICE_303 SLICE_303( .D1(game_en), .C1(\rst_cnt[25] ), .B1(n10224), 
    .D0(game_en), .C0(\Bstatus[1] ), .B0(\rst_cnt[25] ), .A0(n10224), 
    .F0(\col_ctrl/n4136 ), .F1(\col_ctrl/n4383 ));
  SLICE_304 SLICE_304( .C1(\rst_cnt[25] ), .B1(power_spawn_N_1946), 
    .A1(n10224), .D0(\rst_cnt[25] ), .C0(rst_cnt_25__N_58), .B0(n72), 
    .A0(\rst_cnt[0] ), .F0(n1933), .F1(\col_ctrl/n23941 ));
  SLICE_305 SLICE_305( .D1(\rst_cnt[25] ), .C1(lossA), .B1(n7892), .A1(n10224), 
    .D0(\scrA[2] ), .C0(\scrA[0] ), .A0(\scrA[1] ), .F0(lossA), 
    .F1(rst_cnt_25__N_58));
  SLICE_306 SLICE_306( .D1(\rst_cnt[25] ), .C1(n778), .B1(n10224), 
    .A1(\col_ctrl/n716 ), .D0(rst_n), .C0(\col_ctrl/n9863 ), 
    .B0(\col_ctrl/n716 ), .A0(game_en), .F0(n778), .F1(n9099));
  SLICE_308 SLICE_308( .D1(\col_ctrl/n23936 ), .C1(\col_ctrl/n26111 ), 
    .B1(\col_ctrl/n25455 ), .A1(\col_ctrl/scrB[1] ), .D0(n18), .C0(n9579), 
    .B0(n4132), .A0(\col_ctrl/n6 ), .F0(\col_ctrl/n26111 ), 
    .F1(\col_ctrl/n25458 ));
  SLICE_309 SLICE_309( .D0(\col_ctrl/scrB[2] ), .C0(\col_ctrl/n23939 ), 
    .B0(\col_ctrl/n23938 ), .A0(\col_ctrl/scrB[1] ), .F0(\col_ctrl/n25455 ));
  SLICE_310 SLICE_310( .D1(\rst_cnt[25] ), .C1(\col_ctrl/n4365 ), .B1(n10224), 
    .A1(\col_ctrl/n621 ), .D0(\col_ctrl/n621 ), .C0(n593), .B0(rst_n), 
    .A0(game_en), .F0(\col_ctrl/n4365 ), .F1(n4439));
  SLICE_313 SLICE_313( .C1(\col_ctrl/n7908 ), .A1(\col_ctrl/scrB[0] ), 
    .D0(n14_adj_2321), .C0(n167), .B0(n4252), .A0(\xpix[9] ), 
    .F0(\col_ctrl/n7908 ), .F1(\col_ctrl/n23939 ));
  SLICE_314 SLICE_314( .D1(\p_padB_N_522[12] ), .C1(n24660), 
    .B1(\p_padB_N_522[10] ), .A1(\p_padB_N_522[11] ), .C0(n24720), 
    .B0(\ypix[9] ), .A0(\p_padB_N_522[9] ), .F0(n24660), .F1(p_padB_N_521));
  SLICE_315 SLICE_315( .D1(p_padB_N_521), .C1(\disp_ctrl/n24678 ), 
    .B1(\p_padB_N_629[9] ), .A1(\ypix[9] ), .C0(\disp_ctrl/n24677 ), 
    .B0(\p_padB_N_629[8] ), .A0(\ypix[8] ), .F0(\disp_ctrl/n24678 ), 
    .F1(\disp_ctrl/p_padB_N_625 ));
  SLICE_316 SLICE_316( .C1(\p_ball_N_229[7] ), .A1(\ypix[7] ), 
    .B0(\p_ball_N_229[7] ), .A0(\p_padB_N_629[7] ), .F0(n15_adj_2306), 
    .F1(n15_adj_2322));
  SLICE_319 SLICE_319( .C1(n24719), .B1(\ypix[8] ), .A1(\p_padB_N_522[8] ), 
    .D0(n14_adj_2286), .C0(n24443), .B0(n24663), .A0(n15_adj_2285), 
    .F0(n24719), .F1(n24720));
  SLICE_320 SLICE_320( .D1(\col_ctrl/n24710 ), .C1(pad_col_N_1630), 
    .B1(\y_padB[9] ), .A1(\y_ball[9] ), 
    .D0(\pad_col_N_1663[10]/sig_000/FeedThruLUT ), .C0(n24563), 
    .B0(\p_ball_N_229[10]/sig_003/FeedThruLUT ), .F0(pad_col_N_1630), 
    .F1(\col_ctrl/n7_adj_2142 ));
  SLICE_321 SLICE_321( .D0(\p_ball_N_229[10] ), 
    .F0(\p_ball_N_229[10]/sig_003/FeedThruLUT ));
  SLICE_323 SLICE_323( .C1(n24722), .B1(\ypix[7] ), .A1(\p_padB_N_522[7] ), 
    .C0(n24721), .B0(\ypix[6] ), .A0(\p_padB_N_522[6] ), .F0(n24722), 
    .F1(n14_adj_2286));
  SLICE_324 SLICE_324( .D1(n5_adj_2313), .C1(n11_adj_2308), .B1(n7_adj_2311), 
    .A1(n9_adj_2309), .C0(\p_padB_N_629[5] ), .B0(\p_ball_N_229[5] ), 
    .F0(n11_adj_2308), .F1(n24240));
  SLICE_326 SLICE_326( .D1(n9_adj_2289), .C1(n13_adj_2287), .B1(n11_adj_2288), 
    .A1(n24055), .D0(\ypix[6] ), .B0(\p_padB_N_522[6] ), .F0(n13_adj_2287), 
    .F1(n24443));
  SLICE_327 SLICE_327( .D1(\disp_ctrl/p_padB_s_N_897[3] ), 
    .C1(\disp_ctrl/p_padB_s_N_897[2] ), .B1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\p_padB_N_522[3] ), .C0(\p_padB_N_522[2] ), .B0(\ypix[3] ), 
    .A0(\ypix[2] ), .F0(n24055), .F1(\disp_ctrl/n12_adj_2196 ));
  SLICE_328 SLICE_328( .D1(\p_padB_N_522[5] ), .C1(n4_adj_2291), 
    .A1(\ypix[5] ), .D0(\p_padB_N_522[1] ), .C0(\ypix[1] ), 
    .B0(\p_padB_N_522[0] ), .A0(\ypix[0] ), .F0(n4_adj_2291), .F1(n24721));
  SLICE_330 SLICE_330( .D1(\xpix[7] ), .C1(\xpix[8] ), .B1(\xpix[9] ), 
    .A1(n20055), .C0(\xpix[6] ), .B0(\xpix[5] ), .F0(n20055), 
    .F1(\vga_ctrl/n20936 ));
  SLICE_332 SLICE_332( .D1(\x_ball[4] ), .C1(n20824), .B1(n19932), .A1(n3255), 
    .C0(\x_ball[2] ), .B0(\x_ball[3] ), .A0(\x_ball[1] ), .F0(n20824), 
    .F1(n9833));
  SLICE_334 SLICE_334( .D1(\power_pos_x[5] ), .C1(n19960), .B1(n9811), 
    .A1(\power_pos_x[6] ), .D0(\power_pos_x[7] ), .B0(\power_pos_x[8] ), 
    .F0(n19960), .F1(n19962));
  SLICE_335 SLICE_335( .C1(\col_ctrl/power_en_N_1777 ), 
    .B1(\col_ctrl/power_en_N_1919 ), .A1(\col_ctrl/power_en_N_1880 ), 
    .D0(\power_pos_x[9] ), .C0(\col_ctrl/n10 ), .B0(\y_padB[9] ), .A0(n19962), 
    .F0(\col_ctrl/power_en_N_1777 ), .F1(\col_ctrl/n687 ));
  SLICE_336 SLICE_336( .D1(power_en_N_1815), .C1(power_en_N_1779), 
    .B1(\col_ctrl/n21009 ), .A1(\y_padB[8] ), .D0(\p_powerup_N_926[10] ), 
    .C0(n4166), .B0(\p_powerup_N_926[9] ), .A0(n4233), .F0(power_en_N_1779), 
    .F1(\col_ctrl/n10 ));
  SLICE_338 SLICE_338( .D0(\power_en_N_1848[10] ), .C0(\power_en_N_1848[9] ), 
    .B0(\power_en_N_1848[8] ), .A0(n20912), .F0(power_en_N_1815));
  SLICE_339 SLICE_339( .D1(\power_en_N_1848[6] ), .C1(n12_adj_2339), 
    .B1(\power_en_N_1848[3] ), .A1(\power_en_N_1848[1] ), 
    .D0(\power_en_N_1848[7] ), .C0(\power_en_N_1848[5] ), 
    .B0(\power_en_N_1848[4] ), .A0(\power_en_N_1848[2] ), .F0(n12_adj_2339), 
    .F1(n20912));
  SLICE_340 SLICE_340( .D1(n4165), .C1(n5_adj_2336), .B1(\p_powerup_N_926[3] ), 
    .A1(\p_powerup_N_926[2] ), .C0(\p_powerup_N_926[0] ), 
    .B0(\p_powerup_N_926[4] ), .A0(\p_powerup_N_926[1] ), .F0(n5_adj_2336), 
    .F1(n4166));
  SLICE_341 SLICE_341( .D1(\p_powerup_N_926[4] ), .C1(n4165), 
    .B1(\p_powerup_N_926[3] ), .A1(\p_powerup_N_926[2] ), 
    .D0(\p_powerup_N_926[5] ), .B0(\p_powerup_N_926[6] ), .F0(n4165), 
    .F1(\col_ctrl/n21094 ));
  SLICE_342 SLICE_342( .D1(\p_ball_N_229[5] ), .C1(n4_adj_2314), 
    .B1(\p_padB_N_629[5] ), .D0(\y_ball[0] ), .C0(\p_padB_N_629[0] ), 
    .B0(\p_padB_N_629[1] ), .A0(\p_ball_N_229[1] ), .F0(n4_adj_2314), 
    .F1(n24695));
  SLICE_344 SLICE_344( .DI1(\vga_ctrl/vsync_N_123 ), .D1(\ypix[4] ), 
    .C1(\vga_ctrl/n12_adj_2054 ), .B1(\ypix[3] ), .A1(\ypix[9] ), 
    .D0(\ypix[9] ), .C0(\p_padA_N_300[10] ), .B0(\p_padA_s_N_770[9] ), 
    .A0(n24688), .CE(\vga_ctrl/n20123 ), .LSR(\vga_ctrl/n9929 ), .CLK(clk), 
    .Q1(j05_c), .F0(p_padA_N_299), .F1(\vga_ctrl/vsync_N_123 ));
  SLICE_345 SLICE_345( .C1(\disp_ctrl/n24687 ), .B1(\ypix[8] ), 
    .A1(\disp_ctrl/p_padA_s_N_770[8] ), .D0(\disp_ctrl/n14_adj_2236 ), 
    .C0(\disp_ctrl/n24292 ), .B0(\disp_ctrl/n15_adj_2237 ), 
    .A0(\disp_ctrl/n24567 ), .F0(\disp_ctrl/n24687 ), .F1(n24688));
  SLICE_346 SLICE_346( .D1(n9_adj_2300), .C1(n11_adj_2299), .B1(n7), .A1(n5), 
    .B0(\p_ball_N_229[5] ), .A0(\p_padA_N_440[5] ), .F0(n11_adj_2299), 
    .F1(n23970));
  SLICE_348 SLICE_348( .D0(\p_padA_N_440[6] ), .A0(\p_ball_N_229[6] ), 
    .F0(n13_adj_2298));
  SLICE_350 SLICE_350( .D1(n12023), .C1(n3897), .B1(\xpix[4] ), .A1(\xpix[3] ), 
    .D0(\xpix[7] ), .C0(\xpix[8] ), .B0(\xpix[5] ), .A0(\xpix[6] ), .F0(n3897), 
    .F1(n18));
  SLICE_352 SLICE_352( .D0(\power_en_N_1887[10] ), .C0(\power_en_N_1887[9] ), 
    .B0(\power_en_N_1887[8] ), .A0(n20817), .F0(power_en_N_1886));
  SLICE_353 SLICE_353( .D1(\y_padA[9] ), .C1(\col_ctrl/n12_adj_2090 ), 
    .B1(\y_padA[8] ), .A1(power_en_N_1886), .D0(n4277), 
    .C0(\col_ctrl/n10_adj_2091 ), .B0(\power_pos_x[5] ), 
    .A0(\col_ctrl/n20964 ), .F0(\col_ctrl/n12_adj_2090 ), 
    .F1(\col_ctrl/power_en_N_1880 ));
  SLICE_354 SLICE_354( .D1(\power_en_N_1887[6] ), .C1(n12_adj_2335), 
    .B1(\power_en_N_1887[1] ), .A1(\power_en_N_1887[3] ), 
    .D0(\power_en_N_1887[4] ), .C0(\power_en_N_1887[2] ), 
    .B0(\power_en_N_1887[7] ), .A0(\power_en_N_1887[5] ), .F0(n12_adj_2335), 
    .F1(n20817));
  SLICE_356 SLICE_356( .C0(\p_powerup_N_926[8] ), .A0(\p_powerup_N_926[7] ), 
    .F0(n4233));
  SLICE_357 SLICE_357( .D1(\p_powerup_N_926[9] ), .C1(\col_ctrl/n4_adj_2089 ), 
    .B1(n4233), .A1(\col_ctrl/n21094 ), .D0(\col_ctrl/n8 ), 
    .C0(\col_ctrl/n4041 ), .B0(\power_pos_x[4] ), .A0(\p_powerup_N_926[10] ), 
    .F0(\col_ctrl/n4_adj_2089 ), .F1(\col_ctrl/power_en_N_1919 ));
  SLICE_358 SLICE_358( .D1(\ypix[4] ), .C1(n6_adj_2290), 
    .B1(\p_padB_N_522[4] ), .D0(\p_padB_N_522[3] ), .C0(\p_padB_N_522[2] ), 
    .B0(\ypix[3] ), .F0(n6_adj_2290), .F1(n24663));
  SLICE_360 SLICE_360( .D1(\ypix[1] ), .C1(n4046), .B1(\ypix[2] ), 
    .A1(\ypix[4] ), .D0(\ypix[5] ), .C0(\ypix[7] ), .A0(\ypix[6] ), .F0(n4046), 
    .F1(n8_adj_2331));
  SLICE_362 SLICE_362( .C1(n6), .B1(\p_padA_N_333[4] ), .A1(\ypix[4] ), 
    .C0(\ypix[3] ), .B0(\p_padA_N_333[3] ), .A0(\p_padA_N_333[2] ), .F0(n6), 
    .F1(n24655));
  SLICE_364 SLICE_364( .D1(\disp_ctrl/p_ball_s1_N_686[2] ), .C1(\ypix[3] ), 
    .B1(\disp_ctrl/p_ball_s1_N_686[3] ), .A1(\ypix[2] ), .D0(\ypix[3] ), 
    .C0(\p_padA_N_333[2] ), .B0(\ypix[2] ), .A0(\p_padA_N_333[3] ), 
    .F0(n24065), .F1(\disp_ctrl/n24000 ));
  SLICE_365 SLICE_365( .D1(n11), .C1(n13), .B1(n24065), .A1(n9), 
    .C0(\ypix[6] ), .B0(\p_padA_N_333[6] ), .F0(n13), .F1(n24433));
  SLICE_366 SLICE_366( .D1(\enable_gen/counter[17] ), .C1(\enable_gen/n21055 ), 
    .B1(\enable_gen/counter[18] ), .A1(pause_N_1207_c), .D0(\enable_gen/n6 ), 
    .C0(\enable_gen/n9498 ), .B0(\enable_gen/counter[13] ), 
    .A0(\enable_gen/counter[14] ), .F0(\enable_gen/n21055 ), 
    .F1(\enable_gen/n4510 ));
  SLICE_368 SLICE_368( .D1(\enable_gen/counter[11] ), .C1(\enable_gen/n20795 ), 
    .B1(\enable_gen/counter[10] ), .A1(wall_buzz_en), 
    .D0(\enable_gen/counter[9] ), .C0(\enable_gen/counter[6] ), 
    .B0(\enable_gen/counter[7] ), .A0(\enable_gen/counter[8] ), 
    .F0(\enable_gen/n20795 ), .F1(\enable_gen/n9498 ));
  SLICE_370 SLICE_370( .D1(pause_N_1207_c), .C1(n4445), 
    .D0(\enable_gen/countergmv[20] ), .C0(\enable_gen/n20903 ), 
    .B0(\enable_gen/countergmv[21] ), .A0(\enable_gen/countergmv[22] ), 
    .F0(n4445), .F1(\enable_gen/n4448 ));
  SLICE_372 SLICE_372( .D1(\enable_gen/countergmv[19] ), .C1(\enable_gen/n10 ), 
    .B1(\enable_gen/countergmv[18] ), .A1(\enable_gen/n9 ), 
    .D0(\enable_gen/countergmv[14] ), .C0(\enable_gen/n20983 ), 
    .B0(\enable_gen/countergmv[13] ), .A0(\enable_gen/countergmv[17] ), 
    .F0(\enable_gen/n10 ), .F1(\enable_gen/n20903 ));
  SLICE_374 SLICE_374( .D1(\enable_gen/countergmv[11] ), .C1(\enable_gen/n7 ), 
    .B1(\enable_gen/countergmv[10] ), .A1(\enable_gen/countergmv[9] ), 
    .D0(\enable_gen/countergmv[12] ), .C0(\enable_gen/countergmv[6] ), 
    .B0(\enable_gen/countergmv[7] ), .A0(\enable_gen/countergmv[8] ), 
    .F0(\enable_gen/n7 ), .F1(\enable_gen/n20983 ));
  SLICE_376 SLICE_376( .D1(n10162), .C1(n23911), .B1(game_en), .A1(rst_n), 
    .D0(power_en), .C0(n72), .B0(n21866), .A0(\col_ctrl/n687 ), .F0(n23911), 
    .F1(n10178));
  SLICE_377 SLICE_377( .D1(\Bstatus[1] ), .C1(rst_n), .B1(\Bstatus[0] ), 
    .A1(game_en), .C0(n10224), .A0(\rst_cnt[25] ), .F0(rst_n), 
    .F1(\col_ctrl/n19940 ));
  SLICE_378 SLICE_378( .C1(n24738), .B1(\ypix[9] ), .A1(\p_ball_s1_N_697[9] ), 
    .C0(n24737), .B0(\ypix[8] ), .A0(\p_ball_s1_N_697[8] ), .F0(n24738), 
    .F1(n1309));
  SLICE_379 SLICE_379( .D0(\disp_ctrl/p_ball_s1_N_697[11] ), 
    .C0(\disp_ctrl/p_ball_s1_N_697[10] ), .B0(n1309), 
    .A0(\disp_ctrl/n15_adj_2165 ), .F0(\disp_ctrl/n14_adj_2174 ));
  SLICE_381 SLICE_381( .D1(n24495), .C1(n24500), .B1(n26264), .A1(n24733), 
    .D0(\ypix[6] ), .C0(n24498), .B0(n26267), .A0(\p_ball_s1_N_697[6] ), 
    .F0(n24500), .F1(n24737));
  SLICE_382 SLICE_382( .C1(n24708), .B1(\p_ball_s1_N_697[7] ), .A1(\ypix[7] ), 
    .D0(\p_ball_s1_N_697[6] ), .C0(n24707), .A0(\ypix[6] ), .F0(n24708), 
    .F1(n24495));
  SLICE_384 SLICE_384( .D1(\ypix[4] ), .C1(n6_adj_2292), 
    .B1(\p_ball_s1_N_697[4] ), .D0(\p_ball_s1_N_697[3] ), 
    .B0(\p_ball_s1_N_697[2] ), .A0(\ypix[3] ), .F0(n6_adj_2292), .F1(n24733));
  SLICE_387 SLICE_387( .D1(\p_ball_s1_N_697[4] ), .C1(n23987), .B1(\ypix[4] ), 
    .D0(\p_ball_s1_N_697[3] ), .C0(\ypix[3] ), .B0(\p_ball_s1_N_697[2] ), 
    .A0(\ypix[2] ), .F0(n23987), .F1(n24498));
  SLICE_388 SLICE_388( .D1(n13_adj_2324), .C1(n21893), .B1(n11_adj_2325), 
    .A1(n3), .D0(\p_ball_N_229[3] ), 
    .B0(\p_ball_N_229[10]/sig_003/FeedThruLUT ), .A0(\ypix[3] ), .F0(n21893), 
    .F1(\disp_ctrl/n21923 ));
  SLICE_390 SLICE_390( .D1(\p_ball_s1_N_697[5] ), .C1(n4_adj_2293), 
    .B1(\ypix[5] ), .D0(\p_ball_s1_N_697[1] ), .C0(\ypix[0] ), .B0(\ypix[1] ), 
    .A0(\p_ball_s1_N_697[0] ), .F0(n4_adj_2293), .F1(n24707));
  SLICE_392 SLICE_392( .C1(\p_ball_N_229[2] ), .B1(\p_padA_N_440[2] ), 
    .D0(\ypix[2] ), .C0(\p_ball_N_229[8] ), .B0(\p_ball_N_229[2] ), 
    .A0(\ypix[8] ), .F0(n21876), .F1(n5));
  SLICE_393 SLICE_393( .D1(n21876), .C1(\disp_ctrl/p_ball_s2_N_731 ), 
    .B1(\ypix[0] ), .A1(\y_ball[0] ), .D0(\disp_ctrl/p_ball_s2_N_732[10] ), 
    .C0(\disp_ctrl/n24574 ), .B0(\disp_ctrl/p_ball_s2_N_732[12] ), 
    .A0(\disp_ctrl/p_ball_s2_N_732[11] ), .F0(\disp_ctrl/p_ball_s2_N_731 ), 
    .F1(\disp_ctrl/n22 ));
  SLICE_394 SLICE_394( .C1(n4_adj_2330), .B1(\xpix[5] ), .A1(\x_ball[5] ), 
    .D0(\x_ball[1] ), .C0(\xpix[0] ), .B0(\xpix[1] ), .A0(\x_ball[0] ), 
    .F0(n4_adj_2330), .F1(\disp_ctrl/n24643 ));
  SLICE_396 SLICE_396( .D1(\p_ball_N_195[5] ), .C1(n4_adj_2317), 
    .B1(\xpix[5] ), .D0(\xpix[0] ), .C0(\x_ball[0] ), .B0(\xpix[1] ), 
    .A0(\p_ball_N_195[1] ), .F0(n4_adj_2317), .F1(n24693));
  SLICE_398 SLICE_398( .C1(n4_adj_2329), .B1(\y_ball[5] ), .A1(\ypix[5] ), 
    .D0(\y_ball[1] ), .C0(\ypix[1] ), .B0(\y_ball[0] ), .A0(\ypix[0] ), 
    .F0(n4_adj_2329), .F1(\disp_ctrl/n24649 ));
  SLICE_400 SLICE_400( .D1(\ypix[5] ), .C1(n4_adj_2328), 
    .A1(\p_ball_N_229[5] ), .D0(\ypix[0] ), .C0(\y_ball[0] ), 
    .B0(\p_ball_N_229[1] ), .A0(\ypix[1] ), .F0(n4_adj_2328), .F1(n24651));
  SLICE_402 SLICE_402( .C1(n4295), .A1(\x_ball[5] ), .D0(\x_ball[6] ), 
    .C0(\x_ball[8] ), .B0(\x_ball[9] ), .A0(\x_ball[7] ), .F0(n4295), 
    .F1(\col_ctrl/n4038 ));
  SLICE_404 SLICE_404( .D1(\xpix[6] ), .C1(\xpix[8] ), .B1(\xpix[7] ), 
    .A1(\xpix[9] ), .B0(\xpix[8] ), .A0(\xpix[7] ), .F0(n4252), 
    .F1(\disp_ctrl/right_N_189 ));
  SLICE_405 SLICE_405( .D1(\xpix[9] ), .C1(p_padA_N_265), .B1(p_padA_N_332), 
    .A1(n4252), .D0(\xpix[4] ), .C0(n4302), .B0(\vga_ctrl/n11978 ), 
    .F0(p_padA_N_265), .F1(n10));
  SLICE_406 SLICE_406( .D1(\p_ball_N_229[9] ), .C1(n24662), .B1(\ypix[9] ), 
    .A1(\p_ball_N_229[10]/sig_003/FeedThruLUT ), .D0(\ypix[8] ), .C0(n24661), 
    .B0(\p_ball_N_229[8] ), .F0(n24662), .F1(p_ball_N_228));
  SLICE_407 SLICE_407( .D0(\xpix[9] ), .C0(p_ball_N_228), .B0(\x_ball[9] ), 
    .A0(\disp_ctrl/n24634 ), .F0(\disp_ctrl/n5 ));
  SLICE_408 SLICE_408( .D1(\xpix[9] ), .C1(n24684), .B1(\p_ball_N_195[9] ), 
    .A1(\p_ball_N_195[10]/sig_001/FeedThruLUT ), .C0(n24683), .B0(\xpix[8] ), 
    .A0(\p_ball_N_195[8] ), .F0(n24684), .F1(p_ball_N_194));
  SLICE_409 SLICE_409( .D0(\p_ball_N_195[10] ), 
    .F0(\p_ball_N_195[10]/sig_001/FeedThruLUT ));
  SLICE_411 SLICE_411( .D1(n24552), .C1(n24302), .B1(n24545), .A1(n26294), 
    .D0(n26298), .C0(n24300), .B0(\p_ball_N_195[6] ), .A0(\xpix[6] ), 
    .F0(n24302), .F1(n24683));
  SLICE_412 SLICE_412( .D1(\p_ball_N_195[7] ), .C1(n24694), .A1(\xpix[7] ), 
    .D0(\xpix[6] ), .C0(n24693), .A0(\p_ball_N_195[6] ), .F0(n24694), 
    .F1(n24545));
  SLICE_414 SLICE_414( .D1(\p_ball_N_195[4] ), .C1(n6_adj_2316), 
    .A1(\xpix[4] ), .C0(\p_ball_N_195[2] ), .B0(\xpix[3] ), 
    .A0(\p_ball_N_195[3] ), .F0(n6_adj_2316), .F1(n24552));
  SLICE_416 SLICE_416( .D1(\p_padA_N_333[12] ), .C1(n24654), 
    .B1(\p_padA_N_333[10] ), .A1(\p_padA_N_333[11] ), .D0(\ypix[9] ), 
    .C0(n24716), .A0(\p_padA_N_333[9] ), .F0(n24654), .F1(p_padA_N_332));
  SLICE_417 SLICE_417( .D1(p_padA_N_332), .C1(\disp_ctrl/n24672 ), 
    .B1(\p_padA_N_440[9] ), .A1(\ypix[9] ), .D0(\p_padA_N_440[8] ), 
    .C0(\disp_ctrl/n24671 ), .A0(\ypix[8] ), .F0(\disp_ctrl/n24672 ), 
    .F1(\disp_ctrl/p_padA_N_436 ));
  SLICE_419 SLICE_419( .C1(n24715), .B1(\ypix[8] ), .A1(\p_padA_N_333[8] ), 
    .D0(n14), .C0(n24433), .B0(n15), .A0(n24655), .F0(n24715), .F1(n24716));
  SLICE_421 SLICE_421( .D1(\p_ball_N_195[4] ), .C1(n24218), .A1(\xpix[4] ), 
    .D0(\xpix[2] ), .C0(\p_ball_N_195[3] ), .B0(\p_ball_N_195[2] ), 
    .A0(\xpix[3] ), .F0(n24218), .F1(n24300));
  SLICE_423 SLICE_423( .C1(n24718), .B1(\p_padA_N_333[7] ), .A1(\ypix[7] ), 
    .D0(\p_padA_N_333[6] ), .C0(n24717), .A0(\ypix[6] ), .F0(n24718), .F1(n14));
  SLICE_424 SLICE_424( .D1(\p_padA_N_333[5] ), .C1(n4), .B1(\ypix[5] ), 
    .D0(\p_padA_N_333[1] ), .C0(\ypix[1] ), .B0(\p_padA_N_333[0] ), 
    .A0(\ypix[0] ), .F0(n4), .F1(n24717));
  SLICE_426 SLICE_426( .D1(\power_pos_x[5] ), .C1(n4277), 
    .D0(\power_pos_x[9] ), .C0(\power_pos_x[6] ), .B0(\power_pos_x[7] ), 
    .A0(\power_pos_x[8] ), .F0(n4277), .F1(\col_ctrl/n4041 ));
  SLICE_429 SLICE_429( .D1(n24583), .C1(n24362), .B1(n14_adj_2323), 
    .A1(n15_adj_2322), .D0(n11_adj_2325), .C0(n24360), .B0(\p_ball_N_229[6] ), 
    .A0(\ypix[6] ), .F0(n24362), .F1(n24661));
  SLICE_430 SLICE_430( .C1(n24652), .B1(\p_ball_N_229[7] ), .A1(\ypix[7] ), 
    .C0(n24651), .B0(\ypix[6] ), .A0(\p_ball_N_229[6] ), .F0(n24652), 
    .F1(n14_adj_2323));
  SLICE_432 SLICE_432( .C1(n6_adj_2327), .B1(\ypix[4] ), 
    .A1(\p_ball_N_229[4] ), .D0(\p_ball_N_229[3] ), .C0(\p_ball_N_229[2] ), 
    .A0(\ypix[3] ), .F0(n6_adj_2327), .F1(n24583));
  SLICE_435 SLICE_435( .B0(\p_ball_N_229[5] ), .A0(\ypix[5] ), 
    .F0(n11_adj_2325));
  SLICE_436 SLICE_436( .D1(n220), .C1(p_padA_N_368), .B1(\xpix[1] ), 
    .A1(n4302), .C0(n18), .A0(\xpix[9] ), .F0(p_padA_N_368), 
    .F1(\disp_ctrl/n19921 ));
  SLICE_438 SLICE_438( .C1(n24150), .B1(\ypix[4] ), .A1(\p_ball_N_229[4] ), 
    .D0(\ypix[3] ), .C0(\p_ball_N_229[2] ), .B0(\ypix[2] ), 
    .A0(\p_ball_N_229[3] ), .F0(n24150), .F1(n24360));
  SLICE_440 SLICE_440( .D1(\p_ball_N_229[9] ), .C1(n8_adj_2310), 
    .A1(\p_padB_N_629[9] ), .C0(\p_padB_N_629[4] ), .B0(\p_ball_N_229[8] ), 
    .A0(\p_padB_N_629[8] ), .F0(n8_adj_2310), .F1(n16_adj_2305));
  SLICE_442 SLICE_442( .D0(power_en), .C0(n8_adj_2340), .B0(gmv_flash), 
    .A0(n7_adj_2341), .F0(p_powerup));
  SLICE_444 SLICE_444( .D1(\ypix[8] ), .C1(n7_adj_2332), .B1(p_powerup_N_925), 
    .A1(n8_adj_2331), .D0(\ypix[3] ), .B0(\ypix[0] ), .F0(n7_adj_2332), 
    .F1(n7_adj_2341));
  SLICE_445 SLICE_445( .D1(\xpix[9] ), .C1(n24668), .B1(\p_powerup_N_926[9] ), 
    .A1(\p_powerup_N_926[10] ), .C0(n24667), .B0(\xpix[8] ), 
    .A0(\p_powerup_N_926[8] ), .F0(n24668), .F1(p_powerup_N_925));
  SLICE_446 SLICE_446( .D1(\ypix[4] ), .C1(n6_adj_2342), .B1(n4267), 
    .A1(n19848), .D0(\ypix[9] ), .C0(n24690), .B0(\power_pos_x[9] ), 
    .A0(\xpix[9] ), .F0(n6_adj_2342), .F1(n8_adj_2340));
  SLICE_447 SLICE_447( .D1(\ypix[8] ), .C1(n19848), .B1(\ypix[1] ), 
    .A1(\ypix[2] ), .D0(\ypix[5] ), .C0(\ypix[7] ), .A0(\ypix[6] ), 
    .F0(n19848), .F1(\vga_ctrl/n12_adj_2054 ));
  SLICE_448 SLICE_448( .D1(\disp_ctrl/n24630 ), .C1(n19_adj_2319), 
    .B1(\disp_ctrl/p_ball_s1_N_675[9] ), .A1(\xpix[9] ), 
    .C0(\p_ball_N_229[9] ), .A0(\ypix[9] ), .F0(n19_adj_2319), 
    .F1(\disp_ctrl/n15_adj_2158 ));
  SLICE_451 SLICE_451( .D1(\power_pos_x[8] ), .C1(\disp_ctrl/n24689 ), 
    .A1(\xpix[8] ), .D0(\disp_ctrl/n24547 ), .C0(\disp_ctrl/n24268 ), 
    .B0(\disp_ctrl/n24559 ), .A0(\disp_ctrl/n15_adj_2251 ), 
    .F0(\disp_ctrl/n24689 ), .F1(n24690));
  SLICE_452 SLICE_452( .D1(\ypix[4] ), .B1(\p_padA_N_333[4] ), 
    .B0(\p_ball_N_229[4] ), .A0(\ypix[4] ), .F0(n9_adj_2326), .F1(n9));
  SLICE_453 SLICE_453( .D1(\disp_ctrl/n18_adj_2222 ), .C1(\disp_ctrl/n24 ), 
    .B1(\disp_ctrl/n21923 ), .A1(\disp_ctrl/n12_adj_2223 ), .D0(n9_adj_2326), 
    .C0(\disp_ctrl/n22 ), .B0(\disp_ctrl/n15_adj_2158 ), .A0(n15_adj_2322), 
    .F0(\disp_ctrl/n24 ), .F1(\disp_ctrl/n20_adj_2220 ));
  SLICE_455 SLICE_455( .D1(\disp_ctrl/p_padB_s_N_848[8]_2 ), 
    .C1(\disp_ctrl/n24701 ), .B1(\ypix[8] ), .D0(\disp_ctrl/n15_adj_2151 ), 
    .C0(\disp_ctrl/n24453 ), .B0(\disp_ctrl/n24528 ), .A0(\disp_ctrl/n14_c ), 
    .F0(\disp_ctrl/n24701 ), .F1(n24702));
  SLICE_456 SLICE_456( .D1(\disp_ctrl/n9_c ), .C1(\disp_ctrl/n13_c ), 
    .B1(\disp_ctrl/n23963 ), .A1(\disp_ctrl/n11_adj_2269 ), .C0(\y_padB[6] ), 
    .A0(\ypix[6] ), .F0(\disp_ctrl/n13_c ), .F1(\disp_ctrl/n24468 ));
  SLICE_458 SLICE_458( .C1(\disp_ctrl/p_ball_s1_N_686[7] ), .A1(\ypix[7] ), 
    .D0(\ypix[7] ), .B0(\y_padB[7] ), .F0(\disp_ctrl/n15_c ), 
    .F1(\disp_ctrl/n15_adj_2175 ));
  SLICE_459 SLICE_459( .C1(\disp_ctrl/n24741 ), .B1(\y_padB[8] ), 
    .A1(\ypix[8] ), .D0(\disp_ctrl/n24725 ), .C0(\disp_ctrl/n24468 ), 
    .B0(\disp_ctrl/n24464 ), .A0(\disp_ctrl/n15_c ), .F0(\disp_ctrl/n24741 ), 
    .F1(\disp_ctrl/n24742 ));
  SLICE_460 SLICE_460( .D1(p_padB_s_N_858), .C1(p_padB_s_N_847), .B1(n123), 
    .A1(n307), .D0(\p_padB_s_N_848[9] ), .C0(n24702), .B0(\ypix[9] ), 
    .F0(p_padB_s_N_847), .F1(\vga_ctrl/n21091 ));
  SLICE_463 SLICE_463( .C1(\disp_ctrl/n24698 ), .B1(\ypix[7] ), 
    .A1(\disp_ctrl/p_padB_s_N_848[7]_2 ), .D0(\disp_ctrl/p_padB_s_N_848[6]_2 ), 
    .C0(\disp_ctrl/n24697 ), .B0(\ypix[6] ), .F0(\disp_ctrl/n24698 ), 
    .F1(\disp_ctrl/n14_c ));
  SLICE_464 SLICE_464( .D1(\disp_ctrl/n11_c ), .C1(\disp_ctrl/n13_adj_2153 ), 
    .B1(\disp_ctrl/n24032 ), .A1(\disp_ctrl/n9_adj_2152 ), .C0(\ypix[6] ), 
    .B0(\disp_ctrl/p_padB_s_N_848[6]_2 ), .F0(\disp_ctrl/n13_adj_2153 ), 
    .F1(\disp_ctrl/n24453 ));
  SLICE_465 SLICE_465( .D1(\y_ball[3] ), .C1(\ypix[3] ), .B1(\y_ball[2] ), 
    .A1(\ypix[2] ), .D0(\ypix[3] ), .C0(\disp_ctrl/p_padB_s_N_848[2]_2 ), 
    .B0(\ypix[2] ), .A0(\disp_ctrl/p_padB_s_N_848[3]_2 ), 
    .F0(\disp_ctrl/n24032 ), .F1(\disp_ctrl/n24127 ));
  SLICE_466 SLICE_466( .C1(\disp_ctrl/n4_c ), .B1(\ypix[5] ), 
    .A1(\disp_ctrl/p_padB_s_N_848[5]_2 ), .D0(\disp_ctrl/p_padB_s_N_848[1]_2 ), 
    .C0(\disp_ctrl/p_padB_s_N_848[0]_2 ), .B0(\ypix[0] ), .A0(\ypix[1] ), 
    .F0(\disp_ctrl/n4_c ), .F1(\disp_ctrl/n24697 ));
  SLICE_468 SLICE_468( .C1(\p_padB_N_629[7] ), .B1(\ypix[7] ), 
    .D0(\p_padB_N_629[7] ), .C0(\ypix[7] ), .B0(\p_padB_N_629[2] ), 
    .A0(\ypix[2] ), .F0(\disp_ctrl/n21901 ), .F1(\disp_ctrl/n26202 ));
  SLICE_469 SLICE_469( .C1(\disp_ctrl/n17_adj_2228 ), .B1(\disp_ctrl/n21903 ), 
    .A1(\disp_ctrl/n21901 ), .D0(\p_padB_N_629[9] ), .C0(n19909), 
    .B0(\ypix[9] ), .A0(\disp_ctrl/n1_adj_2195 ), 
    .F0(\disp_ctrl/n17_adj_2228 ), .F1(\disp_ctrl/n20_adj_2221 ));
  SLICE_470 SLICE_470( .D1(\disp_ctrl/n21919 ), .C1(\disp_ctrl/n21885 ), 
    .B1(\disp_ctrl/n17 ), .A1(\disp_ctrl/n21887 ), .D0(\p_padA_N_440[5] ), 
    .C0(\ypix[5] ), .B0(\p_padA_N_440[4] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n21885 ), .F1(\disp_ctrl/p_padA_s_N_840 ));
  SLICE_471 SLICE_471( .D1(n4252), .C1(n8_adj_2348), 
    .B1(\disp_ctrl/p_padA_s_N_840 ), .A1(\xpix[9] ), .D0(\xpix[1] ), 
    .C0(\vga_ctrl/n21091 ), .B0(\xpix[0] ), .A0(\xpix[4] ), .F0(n8_adj_2348), 
    .F1(\disp_ctrl/n12_adj_2223 ));
  SLICE_472 SLICE_472( .D1(\p_padA_N_440[6] ), .C1(\disp_ctrl/n21883 ), 
    .B1(\disp_ctrl/n1 ), .A1(\ypix[6] ), .D0(\p_padA_N_440[1] ), 
    .C0(\ypix[2] ), .B0(\p_padA_N_440[2] ), .A0(\ypix[1] ), 
    .F0(\disp_ctrl/n21883 ), .F1(\disp_ctrl/n21919 ));
  SLICE_473 SLICE_473( .D1(\disp_ctrl/p_padA_s_N_819[6] ), .C1(\disp_ctrl/n1 ), 
    .B1(\ypix[6] ), .A1(\disp_ctrl/n12_adj_2204 ), .C0(\ypix[0] ), 
    .A0(\p_padA_N_440[0] ), .F0(\disp_ctrl/n1 ), .F1(\disp_ctrl/n16_adj_2268 ));
  SLICE_474 SLICE_474( .D1(\disp_ctrl/n19921 ), .C1(\disp_ctrl/n17_adj_2154 ), 
    .B1(\p_padA_N_440[9] ), .A1(\ypix[9] ), .D0(\ypix[8] ), 
    .B0(\p_padA_N_440[8] ), .F0(\disp_ctrl/n17_adj_2154 ), 
    .F1(\disp_ctrl/n17 ));
  SLICE_476 SLICE_476( .C1(\disp_ctrl/n24680 ), .B1(\ypix[9] ), 
    .A1(\disp_ctrl/p_padB_s_N_859[9] ), .C0(\disp_ctrl/n24679 ), 
    .B0(\disp_ctrl/p_padB_s_N_859[8] ), .A0(\ypix[8] ), 
    .F0(\disp_ctrl/n24680 ), .F1(p_padB_s_N_858));
  SLICE_478 SLICE_478( .D1(\disp_ctrl/n24524 ), .C1(\disp_ctrl/n24322 ), 
    .B1(\disp_ctrl/n24521 ), .A1(\disp_ctrl/n26256 ), .D0(\disp_ctrl/n26259 ), 
    .C0(\disp_ctrl/n24320 ), .B0(\ypix[6] ), 
    .A0(\disp_ctrl/p_padB_s_N_859[6] ), .F0(\disp_ctrl/n24322 ), 
    .F1(\disp_ctrl/n24679 ));
  SLICE_480 SLICE_480( .C1(\disp_ctrl/n24539 ), .B1(\ypix[7] ), 
    .A1(\disp_ctrl/p_padB_s_N_859[7] ), .D0(\disp_ctrl/p_padB_s_N_859[6] ), 
    .C0(\disp_ctrl/n24538 ), .A0(\ypix[6] ), .F0(\disp_ctrl/n24539 ), 
    .F1(\disp_ctrl/n24521 ));
  SLICE_482 SLICE_482( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2155 ), 
    .B1(\disp_ctrl/p_padB_s_N_859[4] ), .D0(\disp_ctrl/p_padB_s_N_859[3] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[2] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_2155 ), .F1(\disp_ctrl/n24524 ));
  SLICE_484 SLICE_484( .D1(\disp_ctrl/p_padB_s_N_848[4]_2 ), 
    .C1(\disp_ctrl/n6_c ), .A1(\ypix[4] ), .D0(\ypix[2] ), .B0(\ypix[3] ), 
    .A0(\disp_ctrl/p_padB_s_N_848[3]_2 ), .F0(\disp_ctrl/n6_c ), 
    .F1(\disp_ctrl/n24528 ));
  SLICE_486 SLICE_486( .D1(\disp_ctrl/p_padB_s_N_859[4] ), 
    .C1(\disp_ctrl/n24196 ), .B1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[2] ), .C0(\ypix[2] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[3] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n24196 ), .F1(\disp_ctrl/n24320 ));
  SLICE_488 SLICE_488( .D1(\disp_ctrl/p_padB_s_N_859[5] ), 
    .C1(\disp_ctrl/n4_adj_2156 ), .B1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[0] ), .C0(\ypix[0] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[1] ), .A0(\ypix[1] ), 
    .F0(\disp_ctrl/n4_adj_2156 ), .F1(\disp_ctrl/n24538 ));
  SLICE_490 SLICE_490( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2157 ), 
    .B1(\y_padB[4] ), .D0(\ypix[2] ), .B0(\ypix[3] ), .A0(\y_padB[3] ), 
    .F0(\disp_ctrl/n6_adj_2157 ), .F1(\disp_ctrl/n24725 ));
  SLICE_492 SLICE_492( .D1(\disp_ctrl/n21927 ), .C1(\disp_ctrl/n21925 ), 
    .B1(\xpix[4] ), .A1(\xpix[2] ), .D0(\xpix[6] ), .C0(\xpix[0] ), 
    .B0(\xpix[5] ), .A0(\xpix[1] ), .F0(\disp_ctrl/n21925 ), 
    .F1(\disp_ctrl/n21201 ));
  SLICE_495 SLICE_495( .C1(\disp_ctrl/n24682 ), .B1(\xpix[9] ), 
    .A1(\disp_ctrl/p_ball_s2_N_732[9] ), .D0(\disp_ctrl/p_ball_s2_N_732[8] ), 
    .C0(\disp_ctrl/n24681 ), .A0(\xpix[8] ), .F0(\disp_ctrl/n24682 ), 
    .F1(\disp_ctrl/n24574 ));
  SLICE_497 SLICE_497( .D1(\disp_ctrl/n14_adj_2160 ), .C1(\disp_ctrl/n24312 ), 
    .B1(\disp_ctrl/n24550 ), .A1(\disp_ctrl/n26271 ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[6] ), .C0(\disp_ctrl/n24310 ), 
    .B0(\xpix[6] ), .A0(\disp_ctrl/n26275 ), .F0(\disp_ctrl/n24312 ), 
    .F1(\disp_ctrl/n24681 ));
  SLICE_498 SLICE_498( .C1(\disp_ctrl/n24632 ), 
    .B1(\disp_ctrl/p_ball_s2_N_732[7] ), .A1(\xpix[7] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[6] ), .C0(\disp_ctrl/n24631 ), 
    .B0(\xpix[6] ), .F0(\disp_ctrl/n24632 ), .F1(\disp_ctrl/n14_adj_2160 ));
  SLICE_500 SLICE_500( .D1(\ypix[8] ), .C1(n4046), .B1(\ypix[9] ), 
    .A1(\vga_ctrl/n5_adj_2055 ), .C0(\ypix[9] ), .A0(\ypix[8] ), .F0(n4267), 
    .F1(\vga_ctrl/n20123 ));
  SLICE_501 SLICE_501( .D1(\ypix[4] ), .C1(n8_adj_2346), .B1(n4267), 
    .A1(n4046), .D0(\ypix[0] ), .C0(\ypix[3] ), .B0(\ypix[1] ), .A0(\ypix[2] ), 
    .F0(n8_adj_2346), .F1(n4142));
  SLICE_502 SLICE_502( .D1(\disp_ctrl/p_ball_s2_N_732[4] ), 
    .C1(\disp_ctrl/n6_adj_2161 ), .B1(\xpix[4] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[2] ), .B0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .A0(\xpix[3] ), .F0(\disp_ctrl/n6_adj_2161 ), .F1(\disp_ctrl/n24550 ));
  SLICE_505 SLICE_505( .C1(\disp_ctrl/n24206 ), .B1(\xpix[4] ), 
    .A1(\disp_ctrl/p_ball_s2_N_732[4] ), .D0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .C0(\xpix[3] ), .B0(\disp_ctrl/p_ball_s2_N_732[2] ), .A0(\xpix[2] ), 
    .F0(\disp_ctrl/n24206 ), .F1(\disp_ctrl/n24310 ));
  SLICE_506 SLICE_506( .D1(\power_pos_x[4] ), .C1(\disp_ctrl/n6_adj_2162 ), 
    .A1(\xpix[4] ), .D0(\xpix[2] ), .C0(\xpix[3] ), .A0(\power_pos_x[3] ), 
    .F0(\disp_ctrl/n6_adj_2162 ), .F1(\disp_ctrl/n24559 ));
  SLICE_508 SLICE_508( .D1(\power_pos_x[1] ), .C1(\power_pos_x[3] ), 
    .B1(\power_pos_x[2] ), .A1(\power_pos_x[4] ), .D0(\power_pos_x[3] ), 
    .C0(\power_pos_x[2] ), .B0(\xpix[2] ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n24252 ), .F1(n9811));
  SLICE_509 SLICE_509( .D1(\disp_ctrl/n9_adj_2250 ), 
    .C1(\disp_ctrl/n13_adj_2249 ), .B1(\disp_ctrl/n24252 ), 
    .A1(\disp_ctrl/n11_adj_2248 ), .C0(\xpix[6] ), .B0(\power_pos_x[6] ), 
    .F0(\disp_ctrl/n13_adj_2249 ), .F1(\disp_ctrl/n24268 ));
  SLICE_510 SLICE_510( .D1(\disp_ctrl/p_padA_s_N_770[4] ), 
    .C1(\disp_ctrl/n6_adj_2163 ), .A1(\ypix[4] ), .D0(\ypix[2] ), 
    .B0(\ypix[3] ), .A0(\disp_ctrl/p_padA_s_N_770[3] ), 
    .F0(\disp_ctrl/n6_adj_2163 ), .F1(\disp_ctrl/n24567 ));
  SLICE_512 SLICE_512( .D1(\disp_ctrl/p_ball_s2_N_732[5] ), 
    .C1(\disp_ctrl/n4_adj_2164 ), .B1(\xpix[5] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[1] ), .C0(\xpix[0] ), .B0(\xpix[1] ), 
    .A0(\disp_ctrl/p_ball_s2_N_732[0] ), .F0(\disp_ctrl/n4_adj_2164 ), 
    .F1(\disp_ctrl/n24631 ));
  SLICE_514 SLICE_514( .D1(\ypix[2] ), .C1(\y_padA[3] ), .B1(\ypix[3] ), 
    .A1(\y_padA[2] ), .D0(\disp_ctrl/p_padA_s_N_770[2] ), .C0(\ypix[2] ), 
    .B0(\ypix[3] ), .A0(\disp_ctrl/p_padA_s_N_770[3] ), 
    .F0(\disp_ctrl/n24229 ), .F1(\disp_ctrl/n24139 ));
  SLICE_515 SLICE_515( .D1(\disp_ctrl/n24229 ), .C1(\disp_ctrl/n13_adj_2242 ), 
    .B1(\disp_ctrl/n9_adj_2241 ), .A1(\disp_ctrl/n11_adj_2243 ), 
    .D0(\ypix[6] ), .C0(\disp_ctrl/p_padA_s_N_770[6] ), 
    .F0(\disp_ctrl/n13_adj_2242 ), .F1(\disp_ctrl/n24292 ));
  SLICE_516 SLICE_516( .C1(\disp_ctrl/n24629 ), 
    .B1(\disp_ctrl/p_ball_s1_N_675[8] ), .A1(\xpix[8] ), 
    .D0(\disp_ctrl/n24531 ), .C0(\disp_ctrl/n24402 ), .B0(\disp_ctrl/n24534 ), 
    .A0(\disp_ctrl/n15_adj_2165 ), .F0(\disp_ctrl/n24629 ), 
    .F1(\disp_ctrl/n24630 ));
  SLICE_518 SLICE_518( .D1(\disp_ctrl/n11_adj_2169 ), 
    .C1(\disp_ctrl/n13_adj_2168 ), .B1(\disp_ctrl/n24104 ), 
    .A1(\disp_ctrl/n9_adj_2167 ), .B0(\xpix[6] ), 
    .A0(\disp_ctrl/p_ball_s1_N_675[6] ), .F0(\disp_ctrl/n13_adj_2168 ), 
    .F1(\disp_ctrl/n24402 ));
  SLICE_519 SLICE_519( .D1(\xpix[4] ), .C1(\power_pos_x[4] ), 
    .D0(\disp_ctrl/p_ball_s1_N_675[4] ), .C0(\xpix[4] ), 
    .F0(\disp_ctrl/n9_adj_2167 ), .F1(\disp_ctrl/n9_adj_2250 ));
  SLICE_521 SLICE_521( .D1(\disp_ctrl/n11_adj_2210 ), 
    .C1(\disp_ctrl/n13_adj_2209 ), .B1(\disp_ctrl/n24139 ), 
    .A1(\disp_ctrl/n9_adj_2208 ), .D0(\ypix[6] ), .B0(\y_padA[6] ), 
    .F0(\disp_ctrl/n13_adj_2209 ), .F1(\disp_ctrl/n24372 ));
  SLICE_522 SLICE_522( .C1(\disp_ctrl/n6_adj_2170 ), .B1(\y_padA[4] ), 
    .A1(\ypix[4] ), .D0(\y_padA[3] ), .C0(\ypix[3] ), .B0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2170 ), .F1(\disp_ctrl/n24601 ));
  SLICE_524 SLICE_524( .D1(lossA), .C1(\disp_ctrl/n9901 ), .B1(gmv_flash), 
    .A1(\disp_ctrl/n23916 ), .C0(\ypix[9] ), .B0(\disp_ctrl/right_N_189 ), 
    .A0(\vga_ctrl/n9789 ), .F0(\disp_ctrl/n9901 ), 
    .F1(\disp_ctrl/n6_adj_2172 ));
  SLICE_526 SLICE_526( .D1(n7892), .C1(n9513), .B1(\disp_ctrl/right_N_189 ), 
    .A1(n9841), .D0(\xpix[9] ), .C0(\xpix[7] ), .B0(\xpix[8] ), .F0(n9513), 
    .F1(\disp_ctrl/n23916 ));
  SLICE_527 SLICE_527( .C1(\vga_ctrl/n9789 ), .A1(\ypix[9] ), .D0(\ypix[7] ), 
    .C0(\ypix[8] ), .B0(\ypix[6] ), .A0(\ypix[5] ), .F0(\vga_ctrl/n9789 ), 
    .F1(n9841));
  SLICE_528 SLICE_528( .D1(\disp_ctrl/n11_adj_2169 ), 
    .C1(\disp_ctrl/p_ball_s1_N_685 ), .B1(\disp_ctrl/n3_c ), 
    .A1(\disp_ctrl/n1_adj_2173 ), .D0(\ypix[9] ), .C0(\disp_ctrl/n24740 ), 
    .A0(\disp_ctrl/p_ball_s1_N_686[9] ), .F0(\disp_ctrl/p_ball_s1_N_685 ), 
    .F1(\disp_ctrl/n20 ));
  SLICE_529 SLICE_529( .D1(\xpix[5] ), .A1(\p_powerup_N_926[5] ), 
    .C0(\xpix[5] ), .A0(\disp_ctrl/p_ball_s1_N_675[5] ), 
    .F0(\disp_ctrl/n11_adj_2169 ), .F1(n26173));
  SLICE_531 SLICE_531( .C1(\disp_ctrl/n24739 ), 
    .B1(\disp_ctrl/p_ball_s1_N_686[8] ), .A1(\ypix[8] ), 
    .D0(\disp_ctrl/n24727 ), .C0(\disp_ctrl/n24485 ), .B0(\disp_ctrl/n24475 ), 
    .A0(\disp_ctrl/n15_adj_2175 ), .F0(\disp_ctrl/n24739 ), 
    .F1(\disp_ctrl/n24740 ));
  SLICE_533 SLICE_533( .D1(\ypix[7] ), .C1(\disp_ctrl/n24706 ), 
    .A1(\disp_ctrl/p_ball_s1_N_686[7] ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n24705 ), .A0(\disp_ctrl/p_ball_s1_N_686[6] ), 
    .F0(\disp_ctrl/n24706 ), .F1(\disp_ctrl/n24475 ));
  SLICE_534 SLICE_534( .D1(\disp_ctrl/n9_adj_2177 ), 
    .C1(\disp_ctrl/n13_adj_2178 ), .B1(\disp_ctrl/n24000 ), 
    .A1(\disp_ctrl/n11_adj_2179 ), .B0(\ypix[6] ), 
    .A0(\disp_ctrl/p_ball_s1_N_686[6] ), .F0(\disp_ctrl/n13_adj_2178 ), 
    .F1(\disp_ctrl/n24485 ));
  SLICE_535 SLICE_535( .D1(\p_padB_N_522[4] ), .B1(\ypix[4] ), .C0(\ypix[4] ), 
    .A0(\disp_ctrl/p_ball_s1_N_686[4] ), .F0(\disp_ctrl/n9_adj_2177 ), 
    .F1(n9_adj_2289));
  SLICE_536 SLICE_536( .D1(\xpix[0] ), .C1(n21860), .B1(\xpix[2] ), 
    .A1(\xpix[1] ), .D0(\xpix[3] ), .C0(\xpix[4] ), .B0(\xpix[7] ), 
    .A0(\xpix[8] ), .F0(n21860), .F1(\disp_ctrl/n21909 ));
  SLICE_538 SLICE_538( .D1(\ypix[5] ), .C1(\disp_ctrl/n4_adj_2180 ), 
    .A1(\disp_ctrl/p_ball_s1_N_686[5] ), .D0(\disp_ctrl/p_ball_s1_N_686[1] ), 
    .C0(\ypix[1] ), .B0(\disp_ctrl/p_ball_s1_N_686[0] ), .A0(\ypix[0] ), 
    .F0(\disp_ctrl/n4_adj_2180 ), .F1(\disp_ctrl/n24705 ));
  SLICE_540 SLICE_540( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2176 ), 
    .A1(\disp_ctrl/p_ball_s1_N_686[4] ), .D0(\ypix[3] ), 
    .C0(\disp_ctrl/p_ball_s1_N_686[3] ), .B0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2176 ), .F1(\disp_ctrl/n24727 ));
  SLICE_542 SLICE_542( .D1(\xpix[5] ), .C1(\disp_ctrl/n20940 ), .B1(\xpix[9] ), 
    .A1(\xpix[6] ), .D0(\disp_ctrl/n4_adj_2182 ), .C0(\disp_ctrl/n18 ), 
    .B0(\disp_ctrl/n14_adj_2183 ), .A0(\disp_ctrl/n13_adj_2181 ), 
    .F0(\disp_ctrl/n20940 ), .F1(\disp_ctrl/n12_adj_2239 ));
  SLICE_544 SLICE_544( .D1(\disp_ctrl/n20934 ), .C1(\disp_ctrl/n13_adj_2184 ), 
    .B1(\disp_ctrl/n14_adj_2186 ), .A1(\disp_ctrl/n18_adj_2185 ), 
    .D0(\disp_ctrl/p_padB_s_N_908[3] ), .C0(\ypix[1] ), 
    .B0(\disp_ctrl/p_padB_s_N_908[1] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n13_adj_2184 ), .F1(\disp_ctrl/n4_adj_2182 ));
  SLICE_545 SLICE_545( .D1(\disp_ctrl/p_padB_s_N_859[9] ), .C1(\ypix[2] ), 
    .B1(\disp_ctrl/p_padB_s_N_859[2] ), .A1(\ypix[9] ), 
    .D0(\disp_ctrl/p_padB_s_N_908[9] ), .C0(\ypix[9] ), .B0(\ypix[2] ), 
    .A0(\disp_ctrl/p_padB_s_N_908[2] ), .F0(\disp_ctrl/n14_adj_2186 ), 
    .F1(\disp_ctrl/n14_adj_2183 ));
  SLICE_546 SLICE_546( .C1(\disp_ctrl/n15_adj_2187 ), .B1(\disp_ctrl/n12_c ), 
    .A1(\disp_ctrl/n11_adj_2188 ), .D0(\ypix[6] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[6] ), .A0(\disp_ctrl/p_padB_s_N_859[4] ), 
    .F0(\disp_ctrl/n15_adj_2187 ), .F1(\disp_ctrl/n18 ));
  SLICE_547 SLICE_547( .B1(\disp_ctrl/p_padB_s_N_859[7] ), .A1(\ypix[7] ), 
    .D0(\ypix[7] ), .C0(\disp_ctrl/p_padB_s_N_859[8] ), .B0(\ypix[8] ), 
    .A0(\disp_ctrl/p_padB_s_N_859[7] ), .F0(\disp_ctrl/n12_c ), 
    .F1(\disp_ctrl/n26256 ));
  SLICE_548 SLICE_548( .D1(\disp_ctrl/n16_c ), .C1(\disp_ctrl/n14_adj_2191 ), 
    .B1(\disp_ctrl/n13_adj_2189 ), .A1(\disp_ctrl/n15_adj_2190 ), 
    .D0(\disp_ctrl/p_padB_s_N_897[4] ), .C0(\disp_ctrl/p_padB_s_N_897[5] ), 
    .B0(\ypix[5] ), .A0(\ypix[4] ), .F0(\disp_ctrl/n14_adj_2191 ), 
    .F1(\disp_ctrl/n20934 ));
  SLICE_549 SLICE_549( .D1(\disp_ctrl/n12_adj_2196 ), 
    .C1(\disp_ctrl/n1_adj_2195 ), .B1(\disp_ctrl/p_padB_s_N_897[6] ), 
    .A1(\ypix[6] ), .D0(\ypix[0] ), .B0(\p_padB_N_629[0] ), 
    .F0(\disp_ctrl/n1_adj_2195 ), .F1(\disp_ctrl/n16_c ));
  SLICE_550 SLICE_550( .D1(\disp_ctrl/n11_adj_2193 ), 
    .C1(\disp_ctrl/n15_adj_2192 ), .B1(\disp_ctrl/n12_adj_2194 ), 
    .D0(\disp_ctrl/p_padB_s_N_908[4] ), .C0(\disp_ctrl/p_padB_s_N_908[6] ), 
    .B0(\ypix[4] ), .A0(\ypix[6] ), .F0(\disp_ctrl/n15_adj_2192 ), 
    .F1(\disp_ctrl/n18_adj_2185 ));
  SLICE_551 SLICE_551( .C1(\p_padA_N_333[7] ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padB_s_N_908[7] ), .C0(\disp_ctrl/p_padB_s_N_908[8] ), 
    .B0(\ypix[8] ), .A0(\ypix[7] ), .F0(\disp_ctrl/n12_adj_2194 ), .F1(n15));
  SLICE_553 SLICE_553( .D1(\y_padA[8] ), .C1(\disp_ctrl/n24647 ), 
    .B1(\ypix[8] ), .D0(\disp_ctrl/n24582 ), .C0(\disp_ctrl/n24372 ), 
    .B0(\disp_ctrl/n15_adj_2207 ), .A0(\disp_ctrl/n24601 ), 
    .F0(\disp_ctrl/n24647 ), .F1(\disp_ctrl/n24648 ));
  SLICE_555 SLICE_555( .D1(\disp_ctrl/n26186 ), .C1(\disp_ctrl/n24342 ), 
    .B1(\disp_ctrl/n14_adj_2197 ), .A1(\disp_ctrl/n24589 ), 
    .D0(\p_padA_N_440[6] ), .C0(\disp_ctrl/n24340 ), .B0(\ypix[6] ), 
    .A0(\disp_ctrl/n26190 ), .F0(\disp_ctrl/n24342 ), .F1(\disp_ctrl/n24671 ));
  SLICE_556 SLICE_556( .D1(\ypix[7] ), .C1(\disp_ctrl/n24732 ), 
    .A1(\disp_ctrl/p_padA_s_N_781[7]_2 ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n24731 ), .A0(\disp_ctrl/p_padA_s_N_781[6]_2 ), 
    .F0(\disp_ctrl/n24732 ), .F1(n14_adj_2315));
  SLICE_557 SLICE_557( .D1(n14_adj_2315), .C1(n24466), .B1(n26238), 
    .A1(n24735), .D0(\disp_ctrl/p_padA_s_N_781[6]_2 ), .C0(\disp_ctrl/n24461 ), 
    .B0(\ypix[6] ), .A0(\disp_ctrl/n26243 ), .F0(n24466), 
    .F1(\vga_ctrl/n24743 ));
  SLICE_558 SLICE_558( .D1(\ypix[7] ), .C1(\disp_ctrl/n24670 ), 
    .A1(\p_padA_N_440[7] ), .D0(\p_padA_N_440[6] ), .C0(\disp_ctrl/n24669 ), 
    .A0(\ypix[6] ), .F0(\disp_ctrl/n24670 ), .F1(\disp_ctrl/n14_adj_2197 ));
  SLICE_560 SLICE_560( .C1(\disp_ctrl/n6_adj_2199 ), 
    .B1(\disp_ctrl/p_padA_s_N_781[4]_2 ), .A1(\ypix[4] ), .C0(\ypix[3] ), 
    .B0(\disp_ctrl/p_padA_s_N_781[3]_2 ), .A0(\disp_ctrl/p_padA_s_N_781[2]_2 ), 
    .F0(\disp_ctrl/n6_adj_2199 ), .F1(n24735));
  SLICE_562 SLICE_562( .C1(\disp_ctrl/n6_adj_2200 ), .B1(\ypix[4] ), 
    .A1(\p_padA_N_440[4] ), .D0(\ypix[3] ), .C0(\p_padA_N_440[3] ), 
    .B0(\p_padA_N_440[2] ), .F0(\disp_ctrl/n6_adj_2200 ), 
    .F1(\disp_ctrl/n24589 ));
  SLICE_565 SLICE_565( .D1(\p_padB_N_522[5] ), .A1(\ypix[5] ), .D0(\ypix[5] ), 
    .C0(\disp_ctrl/p_padA_s_N_781[5]_2 ), .F0(\disp_ctrl/n26243 ), 
    .F1(n11_adj_2288));
  SLICE_566 SLICE_566( .D1(\ypix[4] ), .C1(\disp_ctrl/n24019 ), 
    .A1(\disp_ctrl/p_padA_s_N_781[4]_2 ), .D0(\disp_ctrl/p_padA_s_N_781[3]_2 ), 
    .C0(\ypix[2] ), .B0(\disp_ctrl/p_padA_s_N_781[2]_2 ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n24019 ), .F1(\disp_ctrl/n24461 ));
  SLICE_569 SLICE_569( .D1(\disp_ctrl/p_padA_s_N_781[5]_2 ), 
    .C1(\disp_ctrl/n4_adj_2201 ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[1]_2 ), .C0(\ypix[1] ), 
    .B0(\disp_ctrl/p_padA_s_N_781[0]_2 ), .A0(\ypix[0] ), 
    .F0(\disp_ctrl/n4_adj_2201 ), .F1(\disp_ctrl/n24731 ));
  SLICE_571 SLICE_571( .D1(\p_padA_N_440[4] ), .C1(\disp_ctrl/n24174 ), 
    .A1(\ypix[4] ), .D0(\p_padA_N_440[2] ), .C0(\ypix[3] ), 
    .B0(\p_padA_N_440[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n24174 ), 
    .F1(\disp_ctrl/n24340 ));
  SLICE_572 SLICE_572( .D1(\disp_ctrl/n26243 ), .C1(\disp_ctrl/n12_adj_2202 ), 
    .B1(\ypix[0] ), .A1(\disp_ctrl/p_padA_s_N_781[0]_2 ), .D0(\ypix[7] ), 
    .C0(\disp_ctrl/p_padA_s_N_781[7]_2 ), .B0(\ypix[8] ), 
    .A0(\p_padA_s_N_781[8] ), .F0(\disp_ctrl/n12_adj_2202 ), 
    .F1(\disp_ctrl/n16_adj_2255 ));
  SLICE_574 SLICE_574( .D1(\ypix[5] ), .C1(\disp_ctrl/n4_adj_2203 ), 
    .A1(\p_padA_N_440[5] ), .D0(\ypix[1] ), .C0(\ypix[0] ), 
    .B0(\p_padA_N_440[0] ), .A0(\p_padA_N_440[1] ), 
    .F0(\disp_ctrl/n4_adj_2203 ), .F1(\disp_ctrl/n24669 ));
  SLICE_576 SLICE_576( .D1(\xpix[5] ), .C1(\disp_ctrl/n4_adj_2171 ), 
    .A1(\disp_ctrl/p_ball_s1_N_675[5] ), .D0(\disp_ctrl/p_ball_s1_N_675[1] ), 
    .C0(\xpix[1] ), .B0(\xpix[0] ), .A0(\disp_ctrl/p_ball_s1_N_675[0] ), 
    .F0(\disp_ctrl/n4_adj_2171 ), .F1(\disp_ctrl/n24699 ));
  SLICE_578 SLICE_578( .D1(\y_padB[2] ), .C1(\ypix[2] ), .B1(\ypix[3] ), 
    .A1(\y_padB[3] ), .D0(\disp_ctrl/p_padA_s_N_819[3] ), 
    .C0(\disp_ctrl/p_padA_s_N_819[2] ), .B0(\ypix[2] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n12_adj_2204 ), .F1(\disp_ctrl/n23963 ));
  SLICE_580 SLICE_580( .D1(\xpix[4] ), .C1(\disp_ctrl/n6_adj_2205 ), 
    .B1(\x_ball[4] ), .C0(\xpix[2] ), .B0(\xpix[3] ), .A0(\x_ball[3] ), 
    .F0(\disp_ctrl/n6_adj_2205 ), .F1(\disp_ctrl/n24615 ));
  SLICE_582 SLICE_582( .D1(\xpix[2] ), .C1(\xpix[3] ), .B1(\xpix[4] ), 
    .D0(\xpix[2] ), .C0(\x_ball[3] ), .B0(\xpix[3] ), .A0(\x_ball[2] ), 
    .F0(\disp_ctrl/n24115 ), .F1(n220));
  SLICE_583 SLICE_583( .D1(\disp_ctrl/n9_adj_2213 ), 
    .C1(\disp_ctrl/n13_adj_2215 ), .B1(\disp_ctrl/n11_adj_2216 ), 
    .A1(\disp_ctrl/n24115 ), .D0(\x_ball[6] ), .B0(\xpix[6] ), 
    .F0(\disp_ctrl/n13_adj_2215 ), .F1(\disp_ctrl/n24392 ));
  SLICE_584 SLICE_584( .C1(\disp_ctrl/n6_adj_2206 ), .B1(\ypix[4] ), 
    .A1(\y_ball[4] ), .D0(\ypix[3] ), .B0(\ypix[2] ), .A0(\y_ball[3] ), 
    .F0(\disp_ctrl/n6_adj_2206 ), .F1(\disp_ctrl/n24603 ));
  SLICE_587 SLICE_587( .D1(\disp_ctrl/n9_adj_2224 ), 
    .C1(\disp_ctrl/n13_adj_2225 ), .B1(\disp_ctrl/n11_adj_2226 ), 
    .A1(\disp_ctrl/n24127 ), .D0(\y_ball[6] ), .C0(\ypix[6] ), 
    .F0(\disp_ctrl/n13_adj_2225 ), .F1(\disp_ctrl/n24382 ));
  SLICE_589 SLICE_589( .D1(\ypix[7] ), .C1(\disp_ctrl/n24674 ), 
    .B1(\y_padA[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n24673 ), 
    .A0(\y_padA[6] ), .F0(\disp_ctrl/n24674 ), .F1(\disp_ctrl/n24582 ));
  SLICE_590 SLICE_590( .D1(\xpix[4] ), .C1(\disp_ctrl/n6_adj_2166 ), 
    .B1(\disp_ctrl/p_ball_s1_N_675[4] ), .D0(\disp_ctrl/p_ball_s1_N_675[3] ), 
    .B0(\xpix[3] ), .A0(\xpix[2] ), .F0(\disp_ctrl/n6_adj_2166 ), 
    .F1(\disp_ctrl/n24534 ));
  SLICE_592 SLICE_592( .D1(p_padB), .C1(\disp_ctrl/n6_adj_2211 ), .B1(p_padA), 
    .A1(\disp_ctrl/n5 ), .D0(\y_ball[9] ), .C0(\disp_ctrl/n24642 ), 
    .B0(p_ball_N_194), .A0(\ypix[9] ), .F0(\disp_ctrl/n6_adj_2211 ), 
    .F1(pixval_N_139));
  SLICE_593 SLICE_593( .D1(altcol_N_141), .C1(\vga_ctrl/n3495 ), 
    .B1(pixval_N_139), .D0(\xpix[8] ), .C0(n9841), .B0(\xpix[7] ), 
    .A0(\xpix[9] ), .F0(\vga_ctrl/n3495 ), .F1(\vga_ctrl/n3496 ));
  SLICE_595 SLICE_595( .D1(\ypix[8] ), .C1(\disp_ctrl/n24641 ), 
    .A1(\y_ball[8] ), .D0(\disp_ctrl/n24603 ), .C0(\disp_ctrl/n24382 ), 
    .B0(\disp_ctrl/n15_adj_2218 ), .A0(\disp_ctrl/n24598 ), 
    .F0(\disp_ctrl/n24641 ), .F1(\disp_ctrl/n24642 ));
  SLICE_596 SLICE_596( .C1(\disp_ctrl/n24633 ), .B1(\x_ball[8] ), 
    .A1(\xpix[8] ), .D0(\disp_ctrl/n24606 ), .C0(\disp_ctrl/n24392 ), 
    .B0(\disp_ctrl/n15_adj_2212 ), .A0(\disp_ctrl/n24615 ), 
    .F0(\disp_ctrl/n24633 ), .F1(\disp_ctrl/n24634 ));
  SLICE_598 SLICE_598( .D1(\ypix[5] ), .C1(\disp_ctrl/n4_adj_2214 ), 
    .A1(\y_padA[5] ), .D0(\ypix[1] ), .C0(\y_padA[1] ), .B0(\p_padA_N_440[0] ), 
    .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2214 ), .F1(\disp_ctrl/n24673 ));
  SLICE_601 SLICE_601( .D1(\ypix[7] ), .C1(\disp_ctrl/n24650 ), 
    .A1(\y_ball[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n24649 ), 
    .B0(\y_ball[6] ), .F0(\disp_ctrl/n24650 ), .F1(\disp_ctrl/n24598 ));
  SLICE_602 SLICE_602( .D1(\disp_ctrl/n20_adj_2220 ), .C1(altcolB), 
    .B1(\disp_ctrl/n21201 ), .A1(\disp_ctrl/n15_adj_2219 ), .D0(n4142), 
    .C0(\col_ctrl/n25458 ), .B0(\xpix[9] ), .A0(\col_ctrl/n21934 ), 
    .F0(altcolB), .F1(altcol_N_141));
  SLICE_604 SLICE_604( .D0(\disp_ctrl/n20_adj_2221 ), .C0(\disp_ctrl/n25464 ), 
    .B0(\disp_ctrl/n21915 ), .A0(lossA), .F0(\disp_ctrl/n15_adj_2219 ));
  SLICE_607 SLICE_607( .D1(\disp_ctrl/n13_adj_2232 ), 
    .C1(\disp_ctrl/n22_adj_2233 ), .B1(\disp_ctrl/p_gameover ), 
    .A1(\disp_ctrl/n21929 ), .D0(\disp_ctrl/n14_adj_2174 ), 
    .C0(\disp_ctrl/n20 ), .B0(\disp_ctrl/n13_adj_2168 ), 
    .A0(\disp_ctrl/n7_adj_2245 ), .F0(\disp_ctrl/n22_adj_2233 ), 
    .F1(\disp_ctrl/n18_adj_2222 ));
  SLICE_608 SLICE_608( .D1(\disp_ctrl/n7 ), .C1(\disp_ctrl/n21897 ), 
    .B1(\ypix[1] ), .A1(\p_padB_N_629[1] ), .D0(\ypix[6] ), 
    .C0(\p_padB_N_629[6] ), .B0(\ypix[4] ), .A0(\p_padB_N_629[4] ), 
    .F0(\disp_ctrl/n21897 ), .F1(\disp_ctrl/n21915 ));
  SLICE_609 SLICE_609( .D1(\p_padB_N_629[3] ), .B1(\p_ball_N_229[3] ), 
    .B0(\ypix[3] ), .A0(\p_padB_N_629[3] ), .F0(\disp_ctrl/n7 ), 
    .F1(n7_adj_2311));
  SLICE_611 SLICE_611( .D1(\disp_ctrl/n12_adj_2239 ), .C1(n16_adj_2344), 
    .B1(\disp_ctrl/n21909 ), .A1(n15_adj_2345), .D0(n3829), 
    .C0(\vga_ctrl/n10 ), .B0(\xpix[4] ), .A0(\xpix[0] ), .F0(n16_adj_2344), 
    .F1(\disp_ctrl/n13_adj_2232 ));
  SLICE_612 SLICE_612( .D1(\xpix[3] ), .C1(p_padA_s_N_769), .B1(n20055), 
    .A1(\xpix[1] ), .D0(\ypix[9] ), .C0(n24688), .B0(\p_padA_s_N_770[9] ), 
    .F0(p_padA_s_N_769), .F1(n15_adj_2345));
  SLICE_615 SLICE_615( .C1(\disp_ctrl/n24686 ), 
    .B1(\disp_ctrl/p_padA_s_N_770[7] ), .A1(\ypix[7] ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n24685 ), .A0(\disp_ctrl/p_padA_s_N_770[6] ), 
    .F0(\disp_ctrl/n24686 ), .F1(\disp_ctrl/n14_adj_2236 ));
  SLICE_616 SLICE_616( .D1(\disp_ctrl/n3_adj_2244 ), 
    .C1(\disp_ctrl/n17_adj_2159 ), .B1(\disp_ctrl/n10_c ), 
    .A1(\disp_ctrl/n9_adj_2167 ), .C0(\disp_ctrl/p_ball_s1_N_675[8] ), 
    .B0(\xpix[8] ), .F0(\disp_ctrl/n17_adj_2159 ), .F1(\disp_ctrl/n21929 ));
  SLICE_619 SLICE_619( .D1(\xpix[3] ), .B1(\xpix[2] ), .C0(\xpix[3] ), 
    .A0(\disp_ctrl/p_ball_s1_N_675[3] ), .F0(\disp_ctrl/n7_adj_2245 ), 
    .F1(n307));
  SLICE_622 SLICE_622( .D1(\disp_ctrl/p_padA_s_N_770[5] ), 
    .C1(\disp_ctrl/n4_adj_2246 ), .B1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[0] ), .C0(\ypix[1] ), 
    .B0(\disp_ctrl/p_padA_s_N_770[1] ), .A0(\ypix[0] ), 
    .F0(\disp_ctrl/n4_adj_2246 ), .F1(\disp_ctrl/n24685 ));
  SLICE_624 SLICE_624( .D1(\disp_ctrl/n4_adj_2247 ), .C1(\disp_ctrl/n20887 ), 
    .B1(\xpix[3] ), .A1(n3829), .D0(\disp_ctrl/n14_adj_2260 ), 
    .C0(\disp_ctrl/n18_adj_2259 ), .B0(\disp_ctrl/n13_adj_2258 ), 
    .A0(\disp_ctrl/n21086 ), .F0(\disp_ctrl/n4_adj_2247 ), 
    .F1(\disp_ctrl/n21927 ));
  SLICE_627 SLICE_627( .D1(\xpix[7] ), .C1(\disp_ctrl/n24692 ), 
    .A1(\power_pos_x[7] ), .D0(\power_pos_x[6] ), .C0(\disp_ctrl/n24691 ), 
    .B0(\xpix[6] ), .F0(\disp_ctrl/n24692 ), .F1(\disp_ctrl/n24547 ));
  SLICE_628 SLICE_628( .D1(\disp_ctrl/n13_adj_2252 ), 
    .C1(\disp_ctrl/n15_adj_2253 ), .B1(\disp_ctrl/n16_adj_2255 ), 
    .A1(\disp_ctrl/n14_adj_2254 ), .D0(\disp_ctrl/p_padA_s_N_781[4]_2 ), 
    .C0(\ypix[4] ), .B0(\ypix[6] ), .A0(\disp_ctrl/p_padA_s_N_781[6]_2 ), 
    .F0(\disp_ctrl/n15_adj_2253 ), .F1(\disp_ctrl/n20887 ));
  SLICE_629 SLICE_629( .D1(\ypix[9] ), .C1(\ypix[2] ), 
    .B1(\disp_ctrl/p_padA_s_N_830[9] ), .A1(\disp_ctrl/p_padA_s_N_830[2] ), 
    .D0(\ypix[9] ), .C0(\p_padA_s_N_781[9] ), .B0(\ypix[2] ), 
    .A0(\disp_ctrl/p_padA_s_N_781[2]_2 ), .F0(\disp_ctrl/n14_adj_2254 ), 
    .F1(\disp_ctrl/n14_adj_2260 ));
  SLICE_630 SLICE_630( .D1(p_padB_N_521), .C1(n260), .B1(\xpix[9] ), 
    .A1(n4252), .D0(n123), .C0(n12028), .B0(\xpix[3] ), .A0(\xpix[4] ), 
    .F0(n260), .F1(\disp_ctrl/n8_adj_2257 ));
  SLICE_632 SLICE_632( .D1(\power_pos_x[5] ), .C1(\disp_ctrl/n4_adj_2261 ), 
    .A1(\xpix[5] ), .D0(\xpix[0] ), .C0(\xpix[1] ), .B0(\power_pos_x[1] ), 
    .A0(\power_pos_x[0] ), .F0(\disp_ctrl/n4_adj_2261 ), 
    .F1(\disp_ctrl/n24691 ));
  SLICE_637 SLICE_637( .D1(\disp_ctrl/n24526 ), .C1(\disp_ctrl/n24332 ), 
    .B1(\disp_ctrl/n26202 ), .A1(\disp_ctrl/n14_adj_2262 ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n24330 ), .B0(\disp_ctrl/n26207 ), .A0(\p_padB_N_629[6] ), 
    .F0(\disp_ctrl/n24332 ), .F1(\disp_ctrl/n24677 ));
  SLICE_638 SLICE_638( .C1(\disp_ctrl/n24676 ), .B1(\ypix[7] ), 
    .A1(\p_padB_N_629[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n24675 ), 
    .A0(\p_padB_N_629[6] ), .F0(\disp_ctrl/n24676 ), 
    .F1(\disp_ctrl/n14_adj_2262 ));
  SLICE_640 SLICE_640( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2263 ), 
    .B1(\p_padB_N_629[4] ), .D0(\p_padB_N_629[3] ), .C0(\ypix[3] ), 
    .B0(\p_padB_N_629[2] ), .F0(\disp_ctrl/n6_adj_2263 ), 
    .F1(\disp_ctrl/n24526 ));
  SLICE_643 SLICE_643( .D1(\p_padB_N_629[4] ), .C1(\disp_ctrl/n24185 ), 
    .B1(\ypix[4] ), .D0(\ypix[2] ), .C0(\p_padB_N_629[2] ), .B0(\ypix[3] ), 
    .A0(\p_padB_N_629[3] ), .F0(\disp_ctrl/n24185 ), .F1(\disp_ctrl/n24330 ));
  SLICE_644 SLICE_644( .D1(\ypix[5] ), .C1(\disp_ctrl/n4_adj_2264 ), 
    .A1(\p_padB_N_629[5] ), .D0(\ypix[1] ), .C0(\p_padB_N_629[0] ), 
    .B0(\ypix[0] ), .A0(\p_padB_N_629[1] ), .F0(\disp_ctrl/n4_adj_2264 ), 
    .F1(\disp_ctrl/n24675 ));
  SLICE_646 SLICE_646( .D1(\disp_ctrl/n13_adj_2265 ), 
    .C1(\disp_ctrl/n15_adj_2266 ), .B1(\disp_ctrl/n16_adj_2268 ), 
    .A1(\disp_ctrl/n14_adj_2267 ), .D0(\ypix[7] ), 
    .C0(\disp_ctrl/p_padA_s_N_819[7] ), .B0(\ypix[8] ), 
    .A0(\disp_ctrl/p_padA_s_N_819[8] ), .F0(\disp_ctrl/n15_adj_2266 ), 
    .F1(\disp_ctrl/n21086 ));
  SLICE_647 SLICE_647( .D1(\ypix[7] ), .C1(\ypix[6] ), .B1(\ypix[4] ), 
    .A1(\ypix[5] ), .D0(\disp_ctrl/p_padA_s_N_819[4] ), 
    .C0(\disp_ctrl/p_padA_s_N_819[5] ), .B0(\ypix[5] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n14_adj_2267 ), .F1(\vga_ctrl/n4285 ));
  SLICE_648 SLICE_648( .D1(\disp_ctrl/n11_adj_2271 ), 
    .C1(\disp_ctrl/n15_adj_2270 ), .B1(\disp_ctrl/n12_adj_2272 ), 
    .D0(\disp_ctrl/p_padA_s_N_830[4] ), .C0(\ypix[6] ), 
    .B0(\disp_ctrl/p_padA_s_N_830[6] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n15_adj_2270 ), .F1(\disp_ctrl/n18_adj_2259 ));
  SLICE_649 SLICE_649( .D1(\disp_ctrl/p_padB_s_N_897[8] ), 
    .C1(\disp_ctrl/p_padB_s_N_897[7] ), .B1(\ypix[7] ), .A1(\ypix[8] ), 
    .D0(\ypix[8] ), .C0(\ypix[7] ), .B0(\disp_ctrl/p_padA_s_N_830[7] ), 
    .A0(\disp_ctrl/p_padA_s_N_830[8] ), .F0(\disp_ctrl/n12_adj_2272 ), 
    .F1(\disp_ctrl/n15_adj_2190 ));
  SLICE_650 SLICE_650( .D1(\y_padB[5] ), .C1(\disp_ctrl/n4_adj_2273 ), 
    .A1(\ypix[5] ), .D0(\ypix[1] ), .C0(\p_padB_N_629[0] ), .B0(\y_padB[1] ), 
    .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2273 ), .F1(\disp_ctrl/n24723 ));
  SLICE_652 SLICE_652( .D1(\disp_ctrl/scrB_mod/n9585 ), 
    .C1(\disp_ctrl/scrB_mod/n4216 ), .B1(n4130), .A1(n19957), .D0(n12002), 
    .C0(\xpix[5] ), .B0(\xpix[4] ), .A0(n4210), 
    .F0(\disp_ctrl/scrB_mod/n4216 ), .F1(n4411));
  SLICE_653 SLICE_653( .D1(n284), .C1(n4_adj_2333), .B1(\col_ctrl/n21862 ), 
    .A1(n4411), .D0(n4210), .C0(\vga_ctrl/n11976 ), .B0(\xpix[3] ), 
    .A0(\xpix[2] ), .F0(n4_adj_2333), .F1(\col_ctrl/n6 ));
  SLICE_655 SLICE_655( .D1(\xpix[9] ), .C1(n4210), .A1(\xpix[5] ), 
    .C0(\xpix[6] ), .B0(\xpix[8] ), .A0(\xpix[7] ), .F0(n4210), .F1(n4302));
  SLICE_656 SLICE_656( .D1(n3897), .C1(n11939), .B1(\xpix[4] ), .A1(\xpix[9] ), 
    .C0(\xpix[2] ), .A0(\xpix[3] ), .F0(n11939), .F1(n9579));
  SLICE_658 SLICE_658( .D1(\ypix[4] ), .C1(n6_adj_2320), .A1(\ypix[3] ), 
    .D0(\ypix[0] ), .B0(\ypix[2] ), .A0(\ypix[1] ), .F0(n6_adj_2320), 
    .F1(\vga_ctrl/n5_adj_2055 ));
  SLICE_661 SLICE_661( .D1(n266), .C1(n11919), .B1(\disp_ctrl/scrA_mod/n10 ), 
    .A1(\xpix[3] ), .D0(\xpix[6] ), .C0(\xpix[8] ), .B0(\xpix[7] ), 
    .A0(\xpix[9] ), .F0(n11919), .F1(\disp_ctrl/scrA_mod/l_0_N_1034 ));
  SLICE_663 SLICE_663( .D1(\xpix[1] ), .C1(n284), .B1(\xpix[2] ), 
    .A1(\xpix[3] ), .D0(\xpix[5] ), .C0(\xpix[4] ), .F0(n284), .F1(n18119));
  SLICE_666 SLICE_666( .D0(\scrA[0] ), .C0(n4142), 
    .F0(\disp_ctrl/scrA_mod/n4201 ));
  SLICE_667 SLICE_667( .D0(n3829), .C0(\disp_ctrl/scrA_mod/pixval_N_1028 ), 
    .B0(\disp_ctrl/scrA_mod/n19919 ), .A0(\disp_ctrl/scrA_mod/n4201 ), 
    .F0(\disp_ctrl/scrA_mod/n23952 ));
  SLICE_671 SLICE_671( .D1(n3829), .C1(\disp_ctrl/scrA_mod/n17 ), .B1(n23960), 
    .A1(\disp_ctrl/scrA_mod/n6_c ), .D0(\scrA[0] ), 
    .C0(\disp_ctrl/scrA_mod/n23944 ), .B0(n11924), .A0(n215), 
    .F0(\disp_ctrl/scrA_mod/n17 ), .F1(\disp_ctrl/scrA_mod/n23957 ));
  SLICE_672 SLICE_672( .D1(n307), .C1(n6_adj_2338), 
    .B1(\disp_ctrl/scrA_mod/n19919 ), .A1(n11924), .D0(\xpix[6] ), 
    .C0(\vga_ctrl/n12019 ), .B0(\xpix[3] ), .A0(\xpix[5] ), .F0(n6_adj_2338), 
    .F1(\disp_ctrl/scrA_mod/n6_c ));
  SLICE_675 SLICE_675( .D1(\xpix[3] ), .C1(n123), .B1(\xpix[1] ), 
    .A1(\xpix[2] ), .B0(\xpix[5] ), .A0(\xpix[6] ), .F0(n123), 
    .F1(\disp_ctrl/scrA_mod/n23944 ));
  SLICE_676 SLICE_676( .D1(\xpix[6] ), .C1(n19905), .B1(\xpix[5] ), .A1(n227), 
    .D0(\xpix[3] ), .C0(\xpix[4] ), .B0(\xpix[1] ), .A0(\xpix[2] ), 
    .F0(n19905), .F1(\disp_ctrl/scrA_mod/n19919 ));
  SLICE_677 SLICE_677( .C1(n12023), .B1(\xpix[4] ), .A1(\xpix[3] ), 
    .D0(\xpix[1] ), .B0(\xpix[0] ), .A0(\xpix[2] ), .F0(n12023), .F1(n227));
  SLICE_678 SLICE_678( .D1(pad_col_N_1732), .C1(n6_adj_2337), 
    .B1(pad_col_N_1733), .A1(\x_ball[5] ), .D0(n4295), .C0(n24556), 
    .B0(\p_ball_N_229[10]/sig_003/FeedThruLUT ), 
    .A0(\pad_col_N_1735[10]/sig_002/FeedThruLUT ), .F0(n6_adj_2337), 
    .F1(pad_col_N_1696));
  SLICE_679 SLICE_679( .C1(\xpix[4] ), .B1(\x_ball[4] ), .D0(\col_ctrl/n4038 ), 
    .C0(\x_ball[4] ), .B0(\x_ball[3] ), .A0(\col_ctrl/n6_adj_2131 ), 
    .F0(pad_col_N_1732), .F1(\disp_ctrl/n9_adj_2213 ));
  SLICE_681 SLICE_681( .D0(\pad_col_N_1735[10] ), 
    .F0(\pad_col_N_1735[10]/sig_002/FeedThruLUT ));
  SLICE_682 SLICE_682( .D1(\p_ball_N_229[5] ), .C1(n4_adj_2302), 
    .B1(\p_padA_N_440[5] ), .D0(\p_ball_N_229[1] ), .C0(\p_padA_N_440[1] ), 
    .B0(\y_ball[0] ), .A0(\p_padA_N_440[0] ), .F0(n4_adj_2302), .F1(n24729));
  SLICE_684 SLICE_684( .D1(\y_ball[7] ), .C1(\y_ball[4] ), .B1(\y_ball[5] ), 
    .A1(\y_ball[3] ), .C0(\y_ball[5] ), .A0(\y_padA[5] ), .F0(\col_ctrl/n11 ), 
    .F1(\col_ctrl/n14_adj_2138 ));
  SLICE_685 SLICE_685( .D1(\col_ctrl/n24076 ), .C1(\col_ctrl/n13 ), 
    .B1(\col_ctrl/n11 ), .A1(\col_ctrl/n9 ), .C0(\y_ball[6] ), 
    .B0(\y_padA[6] ), .F0(\col_ctrl/n13 ), .F1(\col_ctrl/n24423 ));
  SLICE_686 SLICE_686( .D1(\col_ctrl/n24092 ), .C1(\col_ctrl/n13_adj_2061 ), 
    .B1(\col_ctrl/n11_adj_2062 ), .A1(\col_ctrl/n9_adj_2066 ), 
    .B0(\y_padB[6] ), .A0(\y_ball[6] ), .F0(\col_ctrl/n13_adj_2061 ), 
    .F1(\col_ctrl/n24413 ));
  SLICE_688 SLICE_688( .B0(\y_padA[7] ), .A0(\y_ball[7] ), .F0(\col_ctrl/n15 ));
  SLICE_689 SLICE_689( .C1(\col_ctrl/n24713 ), .B1(\y_padA[8] ), 
    .A1(\y_ball[8] ), .D0(\col_ctrl/n24624 ), .C0(\col_ctrl/n24423 ), 
    .B0(\col_ctrl/n24621 ), .A0(\col_ctrl/n15 ), .F0(\col_ctrl/n24713 ), 
    .F1(\col_ctrl/n24714 ));
  SLICE_690 SLICE_690( .C1(\col_ctrl/n24709 ), .B1(\y_padB[8] ), 
    .A1(\y_ball[8] ), .D0(\col_ctrl/n14_c ), .C0(\col_ctrl/n24413 ), 
    .B0(\col_ctrl/n15_adj_2064 ), .A0(\col_ctrl/n24637 ), 
    .F0(\col_ctrl/n24709 ), .F1(\col_ctrl/n24710 ));
  SLICE_693 SLICE_693( .D1(\y_padB[4] ), .C1(\col_ctrl/n6_adj_2065 ), 
    .B1(\y_ball[4] ), .D0(\y_ball[2] ), .C0(\y_ball[3] ), .A0(\y_padB[3] ), 
    .F0(\col_ctrl/n6_adj_2065 ), .F1(\col_ctrl/n24637 ));
  SLICE_695 SLICE_695( .D1(\rst_gen_inst/n27 ), .C1(\rst_gen_inst/n26 ), 
    .B1(\rst_gen_inst/n28 ), .A1(\rst_gen_inst/n25 ), 
    .D0(\rst_gen_inst/n19951 ), .C0(\rst_gen_inst/rst_cnt[2]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[15]_2 ), .A0(\rst_gen_inst/rst_cnt[22]_2 ), 
    .F0(\rst_gen_inst/n26 ), .F1(n10224));
  SLICE_696 SLICE_696( .D1(power_en), .C1(\col_ctrl/n23942 ), 
    .B1(\col_ctrl/n23941 ), .A1(game_en), .D0(\rst_cnt[25] ), 
    .C0(\col_ctrl/n687 ), .B0(\rst_cnt[0] ), .A0(n72), .F0(\col_ctrl/n23942 ), 
    .F1(\col_ctrl/n10211 ));
  SLICE_698 SLICE_698( .D1(\xpix[9] ), .C1(n9577), .B1(n3897), 
    .A1(\col_ctrl/scrB[0] ), .D0(\xpix[2] ), .C0(\xpix[4] ), .B0(\xpix[1] ), 
    .A0(\xpix[3] ), .F0(n9577), .F1(\col_ctrl/n21862 ));
  SLICE_700 SLICE_700( .D1(\y_ball[5] ), .C1(\col_ctrl/n4_adj_2083 ), 
    .A1(\y_padB[5] ), .D0(\y_padB[1] ), .C0(\y_ball[0] ), .B0(\y_ball[1] ), 
    .A0(\p_padB_N_629[0] ), .F0(\col_ctrl/n4_adj_2083 ), 
    .F1(\col_ctrl/n24711 ));
  SLICE_704 SLICE_704( .D1(\x_ball[0] ), .C1(\col_ctrl/n4279 ), 
    .B1(\x_ball[2] ), .A1(\x_ball[1] ), .C0(\x_ball[3] ), .B0(\x_ball[4] ), 
    .F0(\col_ctrl/n4279 ), .F1(\col_ctrl/n20863 ));
  SLICE_705 SLICE_705( .D1(\x_ball[9] ), .C1(\col_ctrl/n3843 ), 
    .B1(\col_ctrl/n7_adj_2142 ), .A1(n9833), .D0(n19932), 
    .C0(\col_ctrl/n20863 ), .B0(\x_ball[7] ), .A0(\x_ball[8] ), 
    .F0(\col_ctrl/n3843 ), .F1(\col_ctrl/pad_col_N_1592 ));
  SLICE_707 SLICE_707( .D1(\power_pos_x[4] ), .C1(\col_ctrl/n8 ), 
    .D0(\power_pos_x[3] ), .C0(\power_pos_x[1] ), .B0(\power_pos_x[2] ), 
    .A0(\power_pos_x[0] ), .F0(\col_ctrl/n8 ), .F1(\col_ctrl/n10_adj_2091 ));
  SLICE_710 SLICE_710( .C1(\col_ctrl/n40 ), .B1(\col_ctrl/scrB[2] ), 
    .A1(\col_ctrl/scrB[1] ), .D0(\col_ctrl/scrB[0] ), .C0(n4130), 
    .A0(\xpix[9] ), .F0(\col_ctrl/n40 ), .F1(\col_ctrl/n21934 ));
  SLICE_712 SLICE_712( .C1(\col_ctrl/wall_col_N_1545 ), 
    .A1(\col_ctrl/wall_col ), .D0(\col_ctrl/buzzcount[4] ), 
    .C0(\col_ctrl/buzzcount[1] ), .B0(\col_ctrl/buzzcount[3] ), 
    .A0(\col_ctrl/buzzcount[2] ), .F0(\col_ctrl/wall_col_N_1545 ), 
    .F1(\col_ctrl/wall_col_N_1544 ));
  SLICE_714 SLICE_714( .D1(\col_ctrl/n2 ), .C1(\col_ctrl/n4_adj_2093 ), 
    .B1(game_en), .A1(\col_ctrl/n9120 ), .D0(\col_ctrl/n18087 ), 
    .C0(\col_ctrl/n9917 ), .B0(j16_c), .A0(rst_n), .F0(\col_ctrl/n4_adj_2093 ), 
    .F1(\col_ctrl/n4563 ));
  SLICE_717 SLICE_717( .D1(\col_ctrl/n4383 ), .C1(\col_ctrl/n6_adj_2140 ), 
    .B1(n593), .A1(\col_ctrl/wall_col_N_1544 ), .D0(\col_ctrl/pad_col ), 
    .C0(\col_ctrl/pad_col_N_1591 ), .A0(\col_ctrl/n5783 ), 
    .F0(\col_ctrl/n6_adj_2140 ), .F1(\col_ctrl/n4498 ));
  SLICE_718 SLICE_718( .D1(game_en), .C1(\col_ctrl/n714 ), .B1(rst_n), 
    .A1(\col_ctrl/n9861 ), .D0(\col_ctrl/power_en_N_1919 ), 
    .C0(\col_ctrl/power_en_N_1880 ), .B0(power_en), .F0(\col_ctrl/n714 ), 
    .F1(n9106));
  SLICE_721 SLICE_721( .D1(\rst_cnt[1] ), .C1(n19943), 
    .B1(\rst_gen_inst/rst_cnt[2]_2 ), .A1(\rst_gen_inst/rst_cnt[3]_2 ), 
    .D0(\rst_gen_inst/rst_cnt[18]_2 ), .C0(\rst_gen_inst/rst_cnt[22]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[19]_2 ), .A0(\rst_gen_inst/rst_cnt[23]_2 ), 
    .F0(n19943), .F1(n19851));
  SLICE_722 SLICE_722( .C1(n10224), .B1(\col_ctrl/n1913 ), .A1(\rst_cnt[25] ), 
    .D0(\rst_cnt[24] ), .C0(\rst_cnt[25] ), .B0(\rst_cnt[20] ), 
    .A0(\rst_cnt[21] ), .F0(\col_ctrl/n19929 ), .F1(\col_ctrl/n9891 ));
  SLICE_724 SLICE_724( .C1(\col_ctrl/n9122 ), .A1(game_en), 
    .D0(\col_ctrl/n18090 ), .C0(\col_ctrl/n32 ), .B0(rst_n), .A0(j14_c), 
    .F0(\col_ctrl/n9122 ), .F1(\col_ctrl/n4370 ));
  SLICE_726 SLICE_726( .D1(\col_ctrl/n12_adj_2103 ), 
    .C1(\col_ctrl/n13_adj_2102 ), .B1(\y_padA[8] ), .A1(\y_padA[3] ), 
    .D0(\y_padA[9] ), .C0(\y_padA[5] ), .B0(\y_padA[7] ), .A0(\y_padA[6] ), 
    .F0(\col_ctrl/n13_adj_2102 ), .F1(\col_ctrl/n18090 ));
  SLICE_727 SLICE_727( .DI1(\col_ctrl/n3579 ), .D1(\Astatus[0] ), .C1(n10224), 
    .B1(\rst_cnt[25] ), .A1(\Astatus[1] ), .D0(j14_c), .B0(\col_ctrl/n18090 ), 
    .A0(\col_ctrl/y_padA_vel[1] ), .CE(\col_ctrl/n1911 ), 
    .LSR(\col_ctrl/n19927 ), .CLK(clk), .Q1(\col_ctrl/y_padA_vel[1] ), 
    .F0(\col_ctrl/n1228 ), .F1(\col_ctrl/n3579 ));
  SLICE_728 SLICE_728( .D1(\p_padA_N_440[9] ), .C1(\col_ctrl/n21034 ), 
    .B1(j15_c), .A1(\pad_col_N_1735[10]/sig_002/FeedThruLUT ), 
    .D0(\p_padA_N_440[7] ), .C0(\col_ctrl/n9853 ), .B0(\p_padA_N_440[8] ), 
    .A0(\p_padA_N_440[6] ), .F0(\col_ctrl/n21034 ), .F1(\col_ctrl/n32 ));
  SLICE_729 SLICE_729( .D1(game_en), .C1(\col_ctrl/n4_adj_2121 ), 
    .B1(\col_ctrl/n9122 ), .A1(\col_ctrl/n2 ), .D0(rst_n), 
    .C0(\col_ctrl/n18090 ), .B0(\col_ctrl/n32 ), .A0(j14_c), 
    .F0(\col_ctrl/n4_adj_2121 ), .F1(\col_ctrl/n4569 ));
  SLICE_731 SLICE_731( .D1(\p_padA_N_440[5] ), .C1(\col_ctrl/n9620 ), 
    .B1(\p_padA_N_440[3] ), .A1(\p_padA_N_440[4] ), .C0(\p_padA_N_440[0] ), 
    .B0(\p_padA_N_440[2] ), .A0(\p_padA_N_440[1] ), .F0(\col_ctrl/n9620 ), 
    .F1(\col_ctrl/n9853 ));
  SLICE_732 SLICE_732( .D1(n19943), .C1(\col_ctrl/n4_adj_2109 ), 
    .B1(\col_ctrl/n19929 ), .A1(n8709), .D0(\rst_cnt[1] ), .B0(n19906), 
    .F0(\col_ctrl/n4_adj_2109 ), .F1(\col_ctrl/n2 ));
  SLICE_735 SLICE_735( .D1(\Bstatus[1] ), .C1(n19906), .B1(\col_ctrl/n19929 ), 
    .A1(n19851), .D0(\rst_gen_inst/n9 ), .C0(\rst_gen_inst/n8 ), 
    .B0(\rst_gen_inst/n34 ), .A0(\rst_gen_inst/rst_cnt[10]_2 ), .F0(n19906), 
    .F1(\col_ctrl/n23947 ));
  SLICE_736 SLICE_736( .D1(game_en), .C1(\col_ctrl/n720 ), 
    .B1(\col_ctrl/n649 ), .A1(\col_ctrl/n9827 ), .D0(\col_ctrl/n687 ), 
    .C0(power_en), .B0(n10224), .A0(\rst_cnt[25] ), .F0(\col_ctrl/n720 ), 
    .F1(\col_ctrl/n4480 ));
  SLICE_738 SLICE_738( .D1(\col_ctrl/n720 ), .C1(\col_ctrl/n649 ), 
    .B1(game_en), .D0(\Bstatus[0] ), .C0(\Bstatus[1] ), .B0(\Astatus[1] ), 
    .A0(\Astatus[0] ), .F0(\col_ctrl/n649 ), .F1(\col_ctrl/n4386 ));
  SLICE_740 SLICE_740( .C1(\col_ctrl/n9827 ), .B1(\Bstatus[0] ), 
    .A1(\Bstatus[1] ), .D0(\col_ctrl/poweroffcount[10] ), 
    .C0(\col_ctrl/n10_adj_2116 ), .B0(\col_ctrl/n9_adj_2115 ), 
    .A0(\col_ctrl/poweroffcount[11] ), .F0(\col_ctrl/n9827 ), 
    .F1(\col_ctrl/n9863 ));
  SLICE_742 SLICE_742( .D1(game_en), .C1(\col_ctrl/n9861 ), .B1(rst_n), 
    .A1(\col_ctrl/n714 ), .D0(\col_ctrl/n9827 ), .C0(\Astatus[0] ), 
    .A0(\Astatus[1] ), .F0(\col_ctrl/n9861 ), .F1(n9933));
  SLICE_744 SLICE_744( .C1(\col_ctrl/n6_adj_2118 ), .B1(\y_ball[4] ), 
    .A1(\y_padA[4] ), .D0(\y_padA[3] ), .B0(\y_ball[2] ), .A0(\y_ball[3] ), 
    .F0(\col_ctrl/n6_adj_2118 ), .F1(\col_ctrl/n24621 ));
  SLICE_746 SLICE_746( .D1(\col_ctrl/poweroffcount[9] ), .C1(\col_ctrl/n9626 ), 
    .B1(\col_ctrl/poweroffcount[5] ), .A1(\col_ctrl/poweroffcount[6] ), 
    .C0(\col_ctrl/poweroffcount[4] ), .B0(\col_ctrl/poweroffcount[3] ), 
    .F0(\col_ctrl/n9626 ), .F1(\col_ctrl/n10_adj_2116 ));
  SLICE_748 SLICE_748( .C1(\col_ctrl/n9120 ), .B1(game_en), .D0(rst_n), 
    .C0(\col_ctrl/n18087 ), .B0(\col_ctrl/n9917 ), .A0(j16_c), 
    .F0(\col_ctrl/n9120 ), .F1(\col_ctrl/n4371 ));
  SLICE_750 SLICE_750( .D1(\y_padB[6] ), .C1(\col_ctrl/n13_adj_2122 ), 
    .B1(\col_ctrl/n11_adj_2123 ), .A1(\y_padB[8] ), .D0(\y_padB[7] ), 
    .C0(\y_padB[4] ), .B0(\y_padB[9] ), .A0(\y_padB[3] ), 
    .F0(\col_ctrl/n13_adj_2122 ), .F1(\col_ctrl/n18087 ));
  SLICE_751 SLICE_751( .DI1(\col_ctrl/n3493 ), .D1(\Bstatus[0] ), .C1(n10224), 
    .B1(\Bstatus[1] ), .A1(\rst_cnt[25] ), .C0(j16_c), .B0(\col_ctrl/n18087 ), 
    .A0(\col_ctrl/y_padB_vel[1] ), .CE(\col_ctrl/n1915 ), 
    .LSR(\col_ctrl/n19939 ), .CLK(clk), .Q1(\col_ctrl/y_padB_vel[1] ), 
    .F0(\col_ctrl/n1207 ), .F1(\col_ctrl/n3493 ));
  SLICE_752 SLICE_752( .D1(\pad_col_N_1663[10]/sig_000/FeedThruLUT ), 
    .C1(\col_ctrl/n20893 ), .B1(\p_padB_N_629[9] ), .A1(j17_c), 
    .D0(\p_padB_N_629[6] ), .C0(\col_ctrl/n9855 ), .B0(\p_padB_N_629[8] ), 
    .A0(\p_padB_N_629[7] ), .F0(\col_ctrl/n20893 ), .F1(\col_ctrl/n9917 ));
  SLICE_753 SLICE_753( .D0(\pad_col_N_1663[10] ), 
    .F0(\pad_col_N_1663[10]/sig_000/FeedThruLUT ));
  SLICE_755 SLICE_755( .D1(\p_padB_N_629[3] ), .C1(\col_ctrl/n9624 ), 
    .B1(\p_padB_N_629[4] ), .A1(\p_padB_N_629[5] ), .C0(\p_padB_N_629[2] ), 
    .B0(\p_padB_N_629[0] ), .A0(\p_padB_N_629[1] ), .F0(\col_ctrl/n9624 ), 
    .F1(\col_ctrl/n9855 ));
  SLICE_756 SLICE_756( .D1(game_en), .C1(\col_ctrl/power_en_N_1772 ), 
    .B1(rst_n), .A1(\col_ctrl/power_spawn ), .D0(\col_ctrl/power_en_N_1777 ), 
    .C0(power_en), .B0(\col_ctrl/power_en_N_1880 ), 
    .A0(\col_ctrl/power_en_N_1919 ), .F0(\col_ctrl/power_en_N_1772 ), 
    .F1(\col_ctrl/n20013 ));
  SLICE_758 SLICE_758( .D1(x_ball_dir), .C1(\col_ctrl/wall_col_N_1546 ), 
    .A1(\col_ctrl/n18123 ), .D0(\p_ball_N_195[9] ), .C0(\col_ctrl/n20956 ), 
    .B0(\col_ctrl/n4_adj_2132 ), .A0(\p_ball_N_195[10]/sig_001/FeedThruLUT ), 
    .F0(\col_ctrl/wall_col_N_1546 ), .F1(n593));
  SLICE_759 SLICE_759( .D1(\col_ctrl/x_r_ball_vel[0] ), .C1(\col_ctrl/n18123 ), 
    .B1(\col_ctrl/x_l_ball_vel[0] ), .A1(x_ball_dir), .D0(\col_ctrl/n4038 ), 
    .C0(\x_ball[4] ), .B0(\x_ball[3] ), .A0(\col_ctrl/n6_adj_2131 ), 
    .F0(\col_ctrl/n18123 ), .F1(\col_ctrl/n1371[0] ));
  SLICE_761 SLICE_761( .D0(\p_ball_N_195[7] ), .B0(\p_ball_N_195[8] ), 
    .F0(\col_ctrl/n4_adj_2132 ));
  SLICE_762 SLICE_762( .C0(\col_ctrl/n21085 ), .A0(y_ball_dir), 
    .F0(\col_ctrl/n608 ));
  SLICE_763 SLICE_763( .D1(\y_ball[8] ), .C1(\col_ctrl/n9_adj_2137 ), 
    .B1(\y_ball[9] ), .A1(\col_ctrl/n14_adj_2138 ), .D0(\y_ball[1] ), 
    .C0(\y_ball[0] ), .B0(\y_ball[6] ), .A0(\y_ball[2] ), 
    .F0(\col_ctrl/n9_adj_2137 ), .F1(\col_ctrl/n21085 ));
  SLICE_764 SLICE_764( .D1(\p_ball_N_195[3] ), .C1(\col_ctrl/n6_adj_2133 ), 
    .B1(\p_ball_N_195[2] ), .A1(\p_ball_N_195[5] ), .C0(\p_ball_N_195[4] ), 
    .A0(\p_ball_N_195[6] ), .F0(\col_ctrl/n6_adj_2133 ), 
    .F1(\col_ctrl/n20956 ));
  SLICE_767 SLICE_767( .D1(\col_ctrl/n4279 ), .C1(\col_ctrl/n6_adj_2131 ), 
    .B1(\col_ctrl/n4038 ), .A1(x_ball_dir), .D0(\x_ball[1] ), .C0(\x_ball[2] ), 
    .A0(\x_ball[0] ), .F0(\col_ctrl/n6_adj_2131 ), .F1(\col_ctrl/n563 ));
  SLICE_768 SLICE_768( .D1(\rst_gen_inst/rst_cnt[11]_2 ), .C1(n19846), 
    .B1(\rst_cnt[0] ), .D0(\rst_cnt[4] ), .C0(\rst_cnt[12] ), 
    .B0(\rst_cnt[5] ), .A0(\rst_cnt[13] ), .F0(n19846), .F1(\rst_gen_inst/n8 ));
  SLICE_769 SLICE_769( .D1(\rst_gen_inst/rst_cnt[18]_2 ), 
    .C1(\rst_gen_inst/n19946 ), .B1(\rst_gen_inst/n19954 ), 
    .A1(\rst_gen_inst/rst_cnt[17]_2 ), .C0(\rst_cnt[0] ), .A0(n19846), 
    .F0(\rst_gen_inst/n19946 ), .F1(\rst_gen_inst/n27 ));
  SLICE_771 SLICE_771( .D1(\rst_gen_inst/n34 ), 
    .C1(\rst_gen_inst/n8_adj_2060 ), .B1(n19846), .A1(\rst_gen_inst/n9 ), 
    .C0(\rst_gen_inst/n19951 ), .A0(n19851), .F0(\rst_gen_inst/n8_adj_2060 ), 
    .F1(n72));
  SLICE_772 SLICE_772( .D1(n593), .C1(n21866), .B1(n72), .A1(game_en), 
    .C0(\rst_cnt[0] ), .B0(\rst_cnt[25] ), .F0(n21866), .F1(\col_ctrl/n4441 ));
  SLICE_774 SLICE_774( .D1(\col_ctrl/n10_adj_2136 ), 
    .C1(\col_ctrl/n9_adj_2134 ), .B1(\col_ctrl/powercount[14] ), 
    .A1(\col_ctrl/n8_adj_2135 ), .D0(\col_ctrl/powercount[4] ), 
    .C0(\col_ctrl/powercount[8] ), .A0(\col_ctrl/powercount[5] ), 
    .F0(\col_ctrl/n9_adj_2134 ), .F1(power_spawn_N_1946));
  SLICE_775 SLICE_775( .D1(\Astatus[1] ), .C1(game_en), .B1(rst_n), 
    .A1(\Astatus[0] ), .D0(game_en), .C0(power_en), .B0(power_spawn_N_1946), 
    .A0(rst_n), .F0(n4368), .F1(\col_ctrl/n19928 ));
  SLICE_776 SLICE_776( .D1(\col_ctrl/n21085 ), 
    .C1(\col_ctrl/y_ball_dir_N_1937 ), .A1(y_ball_dir), 
    .D0(\p_ball_N_229[10]/sig_003/FeedThruLUT ), .C0(\col_ctrl/n21098 ), 
    .A0(\p_ball_N_229[9] ), .F0(\col_ctrl/y_ball_dir_N_1937 ), 
    .F1(\col_ctrl/n621 ));
  SLICE_778 SLICE_778( .D1(\p_ball_N_229[7] ), .C1(\col_ctrl/n12_adj_2139 ), 
    .B1(\p_ball_N_229[6] ), .A1(\p_ball_N_229[8] ), .D0(\p_ball_N_229[2] ), 
    .C0(\p_ball_N_229[5] ), .B0(\p_ball_N_229[3] ), .A0(\p_ball_N_229[4] ), 
    .F0(\col_ctrl/n12_adj_2139 ), .F1(\col_ctrl/n21098 ));
  SLICE_781 SLICE_781( .D1(\col_ctrl/buzzcount[2] ), .C1(\col_ctrl/n4223 ), 
    .B1(\col_ctrl/buzzcount[0] ), .A1(\col_ctrl/buzzcount[1] ), 
    .D0(\col_ctrl/buzzcount[3] ), .A0(\col_ctrl/buzzcount[4] ), 
    .F0(\col_ctrl/n4223 ), .F1(\col_ctrl/pad_col_N_1591 ));
  SLICE_782 SLICE_782( .C0(\col_ctrl/pad_col_N_1592 ), .B0(x_ball_dir), 
    .A0(pad_col_N_1696), .F0(\col_ctrl/n5783 ));
  SLICE_784 SLICE_784( .D0(\y_padA[9] ), .C0(\col_ctrl/n24714 ), 
    .A0(\y_ball[9] ), .F0(pad_col_N_1733));
  SLICE_786 SLICE_786( .D1(\y_padA[5] ), .C1(\col_ctrl/n4_adj_2141 ), 
    .B1(\y_ball[5] ), .D0(\y_padA[1] ), .C0(\y_ball[1] ), 
    .B0(\p_padA_N_440[0] ), .A0(\y_ball[0] ), .F0(\col_ctrl/n4_adj_2141 ), 
    .F1(\col_ctrl/n24625 ));
  SLICE_789 SLICE_789( .D1(n26170), .C1(n24352), .B1(n14_adj_2294), 
    .A1(n24617), .D0(\xpix[6] ), .C0(n24350), .B0(\p_powerup_N_926[6] ), 
    .A0(n26173), .F0(n24352), .F1(n24667));
  SLICE_790 SLICE_790( .D1(\xpix[7] ), .C1(n24628), .B1(\p_powerup_N_926[7] ), 
    .D0(\p_powerup_N_926[6] ), .C0(n24627), .B0(\xpix[6] ), .F0(n24628), 
    .F1(n14_adj_2294));
  SLICE_792 SLICE_792( .D1(\p_powerup_N_926[4] ), .C1(n6_adj_2295), 
    .B1(\xpix[4] ), .D0(\p_powerup_N_926[2] ), .C0(\p_powerup_N_926[3] ), 
    .A0(\xpix[3] ), .F0(n6_adj_2295), .F1(n24617));
  SLICE_795 SLICE_795( .D1(\xpix[4] ), .C1(n24161), .B1(\p_powerup_N_926[4] ), 
    .D0(\p_powerup_N_926[2] ), .C0(\xpix[2] ), .B0(\p_powerup_N_926[3] ), 
    .A0(\xpix[3] ), .F0(n24161), .F1(n24350));
  SLICE_796 SLICE_796( .C1(n4_adj_2296), .B1(\xpix[5] ), 
    .A1(\p_powerup_N_926[5] ), .D0(\xpix[1] ), .C0(\xpix[0] ), 
    .B0(\p_powerup_N_926[0] ), .A0(\p_powerup_N_926[1] ), .F0(n4_adj_2296), 
    .F1(n24627));
  SLICE_798 SLICE_798( .D1(\p_padA_N_440[9] ), .C1(n8), .A1(\p_ball_N_229[9] ), 
    .C0(\p_padA_N_440[8] ), .B0(\p_ball_N_229[8] ), .A0(\p_padA_N_440[4] ), 
    .F0(n8), .F1(n16));
  SLICE_800 SLICE_800( .D1(\rst_gen_inst/rst_cnt[15]_2 ), 
    .C1(\rst_gen_inst/n4 ), .B1(\rst_gen_inst/rst_cnt[6]_2 ), 
    .A1(\rst_gen_inst/rst_cnt[14]_2 ), .D0(\rst_gen_inst/rst_cnt[9]_2 ), 
    .C0(\rst_gen_inst/rst_cnt[7]_2 ), .B0(\rst_gen_inst/rst_cnt[8]_2 ), 
    .F0(\rst_gen_inst/n4 ), .F1(\rst_gen_inst/n9 ));
  SLICE_803 SLICE_803( .D1(\rst_gen_inst/rst_cnt[10]_2 ), 
    .C1(\rst_gen_inst/n6 ), .B1(\rst_cnt[21] ), .A1(\rst_cnt[24] ), 
    .D0(\rst_cnt[20] ), .B0(\rst_gen_inst/rst_cnt[11]_2 ), 
    .F0(\rst_gen_inst/n6 ), .F1(\rst_gen_inst/n19951 ));
  SLICE_804 SLICE_804( .C0(\rst_gen_inst/rst_cnt[7]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[9]_2 ), .F0(\rst_gen_inst/n19954 ));
  SLICE_806 SLICE_806( .D1(n20055), .C1(\vga_ctrl/n7 ), .B1(n220), 
    .A1(\xpix[7] ), .D0(\xpix[9] ), .C0(\xpix[1] ), .B0(\xpix[8] ), 
    .A0(\xpix[0] ), .F0(\vga_ctrl/n7 ), .F1(\vga_ctrl/n4394 ));
  SLICE_808 SLICE_808( .D1(\ypix[9] ), .C1(\vga_ctrl/n4_c ), 
    .B1(\vga_ctrl/n4285 ), .A1(\vga_ctrl/n4394 ), .D0(\ypix[3] ), 
    .C0(\ypix[8] ), .B0(\ypix[2] ), .F0(\vga_ctrl/n4_c ), 
    .F1(\vga_ctrl/n4530 ));
  SLICE_810 SLICE_810( .D1(n227), .C1(\vga_ctrl/n9155 ), .B1(\xpix[7] ), 
    .A1(n20055), .B0(\xpix[8] ), .A0(\xpix[9] ), .F0(\vga_ctrl/n9155 ), 
    .F1(\vga_ctrl/n4476 ));
  SLICE_812 SLICE_812( .D1(\xpix[8] ), .C1(\vga_ctrl/n288 ), .B1(\xpix[9] ), 
    .A1(\xpix[7] ), .D0(\xpix[4] ), .B0(\xpix[6] ), .A0(\xpix[5] ), 
    .F0(\vga_ctrl/n288 ), .F1(\vga_ctrl/hsync_N_120 ));
  SLICE_814 SLICE_814( .D1(\xpix[5] ), .C1(\vga_ctrl/n12019 ), .B1(\xpix[4] ), 
    .A1(\xpix[3] ), .D0(\xpix[1] ), .B0(\xpix[0] ), .A0(\xpix[2] ), 
    .F0(\vga_ctrl/n12019 ), .F1(n12));
  SLICE_817 SLICE_817( .C1(\xpix[2] ), .B1(\xpix[1] ), .A1(\xpix[0] ), 
    .D0(\xpix[0] ), .C0(\xpix[1] ), .F0(\vga_ctrl/n11976 ), 
    .F1(\disp_ctrl/scrA_mod/n10 ));
  SLICE_818 SLICE_818( .D1(\xpix[9] ), .C1(\vga_ctrl/n324 ), 
    .B1(\vga_ctrl/n261 ), .A1(n4252), .D0(\xpix[3] ), .C0(n123), 
    .B0(\xpix[2] ), .A0(\xpix[4] ), .F0(\vga_ctrl/n324 ), .F1(n19909));
  SLICE_822 SLICE_822( .D1(\xpix[5] ), .C1(\vga_ctrl/n11978 ), .B1(\xpix[4] ), 
    .D0(\xpix[1] ), .C0(\xpix[2] ), .B0(\xpix[0] ), .A0(\xpix[3] ), 
    .F0(\vga_ctrl/n11978 ), .F1(n321));
  SLICE_825 SLICE_825( .D1(\vga_ctrl/n9789 ), .C1(\vga_ctrl/n9787 ), 
    .B1(\ypix[9] ), .A1(\ypix[4] ), .D0(\ypix[2] ), .C0(\ypix[3] ), 
    .B0(\ypix[1] ), .F0(\vga_ctrl/n9787 ), .F1(\vga_ctrl/n9929 ));
  SLICE_827 SLICE_827( .D1(\xpix[6] ), .C1(n12028), .B1(n284), .A1(\xpix[3] ), 
    .D0(\xpix[2] ), .A0(\xpix[1] ), .F0(n12028), .F1(n167));
  SLICE_828 SLICE_828( .D1(\xpix[3] ), .C1(n266), .B1(\xpix[2] ), 
    .A1(\xpix[1] ), .D0(\xpix[4] ), .B0(\xpix[5] ), .F0(n266), .F1(n20793));
  SLICE_830 SLICE_830( .D1(\xpix[5] ), .C1(\vga_ctrl/n12000 ), .B1(\xpix[3] ), 
    .A1(\xpix[2] ), .C0(\xpix[0] ), .A0(\xpix[1] ), .F0(\vga_ctrl/n12000 ), 
    .F1(\vga_ctrl/n242 ));
  SLICE_832 SLICE_832( .D1(n4252), .C1(n11924), .B1(n123), .A1(n215), 
    .D0(\xpix[4] ), .C0(\xpix[6] ), .A0(\xpix[5] ), .F0(n11924), .F1(n20870));
  SLICE_834 SLICE_834( .D1(\ypix[9] ), .C1(\vga_ctrl/n24744 ), .B1(\xpix[2] ), 
    .A1(\p_padA_s_N_781[9] ), .D0(\ypix[8] ), .C0(\vga_ctrl/n24743 ), 
    .A0(\p_padA_s_N_781[8] ), .F0(\vga_ctrl/n24744 ), .F1(\vga_ctrl/n10 ));
  SLICE_836 SLICE_836( .D1(\vga_ctrl/n23929 ), .C1(\vga_ctrl/n23930 ), 
    .B1(\xpix[4] ), .A1(n4252), .C0(\vga_ctrl/n242 ), .A0(\xpix[6] ), 
    .F0(\vga_ctrl/n23930 ), .F1(n23926));
  SLICE_837 SLICE_837( .D1(\xpix[6] ), .C1(\xpix[3] ), .B1(\vga_ctrl/n12019 ), 
    .A1(n284), .D0(\xpix[5] ), .C0(\xpix[6] ), .B0(\xpix[3] ), .A0(\xpix[2] ), 
    .F0(\vga_ctrl/n23929 ), .F1(n14_adj_2321));
  SLICE_838 SLICE_838( .C1(n24696), .B1(\p_ball_N_229[7] ), 
    .A1(\p_padB_N_629[7] ), .D0(\p_ball_N_229[6] ), .C0(n24695), 
    .A0(\p_padB_N_629[6] ), .F0(n24696), .F1(n24543));
  SLICE_840 SLICE_840( .C1(n24730), .B1(\p_padA_N_440[7] ), 
    .A1(\p_ball_N_229[7] ), .C0(n24729), .B0(\p_padA_N_440[6] ), 
    .A0(\p_ball_N_229[6] ), .F0(n24730), .F1(n24481));
  SLICE_842 SLICE_842( .C1(\disp_ctrl/n24724 ), .B1(\y_padB[7] ), 
    .A1(\ypix[7] ), .C0(\disp_ctrl/n24723 ), .B0(\ypix[6] ), .A0(\y_padB[6] ), 
    .F0(\disp_ctrl/n24724 ), .F1(\disp_ctrl/n24464 ));
  SLICE_844 SLICE_844( .D1(\x_ball[7] ), .C1(\disp_ctrl/n24644 ), 
    .B1(\xpix[7] ), .D0(\x_ball[6] ), .C0(\disp_ctrl/n24643 ), .A0(\xpix[6] ), 
    .F0(\disp_ctrl/n24644 ), .F1(\disp_ctrl/n24606 ));
  SLICE_846 SLICE_846( .C1(\disp_ctrl/n24700 ), .B1(\xpix[7] ), 
    .A1(\disp_ctrl/p_ball_s1_N_675[7] ), .D0(\disp_ctrl/p_ball_s1_N_675[6] ), 
    .C0(\disp_ctrl/n24699 ), .A0(\xpix[6] ), .F0(\disp_ctrl/n24700 ), 
    .F1(\disp_ctrl/n24531 ));
  SLICE_848 SLICE_848( .C1(\col_ctrl/n24626 ), .B1(\y_ball[7] ), 
    .A1(\y_padA[7] ), .D0(\y_padA[6] ), .C0(\col_ctrl/n24625 ), 
    .B0(\y_ball[6] ), .F0(\col_ctrl/n24626 ), .F1(\col_ctrl/n24624 ));
  SLICE_850 SLICE_850( .D1(\y_ball[7] ), .C1(\col_ctrl/n24712 ), 
    .B1(\y_padB[7] ), .D0(\y_ball[6] ), .C0(\col_ctrl/n24711 ), 
    .A0(\y_padB[6] ), .F0(\col_ctrl/n24712 ), .F1(\col_ctrl/n14_c ));
  SLICE_852 SLICE_852( .D1(n10224), .C1(\rst_cnt[25] ), .B1(game_en), 
    .A1(x_ball_dir), .D0(game_en), .C0(n10224), .B0(\rst_cnt[25] ), 
    .A0(x_ball_dir), .F0(\col_ctrl/n751 ), .F1(\col_ctrl/n749 ));
  SLICE_854 SLICE_854( .D1(\xpix[4] ), .C1(\vga_ctrl/n11978 ), .B1(\xpix[5] ), 
    .A1(\xpix[6] ), .D0(\xpix[6] ), .C0(\xpix[5] ), .B0(\vga_ctrl/n11978 ), 
    .A0(\xpix[4] ), .F0(n23960), .F1(\vga_ctrl/n261 ));
  SLICE_856 SLICE_856( .D1(\xpix[3] ), .C1(\xpix[0] ), .B1(\xpix[1] ), 
    .A1(\xpix[2] ), .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\xpix[0] ), 
    .A0(\xpix[1] ), .F0(n215), .F1(n12020));
  SLICE_860 SLICE_860( .D1(n4210), .C1(\xpix[4] ), .A1(\vga_ctrl/n242 ), 
    .D0(\xpix[5] ), .C0(\xpix[9] ), .B0(\xpix[4] ), .A0(n4210), 
    .F0(\disp_ctrl/scrB_mod/n9585 ), .F1(n23925));
  SLICE_861 SLICE_861( .DI1(\vga_ctrl/hsync_N_112 ), .D1(\xpix[7] ), 
    .C1(\vga_ctrl/n7_adj_2040 ), .B1(n11924), .A1(\xpix[8] ), .D0(\xpix[4] ), 
    .C0(\xpix[9] ), .B0(\xpix[6] ), .A0(\xpix[5] ), .CE(\vga_ctrl/n20936 ), 
    .LSR(\vga_ctrl/hsync_N_120 ), .CLK(clk), .Q1(j01_c), 
    .F0(\vga_ctrl/n7_adj_2040 ), .F1(\vga_ctrl/hsync_N_112 ));
  SLICE_864 SLICE_864( .D1(\y_padA[2] ), .C1(\y_padA[4] ), .B1(\y_padA[1] ), 
    .D0(\y_padA[4] ), .C0(\y_padA[6] ), .B0(\y_padA[5] ), .A0(\y_padA[7] ), 
    .F0(\col_ctrl/n20964 ), .F1(\col_ctrl/n12_adj_2103 ));
  SLICE_867 SLICE_867( .D1(\y_padA[3] ), .C1(\y_ball[3] ), .B1(\y_ball[2] ), 
    .A1(\y_padA[2] ), .D0(\y_padB[2] ), .C0(\y_ball[3] ), .B0(\y_padB[3] ), 
    .A0(\y_ball[2] ), .F0(\col_ctrl/n24092 ), .F1(\col_ctrl/n24076 ));
  SLICE_868 SLICE_868( .D1(n10224), .C1(\rst_cnt[25] ), .A1(game_en), 
    .D0(game_en), .C0(n10224), .B0(\rst_cnt[25] ), .F0(\col_ctrl/n4588 ), 
    .F1(\col_ctrl/n4587 ));
  SLICE_870 SLICE_870( .D1(game_en), .C1(\rst_cnt[25] ), 
    .B1(power_spawn_N_1946), .A1(n10224), .D0(\rst_cnt[25] ), .B0(n10224), 
    .A0(game_en), .F0(n1961), .F1(n4464));
  SLICE_879 SLICE_879( .D1(\disp_ctrl/p_padA_s_N_770[4] ), .A1(\ypix[4] ), 
    .D0(rst_n), .C0(\disp_ctrl/n6_adj_2172 ), .B0(\ypix[4] ), .A0(\xpix[4] ), 
    .F0(\disp_ctrl/p_gameover ), .F1(\disp_ctrl/n9_adj_2241 ));
  SLICE_882 SLICE_882( .D1(\rst_gen_inst/rst_cnt[23]_2 ), 
    .C1(\rst_gen_inst/rst_cnt[16]_2 ), .B1(\rst_gen_inst/rst_cnt[6]_2 ), 
    .A1(\rst_gen_inst/rst_cnt[19]_2 ), .C0(\rst_gen_inst/rst_cnt[17]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[16]_2 ), .F0(\rst_gen_inst/n34 ), 
    .F1(\rst_gen_inst/n28 ));
  SLICE_883 SLICE_883( .D1(\col_ctrl/power_en_N_1777 ), 
    .C1(\col_ctrl/power_en_N_1919 ), .B1(\col_ctrl/power_en_N_1880 ), 
    .A1(power_en), .D0(n21866), .C0(n72), .B0(power_en), .A0(game_en), 
    .F0(\col_ctrl/n18084 ), .F1(\col_ctrl/n716 ));
  SLICE_885 SLICE_885( .D0(\scrA[0] ), .C0(\disp_ctrl/scrA_mod/l_2_N_1046 ), 
    .B0(n4142), .A0(\disp_ctrl/scrA_mod/n3637 ), 
    .F0(\disp_ctrl/scrA_mod/n23948 ));
  SLICE_890 SLICE_890( .D1(\rst_gen_inst/rst_cnt[8]_2 ), 
    .C1(\rst_gen_inst/rst_cnt[3]_2 ), .B1(\rst_gen_inst/rst_cnt[14]_2 ), 
    .A1(\rst_cnt[1] ), .D0(\rst_gen_inst/rst_cnt[3]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[2]_2 ), .F0(n8709), .F1(\rst_gen_inst/n25 ));
  SLICE_891 SLICE_891( .D0(game_en), .C0(\col_ctrl/n2 ), .B0(\col_ctrl/n9122 ), 
    .A0(\col_ctrl/n4_adj_2121 ), .F0(\col_ctrl/n1104 ));
  SLICE_894 SLICE_894( .DI1(\col_ctrl/n3 ), .C1(\Bstatus[0] ), 
    .B1(\Bstatus[1] ), .D0(j16_c), .C0(\col_ctrl/n18087 ), 
    .A0(\col_ctrl/y_padB_vel[0] ), .CE(\col_ctrl/n1915 ), 
    .LSR(\col_ctrl/n9887 ), .CLK(clk), .Q1(\col_ctrl/y_padB_vel[0] ), 
    .F0(\col_ctrl/n1208 ), .F1(\col_ctrl/n3 ));
  SLICE_895 SLICE_895( .C0(j16_c), .A0(\col_ctrl/n18087 ), 
    .F0(\col_ctrl/n657 ));
  SLICE_896 SLICE_896( .DI1(\col_ctrl/n3_adj_2088 ), .C1(\Astatus[1] ), 
    .B1(\Astatus[0] ), .C0(\col_ctrl/y_padA_vel[0] ), .B0(j14_c), 
    .A0(\col_ctrl/n18090 ), .CE(\col_ctrl/n1911 ), .LSR(\col_ctrl/n9889 ), 
    .CLK(clk), .Q1(\col_ctrl/y_padA_vel[0] ), .F0(\col_ctrl/n1229 ), 
    .F1(\col_ctrl/n3_adj_2088 ));
  SLICE_897 SLICE_897( .C0(\col_ctrl/n18090 ), .A0(j14_c), 
    .F0(\col_ctrl/n632 ));
  SLICE_898 SLICE_898( .DI1(\col_ctrl/pad_col_N_1587 ), .C1(\col_ctrl/n5783 ), 
    .B1(\col_ctrl/pad_col_N_1591 ), .A1(\col_ctrl/pad_col ), 
    .D0(\col_ctrl/wall_col ), .C0(\col_ctrl/pad_col ), 
    .B0(\col_ctrl/buzzcount[0] ), .A0(\col_ctrl/buzzcount[1] ), 
    .CE(\col_ctrl/n4379 ), .LSR(\col_ctrl/n4459 ), .CLK(clk), 
    .Q1(\col_ctrl/pad_col ), .F0(\col_ctrl/n16218 ), 
    .F1(\col_ctrl/pad_col_N_1587 ));
  SLICE_901 SLICE_901( .DI1(\col_ctrl/power_spawn_N_1943 ), 
    .D1(power_spawn_N_1946), .B1(\col_ctrl/power_spawn ), .D0(\rst_cnt[25] ), 
    .C0(\col_ctrl/power_spawn ), .B0(n10224), .A0(game_en), .CE(game_en), 
    .LSR(n1961), .CLK(clk), .Q1(\col_ctrl/power_spawn ), .F0(\col_ctrl/n4390 ), 
    .F1(\col_ctrl/power_spawn_N_1943 ));
  SLICE_902 SLICE_902( .C0(\x_ball[6] ), .B0(\x_ball[5] ), .F0(n19932));
  SLICE_903 SLICE_903( .B0(\x_ball[7] ), .A0(\x_ball[8] ), .F0(n3255));
  SLICE_908 SLICE_908( .DI1(n4626), .D1(rst_n), .C1(n19995), .B1(y_ball_dir), 
    .A1(game_en), .D0(y_ball_dir), .C0(rst_n), .B0(\col_ctrl/n21085 ), 
    .A0(\col_ctrl/y_ball_dir_N_1937 ), .CLK(clk), .Q1(y_ball_dir), .F0(n19995), 
    .F1(n4626));
  SLICE_914 SLICE_914( .DI1(\col_ctrl/n17[2] ), 
    .D1(\col_ctrl/wall_col_N_1546 ), .C1(\col_ctrl/scrB[2] ), 
    .B1(\col_ctrl/scrB[1] ), .A1(\col_ctrl/scrB[0] ), .D0(\col_ctrl/scrB[0] ), 
    .B0(\col_ctrl/scrB[2] ), .A0(\col_ctrl/scrB[1] ), .CE(\col_ctrl/n751 ), 
    .LSR(\col_ctrl/n4588 ), .CLK(clk), .Q1(\col_ctrl/scrB[2] ), .F0(n7892), 
    .F1(\col_ctrl/n17[2] ));
  SLICE_916 SLICE_916( .D1(\p_padB_N_629[9] ), .C1(\p_ball_N_229[9] ), 
    .D0(\p_padA_N_440[9] ), .B0(\p_ball_N_229[9] ), .F0(n19), 
    .F1(n19_adj_2303));
  SLICE_918 SLICE_918( .D1(\p_padA_N_440[3] ), .B1(\p_ball_N_229[3] ), 
    .C0(\p_ball_N_229[3] ), .B0(\p_padA_N_440[2] ), .A0(\p_padA_N_440[3] ), 
    .F0(n6_adj_2301), .F1(n7));
  SLICE_919 SLICE_919( .D1(\p_padA_N_440[8] ), .B1(\p_ball_N_229[8] ), 
    .D0(\p_padB_N_629[8] ), .A0(\p_ball_N_229[8] ), .F0(n17_adj_2304), 
    .F1(n17_2));
  SLICE_920 SLICE_920( .C1(\p_ball_N_229[6] ), .B1(\ypix[6] ), 
    .D0(\p_ball_N_229[6] ), .B0(\p_padB_N_629[6] ), .F0(n13_adj_2307), 
    .F1(n13_adj_2324));
  SLICE_921 SLICE_921( .D1(\p_padB_N_629[8] ), .C1(\p_ball_N_229[8] ), 
    .B1(\p_padB_N_629[4] ), .A1(\p_ball_N_229[4] ), .D0(\p_ball_N_229[4] ), 
    .A0(\p_padB_N_629[4] ), .F0(n9_adj_2309), .F1(n24234));
  SLICE_926 SLICE_926( .D1(\ypix[7] ), .B1(\p_ball_s1_N_697[7] ), 
    .D0(\p_padB_N_522[7] ), .A0(\ypix[7] ), .F0(n15_adj_2285), .F1(n26264));
  SLICE_927 SLICE_927( .DI1(n7_adj_2334), .D1(n593), .C1(rst_n), .B1(n4439), 
    .A1(\y_ball[0] ), .B0(\p_padB_N_629[2] ), .A0(\p_ball_N_229[2] ), 
    .CLK(clk), .Q1(\y_ball[0] ), .F0(n5_adj_2313), .F1(n7_adj_2334));
  SLICE_928 SLICE_928( .F0(\j06_pad.vcc ));
  SLICE_931 SLICE_931( .D1(\p_padA_N_440[7] ), .C1(\p_ball_N_229[7] ), 
    .C0(\p_ball_N_229[4] ), .B0(\p_padA_N_440[4] ), .F0(n9_adj_2300), 
    .F1(n15_adj_2297));
  SLICE_934 SLICE_934( .C0(pad_buzz_en), .B0(\enable_gen/counter[16] ), 
    .F0(\enable_gen/n6 ));
  SLICE_935 SLICE_935( .D0(\enable_gen/countergmv[15] ), 
    .B0(\enable_gen/countergmv[16] ), .F0(\enable_gen/n9 ));
  SLICE_937 SLICE_937( .C1(\p_padA_N_333[5] ), .A1(\ypix[5] ), 
    .D0(\p_ball_s1_N_697[5] ), .B0(\ypix[5] ), .F0(n26267), .F1(n11));
  SLICE_939 SLICE_939( .C1(\power_pos_x[7] ), .A1(\xpix[7] ), 
    .D0(\p_ball_N_195[7] ), .B0(\xpix[7] ), .F0(n26294), 
    .F1(\disp_ctrl/n15_adj_2251 ));
  SLICE_940 SLICE_940( .B1(game_en), .A1(\Bstatus[0] ), .B0(\Astatus[1] ), 
    .A0(game_en), .F0(n9171), .F1(\col_ctrl/n19939 ));
  SLICE_945 SLICE_945( .D1(\x_ball[5] ), .B1(\xpix[5] ), 
    .C0(\p_ball_N_195[5] ), .A0(\xpix[5] ), .F0(n26298), 
    .F1(\disp_ctrl/n11_adj_2216 ));
  SLICE_950 SLICE_950( .D1(\disp_ctrl/p_padB_s_N_859[1] ), .C1(\ypix[3] ), 
    .B1(\ypix[1] ), .A1(\disp_ctrl/p_padB_s_N_859[3] ), .D0(\p_ball_N_229[1] ), 
    .A0(\ypix[1] ), .F0(n3), .F1(\disp_ctrl/n13_adj_2181 ));
  SLICE_953 SLICE_953( .C1(\y_padB[4] ), .A1(\y_ball[4] ), .D0(\y_padB[4] ), 
    .B0(\ypix[4] ), .F0(\disp_ctrl/n9_c ), .F1(\col_ctrl/n9_adj_2066 ));
  SLICE_955 SLICE_955( .D1(\y_ball[5] ), .B1(\ypix[5] ), 
    .C0(\disp_ctrl/p_padB_s_N_848[5]_2 ), .A0(\ypix[5] ), 
    .F0(\disp_ctrl/n11_c ), .F1(\disp_ctrl/n11_adj_2226 ));
  SLICE_956 SLICE_956( .C1(\y_padA[4] ), .A1(\ypix[4] ), .D0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padB_s_N_848[4]_2 ), .F0(\disp_ctrl/n9_adj_2152 ), 
    .F1(\disp_ctrl/n9_adj_2208 ));
  SLICE_957 SLICE_957( .C1(\ypix[7] ), .A1(\p_padA_N_440[7] ), 
    .D0(\p_padA_N_440[7] ), .C0(\p_padA_N_440[3] ), .B0(\ypix[3] ), 
    .A0(\ypix[7] ), .F0(\disp_ctrl/n21887 ), .F1(\disp_ctrl/n26186 ));
  SLICE_960 SLICE_960( .D1(\ypix[7] ), .C1(\y_ball[7] ), 
    .C0(\disp_ctrl/p_padB_s_N_848[7]_2 ), .A0(\ypix[7] ), 
    .F0(\disp_ctrl/n15_adj_2151 ), .F1(\disp_ctrl/n15_adj_2218 ));
  SLICE_962 SLICE_962( .D1(\ypix[0] ), .C1(\disp_ctrl/p_padB_s_N_859[5] ), 
    .B1(\ypix[5] ), .A1(\disp_ctrl/p_padB_s_N_859[0] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[5] ), .A0(\ypix[5] ), 
    .F0(\disp_ctrl/n26259 ), .F1(\disp_ctrl/n11_adj_2188 ));
  SLICE_964 SLICE_964( .D1(\xpix[7] ), .B1(\p_powerup_N_926[7] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[7] ), .A0(\xpix[7] ), 
    .F0(\disp_ctrl/n26271 ), .F1(n26170));
  SLICE_965 SLICE_965( .D1(\power_pos_x[5] ), .B1(\xpix[5] ), 
    .C0(\disp_ctrl/p_ball_s2_N_732[5] ), .A0(\xpix[5] ), 
    .F0(\disp_ctrl/n26275 ), .F1(\disp_ctrl/n11_adj_2248 ));
  SLICE_967 SLICE_967( .D0(\xpix[0] ), .B0(\disp_ctrl/p_ball_s1_N_675[0] ), 
    .F0(\disp_ctrl/n1_adj_2173 ));
  SLICE_975 SLICE_975( .D1(\ypix[0] ), .C1(\ypix[5] ), 
    .B1(\disp_ctrl/p_padA_s_N_830[5] ), .A1(\disp_ctrl/p_padA_s_N_830[0] ), 
    .D0(\disp_ctrl/p_padB_s_N_908[5] ), .C0(\ypix[5] ), 
    .B0(\disp_ctrl/p_padB_s_N_908[0] ), .A0(\ypix[0] ), 
    .F0(\disp_ctrl/n11_adj_2193 ), .F1(\disp_ctrl/n11_adj_2271 ));
  SLICE_976 SLICE_976( .D1(\disp_ctrl/p_padA_s_N_819[9] ), 
    .C1(\disp_ctrl/p_padA_s_N_819[1] ), .B1(\ypix[9] ), .A1(\ypix[1] ), 
    .D0(\disp_ctrl/p_padB_s_N_897[1] ), .C0(\disp_ctrl/p_padB_s_N_897[9] ), 
    .B0(\ypix[1] ), .A0(\ypix[9] ), .F0(\disp_ctrl/n13_adj_2189 ), 
    .F1(\disp_ctrl/n13_adj_2265 ));
  SLICE_980 SLICE_980( .D1(\ypix[7] ), .B1(\disp_ctrl/p_padA_s_N_770[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[7]_2 ), .A0(\ypix[7] ), .F0(n26238), 
    .F1(\disp_ctrl/n15_adj_2237 ));
  SLICE_983 SLICE_983( .D1(\ypix[5] ), .A1(\disp_ctrl/p_ball_s1_N_686[5] ), 
    .D0(\p_padA_N_440[5] ), .A0(\ypix[5] ), .F0(\disp_ctrl/n26190 ), 
    .F1(\disp_ctrl/n11_adj_2179 ));
  SLICE_985 SLICE_985( .D1(\disp_ctrl/p_ball_s1_N_675[2] ), .C1(\xpix[2] ), 
    .D0(\xpix[2] ), .C0(\disp_ctrl/p_ball_s1_N_675[2] ), .B0(\xpix[3] ), 
    .A0(\disp_ctrl/p_ball_s1_N_675[3] ), .F0(\disp_ctrl/n24104 ), 
    .F1(\disp_ctrl/n3_c ));
  SLICE_986 SLICE_986( .D1(\disp_ctrl/p_padA_s_N_770[5] ), .C1(\ypix[5] ), 
    .D0(\ypix[5] ), .B0(\y_padA[5] ), .F0(\disp_ctrl/n11_adj_2210 ), 
    .F1(\disp_ctrl/n11_adj_2243 ));
  SLICE_989 SLICE_989( .DI1(\col_ctrl/n1105[7] ), .D1(\rst_cnt[25] ), 
    .C1(\col_ctrl/n62_adj_2145[8] ), .B1(n10224), .A1(\col_ctrl/n1104 ), 
    .D0(\y_padA[7] ), .B0(\ypix[7] ), .CE(\col_ctrl/n4370 ), .CLK(clk), 
    .Q1(\y_padA[7] ), .F0(\disp_ctrl/n15_adj_2207 ), .F1(\col_ctrl/n1105[7] ));
  SLICE_993 SLICE_993( .B1(\y_ball[4] ), .A1(\y_padA[4] ), .B0(\ypix[4] ), 
    .A0(\y_ball[4] ), .F0(\disp_ctrl/n9_adj_2224 ), .F1(\col_ctrl/n9 ));
  SLICE_998 SLICE_998( .D1(\disp_ctrl/p_ball_s1_N_675[7] ), .C1(\xpix[7] ), 
    .D0(\x_ball[7] ), .B0(\xpix[7] ), .F0(\disp_ctrl/n15_adj_2212 ), 
    .F1(\disp_ctrl/n15_adj_2165 ));
  SLICE_1006 SLICE_1006( .D0(\disp_ctrl/p_ball_s1_N_675[1] ), .A0(\xpix[1] ), 
    .F0(\disp_ctrl/n3_adj_2244 ));
  SLICE_1014 SLICE_1014( .D0(altcol_N_141), .C0(pixval_N_139), 
    .F0(n4_adj_2347));
  SLICE_1015 SLICE_1015( .D1(\disp_ctrl/p_padA_s_N_830[1] ), 
    .C1(\disp_ctrl/p_padA_s_N_830[3] ), .B1(\ypix[1] ), .A1(\ypix[3] ), 
    .D0(\ypix[3] ), .C0(\disp_ctrl/p_padA_s_N_781[3]_2 ), 
    .B0(\disp_ctrl/p_padA_s_N_781[1]_2 ), .A0(\ypix[1] ), 
    .F0(\disp_ctrl/n13_adj_2252 ), .F1(\disp_ctrl/n13_adj_2258 ));
  SLICE_1024 SLICE_1024( .D1(\p_padB_N_629[5] ), .C1(\p_padB_N_629[8] ), 
    .B1(\ypix[5] ), .A1(\ypix[8] ), .C0(\ypix[5] ), .A0(\p_padB_N_629[5] ), 
    .F0(\disp_ctrl/n26207 ), .F1(\disp_ctrl/n21903 ));
  SLICE_1027 SLICE_1027( .D1(\y_ball[5] ), .C1(\y_padB[5] ), .B0(\y_padB[5] ), 
    .A0(\ypix[5] ), .F0(\disp_ctrl/n11_adj_2269 ), 
    .F1(\col_ctrl/n11_adj_2062 ));
  SLICE_1028 SLICE_1028( .C1(game_en), .A1(\Astatus[0] ), .C0(\Bstatus[1] ), 
    .B0(game_en), .F0(n9219), .F1(\col_ctrl/n19927 ));
  SLICE_1033 SLICE_1033( .D1(\y_padB[2] ), .C1(\y_padB[5] ), .B1(\y_padB[1] ), 
    .D0(\y_padB[4] ), .C0(\y_padB[7] ), .B0(\y_padB[5] ), .A0(\y_padB[6] ), 
    .F0(\col_ctrl/n21009 ), .F1(\col_ctrl/n11_adj_2123 ));
  SLICE_1034 SLICE_1034( .C0(\Bstatus[1] ), .B0(\Bstatus[0] ), 
    .A0(\padB_h[6] ), .F0(\col_ctrl/n1083[6] ));
  SLICE_1035 SLICE_1035( .DI1(n4623), .D1(\padB_h[7] ), .C1(n1961), 
    .B1(\Bstatus[0] ), .A1(n9219), .C0(\Bstatus[0] ), .B0(\Bstatus[1] ), 
    .A0(\padB_h[7] ), .CLK(clk), .Q1(\padB_h[7] ), .F0(\col_ctrl/n1083[7] ), 
    .F1(n4623));
  SLICE_1039 SLICE_1039( .D1(\Bstatus[1] ), .C1(\Bstatus[0] ), 
    .A1(\padB_h[5] ), .C0(\Bstatus[1] ), .B0(\padB_h[4] ), .A0(\Bstatus[0] ), 
    .F0(\col_ctrl/n1083[4] ), .F1(\col_ctrl/n1083[5] ));
  SLICE_1042 SLICE_1042( .DI1(\col_ctrl/wall_col_N_1541 ), 
    .D1(\col_ctrl/wall_col ), .C1(n593), .A1(\col_ctrl/wall_col_N_1545 ), 
    .D0(pad_buzz_en), .C0(\col_ctrl/wall_col ), .B0(wall_buzz_en), 
    .A0(\col_ctrl/pad_col ), .CE(\col_ctrl/n4379 ), .LSR(\col_ctrl/n4459 ), 
    .CLK(clk), .Q1(\col_ctrl/wall_col ), .F0(j06_c), 
    .F1(\col_ctrl/wall_col_N_1541 ));
  SLICE_1043 SLICE_1043( .DI1(\col_ctrl/n9389 ), .C1(\Bstatus[1] ), 
    .B1(\Bstatus[0] ), .D0(\padB_h[1] ), .B0(\Bstatus[1] ), .A0(\Bstatus[0] ), 
    .CE(\col_ctrl/n1917 ), .LSR(\col_ctrl/n9885 ), .CLK(clk), 
    .Q1(\col_ctrl/x_l_ball_vel[0] ), .F0(\col_ctrl/n1083[1] ), 
    .F1(\col_ctrl/n9389 ));
  SLICE_1045 SLICE_1045( .B0(\col_ctrl/poweroffcount[8] ), 
    .A0(\col_ctrl/poweroffcount[7] ), .F0(\col_ctrl/n9_adj_2115 ));
  SLICE_1047 SLICE_1047( .DI1(\vga_ctrl/rgb_2__N_105[0] ), .D1(n4_adj_2347), 
    .C1(powerB), .B1(p_padB), .A1(n5_adj_2343), .C0(\Bstatus[1] ), 
    .B0(\Bstatus[0] ), .LSR(\vga_ctrl/n3495 ), .CLK(clk), .Q1(j03_c), 
    .F0(powerB), .F1(\vga_ctrl/rgb_2__N_105[0] ));
  SLICE_1048 SLICE_1048( .D1(\col_ctrl/n1911 ), .C1(n10224), 
    .B1(\rst_cnt[25] ), .D0(n10224), .B0(\col_ctrl/n4365 ), .A0(\rst_cnt[25] ), 
    .F0(\col_ctrl/n4438 ), .F1(\col_ctrl/n9889 ));
  SLICE_1052 SLICE_1052( .DI1(\col_ctrl/n1071[7] ), 
    .D1(\col_ctrl/n62_adj_2146[8] ), .C1(\col_ctrl/n1070 ), .B1(n10224), 
    .A1(\rst_cnt[25] ), .D0(\col_ctrl/n2 ), .C0(game_en), 
    .B0(\col_ctrl/n9120 ), .A0(\col_ctrl/n4_adj_2093 ), .CE(\col_ctrl/n4371 ), 
    .CLK(clk), .Q1(\y_padB[7] ), .F0(\col_ctrl/n1070 ), 
    .F1(\col_ctrl/n1071[7] ));
  SLICE_1055 SLICE_1055( .D0(\col_ctrl/powercount[13] ), 
    .C0(\col_ctrl/powercount[11] ), .B0(\col_ctrl/powercount[12] ), 
    .F0(\col_ctrl/n8_adj_2135 ));
  SLICE_1056 SLICE_1056( .D0(\col_ctrl/powercount[6] ), 
    .C0(\col_ctrl/powercount[10] ), .B0(\col_ctrl/powercount[7] ), 
    .A0(\col_ctrl/powercount[9] ), .F0(\col_ctrl/n10_adj_2136 ));
  SLICE_1059 SLICE_1059( .DI1(\enable_gen/n4510$n0 ), .D1(\enable_gen/n21055 ), 
    .C1(\enable_gen/counter[18] ), .B1(pause_N_1207_c), 
    .A1(\enable_gen/counter[17] ), .B0(\rst_cnt[25] ), .A0(game_en), .CLK(clk), 
    .Q1(game_en), .F0(\col_ctrl/n4379 ), .F1(\enable_gen/n4510$n0 ));
  SLICE_1062 SLICE_1062( .DI1(\col_ctrl/power_en_N_1772$n1 ), .D1(power_en), 
    .C1(\col_ctrl/power_en_N_1880 ), .B1(\col_ctrl/power_en_N_1919 ), 
    .A1(\col_ctrl/power_en_N_1777 ), .D0(power_spawn_N_1946), 
    .B0(\col_ctrl/n687 ), .A0(power_en), .CE(\col_ctrl/n20013 ), .LSR(n1961), 
    .CLK(clk), .Q1(power_en), .F0(n10162), .F1(\col_ctrl/power_en_N_1772$n1 ));
  SLICE_1063 SLICE_1063( .DI1(n4634), .D1(rst_n), .C1(n19993), .B1(game_en), 
    .A1(x_ball_dir), .D0(\col_ctrl/pad_col_N_1592 ), .C0(rst_n), 
    .B0(x_ball_dir), .A0(pad_col_N_1696), .CLK(clk), .Q1(x_ball_dir), 
    .F0(n19993), .F1(n4634));
  SLICE_1064 SLICE_1064( .DI1(\col_ctrl/power_dir_N_1950 ), 
    .D1(\col_ctrl/power_spawn ), .C1(\col_ctrl/power_dir ), 
    .D0(\col_ctrl/power_dir ), .CE(\col_ctrl/n4383 ), .CLK(clk), 
    .Q1(\col_ctrl/power_dir ), .F0(\col_ctrl/n1249 ), 
    .F1(\col_ctrl/power_dir_N_1950 ));
  SLICE_1065 SLICE_1065( .DI1(\col_ctrl/n9391 ), .C1(\Astatus[0] ), 
    .A1(\Astatus[1] ), .D0(\Astatus[1] ), .B0(\Astatus[0] ), .A0(\padA_h[6] ), 
    .CE(\col_ctrl/n1913 ), .LSR(\col_ctrl/n9891 ), .CLK(clk), 
    .Q1(\col_ctrl/x_r_ball_vel[0] ), .F0(\col_ctrl/n860[6] ), 
    .F1(\col_ctrl/n9391 ));
  SLICE_1066 SLICE_1066( .DI1(n4608), .D1(\Astatus[0] ), .C1(n1961), 
    .B1(n9171), .A1(\padA_h[7] ), .C0(\Astatus[1] ), .B0(\padA_h[7] ), 
    .A0(\Astatus[0] ), .CLK(clk), .Q1(\padA_h[7] ), .F0(\col_ctrl/n860[7] ), 
    .F1(n4608));
  SLICE_1067 SLICE_1067( .D1(\Astatus[0] ), .B1(\padA_h[5] ), 
    .A1(\Astatus[1] ), .D0(\Astatus[1] ), .C0(\Astatus[0] ), .B0(\padA_h[4] ), 
    .F0(\col_ctrl/n860[4] ), .F1(\col_ctrl/n860[5] ));
  SLICE_1070 SLICE_1070( .DI1(\col_ctrl/n9467 ), .D1(\Astatus[0] ), 
    .C1(n10224), .B1(\rst_cnt[25] ), .A1(\Astatus[1] ), .D0(\Astatus[1] ), 
    .C0(\Astatus[0] ), .A0(\padA_h[1] ), .CE(\col_ctrl/n1913 ), 
    .LSR(\col_ctrl/n19928 ), .CLK(clk), .Q1(\col_ctrl/x_r_ball_vel[1] ), 
    .F0(\col_ctrl/n860[1] ), .F1(\col_ctrl/n9467 ));
  SLICE_1071 SLICE_1071( .DI1(\col_ctrl/n643[7] ), .C1(n593), 
    .B1(\col_ctrl/n621 ), .A1(\col_ctrl/n52[6] ), .B0(\y_ball[7] ), 
    .A0(\y_padB[7] ), .CE(\col_ctrl/n4365 ), .LSR(\col_ctrl/n4438 ), .CLK(clk), 
    .Q1(\y_ball[7] ), .F0(\col_ctrl/n15_adj_2064 ), .F1(\col_ctrl/n643[7] ));
  SLICE_1073 SLICE_1073( .DI1(\col_ctrl/n9469 ), .D1(\rst_cnt[25] ), 
    .C1(\Bstatus[0] ), .B1(\Bstatus[1] ), .A1(n10224), 
    .D0(\col_ctrl/x_r_ball_vel[1] ), .C0(x_ball_dir), 
    .B0(\col_ctrl/x_l_ball_vel[1] ), .A0(\col_ctrl/n18123 ), 
    .CE(\col_ctrl/n1917 ), .LSR(\col_ctrl/n19940 ), .CLK(clk), 
    .Q1(\col_ctrl/x_l_ball_vel[1] ), .F0(\col_ctrl/n1371[1] ), 
    .F1(\col_ctrl/n9469 ));
  SLICE_1086 SLICE_1086( .B0(\NULL/sig_000/FeedThruLUT ), .F0(lock));
  mypll_lscc_pll_inst_u_PLL_B \mypll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), .FEEDBACK(\mypll/lscc_pll_inst/feedback_w ), 
    .RESET_N(\j06_pad.vcc ), .INTFBOUT(\mypll/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(clk), .LOCK(\NULL/sig_000/FeedThruLUT ));
  j01 j01_I( .PADDO(j01_c), .j01(j01));
  j02 j02_I( .PADDO(j02_c), .j02(j02));
  j03 j03_I( .PADDO(j03_c), .j03(j03));
  j04 j04_I( .PADDO(j04_c), .j04(j04));
  j05 j05_I( .PADDO(j05_c), .j05(j05));
  j06 j06_I( .PADDO(j06_c), .j06(j06));
  j13 j13_I( .PADDI(pause_N_1207_c), .j13(j13));
  j14 j14_I( .PADDI(j14_c), .j14(j14));
  j15 j15_I( .PADDI(j15_c), .j15(j15));
  j16 j16_I( .PADDI(j16_c), .j16(j16));
  j17 j17_I( .PADDI(j17_c), .j17(j17));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1001__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1001__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1001_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/countergmv_1001__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_999__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_999__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_999_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/counter_999__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_990_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2282_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2282_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2282_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_27 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2282_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2282_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_994_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_993_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_993_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_993_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_993_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_993_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_994_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_159_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_123_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_244_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_106_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_91 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2283_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2283_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_994_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_994_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2283_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2283_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2283_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_108 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_991_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_994_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_243_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_990_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_990_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_990_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_990_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2280_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_992_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_ball_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_139 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_992_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_992_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_141 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_992_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_142 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_992_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_144 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_145 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_146 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/power_pos_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/power_pos_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_148 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14828_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/power_pos_x_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_149 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_150 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_151 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_152 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_153 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_154 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padB_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_155 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_156 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14829_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padB_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_158 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_159 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_160 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_161 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_162 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padA_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_165 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14830_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padA_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_166 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_14831_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \col_ctrl/x_ball_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_171 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_172 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2279_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_174 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2279_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_175 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1009__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1009__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_176 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2279_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2279_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_178 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2279_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_179 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1009_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/powercount_1009__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_180 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1007__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_182 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1007__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_183 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1007__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_184 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1007__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_185 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1007__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1007__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_186 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1007_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/poweroffcount_1007__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_187 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_188 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_189 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_190 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_193 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_194 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_195 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_196 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_197 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_198 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \rst_gen_inst/rst_cnt__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_199 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_200 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_201 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_998__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_202 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_998__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_998__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_998__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_998__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_204 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_998__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_998__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_205 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_998__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_998__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_206 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_998_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/ypix_998__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_207 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_996__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_208 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_996__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_996__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_209 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_996__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_996__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_210 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_996__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_996__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_211 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_996__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_996__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_212 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_996_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_996__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_213 ( input DI0, C0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut4 \col_ctrl/i33_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/gmv_flash_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_215 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \col_ctrl/i1_3_lut_adj_269 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \col_ctrl/i1_3_lut_adj_285 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_type_1005__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/power_type_1005__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x4488") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input DI1, DI0, D1, C1, A1, D0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \col_ctrl/i14899_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \col_ctrl/i14891_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/scrB_1004__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrB_1004__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_217 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \col_ctrl/mux_92_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \col_ctrl/mux_92_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \col_ctrl/i14843_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40009 \col_ctrl/i14835_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/buzzcount_1002__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1002__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x3636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \col_ctrl/i14878_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \col_ctrl.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/scrA_1003__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrA_1003__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40012 \col_ctrl/mux_92_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \col_ctrl/mux_92_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_235 ( input DI1, DI0, D1, C1, A1, D0, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \col_ctrl/i14857_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \col_ctrl/i14850_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/buzzcount_1002__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1002__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40016 \col_ctrl/i14864_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/buzzcount_1002__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 \col_ctrl/i14885_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrA_1003__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x9AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \col_ctrl/mux_553_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \col_ctrl/mux_553_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padB_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \col_ctrl/mux_557_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \col_ctrl/mux_557_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padA_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 i3231_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 i3193_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/Bstatus__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Bstatus__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 i3235_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i3196_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/Astatus__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Astatus__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xD080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i3204_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i3199_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \col_ctrl/i1_3_lut_adj_296 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \col_ctrl/i1_3_lut_adj_293 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \col_ctrl/power_pos_x_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i3215_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 i3210_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i3217_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 i3219_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFABB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xEECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 i3201_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 i3212_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFDCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFABB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40036 \vga_ctrl/i13_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40037 \disp_ctrl/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 i21502_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 i21175_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 i21496_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 LessThan_663_i6_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \disp_ctrl/i1_4_lut_adj_353 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 i7711_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \disp_ctrl/i1_4_lut_adj_354 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \disp_ctrl/i21480_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \col_ctrl/i1_3_lut_4_lut_adj_258 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \disp_ctrl/i1_4_lut_adj_373 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \disp_ctrl/i1_4_lut_adj_375 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \disp_ctrl/i21539_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \disp_ctrl/scrB_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \vga_ctrl/i8151_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x02EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \disp_ctrl/xpix_9__I_0_67_i10_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \col_ctrl/i20981_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40054 \disp_ctrl/scrB_mod/i1_4_lut_adj_316 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \vga_ctrl/i1_2_lut_3_lut_adj_228 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x10FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \col_ctrl/i21151_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \col_ctrl/i1_4_lut_adj_299 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40058 \disp_ctrl/scrA_mod/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \disp_ctrl/scrA_mod/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \vga_ctrl/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \disp_ctrl/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \disp_ctrl/scrA_mod/l_0_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \disp_ctrl/scrA_mod/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \disp_ctrl/scrA_mod/i1_4_lut_adj_310 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \disp_ctrl/scrA_mod/i1_4_lut_adj_311 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 \disp_ctrl/scrA_mod/i21010_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \vga_ctrl/i1_2_lut_3_lut_4_lut_adj_217 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \disp_ctrl/scrA_mod/n25461_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \disp_ctrl/scrA_mod/i20973_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \disp_ctrl/scrA_mod/scrA[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \disp_ctrl/scrA_mod/i20974_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 i21495_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 i20900_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 i21493_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 i21200_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \col_ctrl/i22138_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \col_ctrl/i18_3_lut_4_lut_adj_288 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \col_ctrl/i22126_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \col_ctrl/i22135_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x30F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 \col_ctrl/i18_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \col_ctrl/i2_3_lut_adj_249 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \col_ctrl/i22115_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \col_ctrl.i21195_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0A22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \col_ctrl/i3058_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \col_ctrl/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \col_ctrl/i22129_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \col_ctrl/i22132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x084C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \col_ctrl/i834_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_268 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \col_ctrl/i21027_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \col_ctrl/i1033_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \col_ctrl/i1_3_lut_4_lut_adj_276 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \col_ctrl/i2_3_lut_adj_246 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 \col_ctrl/i7719_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \col_ctrl/i442_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x5755") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \col_ctrl/n25455_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \col_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D0, C0, B0, A0, output F0 );

  lut40098 \col_ctrl/scrB[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \col_ctrl/i3042_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \col_ctrl/i1_4_lut_adj_289 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \col_ctrl/i21033_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \col_ctrl/i1_4_lut_adj_309 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x5744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21599_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \disp_ctrl/i1_4_lut_adj_357 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \disp_ctrl/i21617_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x00D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 LessThan_614_i15_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 LessThan_663_i15_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 i21659_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 i21658_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40109 \col_ctrl/i2_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 i21503_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input D0, output F0 );
  wire   GNDI;

  lut40111 SLICE_321_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 i21605_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 i21661_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40114 i21179_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 LessThan_663_i11_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40116 i21382_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 LessThan_638_i13_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \disp_ctrl/i2_4_lut_adj_335 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 i20994_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 i21660_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 LessThan_638_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \vga_ctrl/i22178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 i17847_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 i8453_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \col_ctrl/i2_3_lut_adj_237 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \col_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \col_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 i7667_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D0, C0, B0, A0, output F0 );

  lut40132 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 i1_4_lut_adj_379( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \col_ctrl/i3_4_lut_adj_241 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 i1_2_lut_adj_384( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 i21634_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 LessThan_663_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40141 \vga_ctrl/i22175_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 i7725_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \vga_ctrl/vsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_345 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/i21627_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \disp_ctrl/i21626_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 i20909_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 LessThan_658_i11_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40005 LessThan_658_i13_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 i1_4_lut_adj_380( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \vga_ctrl.i1_2_lut_adj_194 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D0, C0, B0, A0, output F0 );

  lut40132 i2_4_lut_adj_381( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \col_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \col_ctrl/i5_4_lut_adj_243 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 i6_4_lut_adj_382( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 i5_4_lut_adj_383( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40152 i1_2_lut_adj_385( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \col_ctrl/i2_4_lut_adj_240 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \col_ctrl/i1_4_lut_adj_242 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 i21602_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 LessThan_638_i6_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 i3_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \vga_ctrl/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 i21594_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 LessThan_623_i6_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 \disp_ctrl/i20939_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40161 i21004_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 i21372_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 LessThan_623_i13_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \enable_gen/i3183_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \enable_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40166 \enable_gen/i8118_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \enable_gen/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \enable_gen/i3184_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \enable_gen/i8493_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 \enable_gen/i2_4_lut_adj_376 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \enable_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \enable_gen/i4_4_lut_adj_377 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \enable_gen/i2_4_lut_adj_378 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40174 \enable_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \col_ctrl/i21404_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40176 \col_ctrl/i1_2_lut_4_lut_adj_284 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \rst_gen_inst/i8415_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 LessThan_647_i20_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i21677_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_379 ( input D0, C0, B0, A0, output F0 );

  lut40178 \disp_ctrl/i2_4_lut_adj_318 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 i21676_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 i21439_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xDFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 i21434_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i21647_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_384 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 i21672_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 LessThan_647_i6_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 i21437_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 i20926_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \disp_ctrl/i19289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 i19259_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xDDEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 i21646_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 LessThan_647_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_392 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 LessThan_658_i5_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 i19242_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 \disp_ctrl/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \disp_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \disp_ctrl.i21582_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 x_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 i21632_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 LessThan_611_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \disp_ctrl.i21588_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 y_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xB0FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 i21590_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 LessThan_614_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40198 \col_ctrl/i1_2_lut_adj_275 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_404 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl/i8321_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 i2032_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 i4_4_lut_adj_393( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \vga_ctrl/i1_2_lut_3_lut_adj_198 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40204 i7660_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 i21601_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D0, C0, B0, A0, output F0 );

  lut40206 \disp_ctrl/i1_4_lut_adj_339 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 i7664_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21623_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D0, output F0 );
  wire   GNDI;

  lut40111 SLICE_409_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 i21622_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 i21241_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 i21484_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 i21633_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 i21491_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 LessThan_611_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 i3_4_lut_adj_386( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i21593_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_417 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \disp_ctrl/i1_4_lut_adj_329 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \disp_ctrl/i21611_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_419 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 i21655_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i21654_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_421 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 i21239_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 i21157_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_423 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 i21597_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 i21657_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 i21656_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 LessThan_623_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \col_ctrl/i1_2_lut_adj_245 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 i2_3_lut_4_lut_adj_387( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 i21600_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 i21301_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_430 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 i21535_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i21591_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_432 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 i21522_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 LessThan_614_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_435 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40217 LessThan_614_i11_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_436 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 \disp_ctrl/i2_4_lut_adj_345 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 i1313_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_438 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 i21299_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 i21089_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 LessThan_663_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 LessThan_663_i8_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_442 ( input D0, C0, B0, A0, output F0 );

  lut40222 i2_4_lut_adj_388( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 i2_4_lut_adj_389( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 i2_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x04CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_445 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 i7689_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21607_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 i3_4_lut_adj_390( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 i1_4_lut_adj_391( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_447 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \vga_ctrl/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \vga_ctrl/i1_2_lut_3_lut_adj_199 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \disp_ctrl.i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 LessThan_614_i19_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_451 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \disp_ctrl/i21629_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \disp_ctrl/i21628_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_452 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 LessThan_623_i9_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 LessThan_614_i9_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \disp_ctrl/i9_4_lut_adj_343 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \disp_ctrl/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_455 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \disp_ctrl/i21641_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \disp_ctrl/i21640_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \disp_ctrl/i21407_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \disp_ctrl/y_padB_9__I_0_i13_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \disp_ctrl/p_ball_s1_I_52_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \disp_ctrl/y_padB_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_459 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21681_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \disp_ctrl/i21680_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \vga_ctrl/i3_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \disp_ctrl/i21462_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_463 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40158 \disp_ctrl.i21472_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \disp_ctrl.i21637_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 \disp_ctrl/i21392_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \disp_ctrl/p_padB_s_I_67_i13_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \disp_ctrl/i21066_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40241 \disp_ctrl/i20971_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_466 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \disp_ctrl.i21636_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \disp_ctrl/p_padB_s_I_67_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_468 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 \disp_ctrl/ypix_9__I_0_66_i15_rep_83_2_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \disp_ctrl/i19267_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \disp_ctrl/i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \disp_ctrl/i6_4_lut_adj_374 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \disp_ctrl/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 \disp_ctrl/i19251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 \disp_ctrl/i1_4_lut_adj_346 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \vga_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \disp_ctrl/i19285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \disp_ctrl/i19249_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_473 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \disp_ctrl/i6_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \disp_ctrl/ypix_9__I_0_75_i1_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 \disp_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \disp_ctrl/ypix_9__I_0_61_i17_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x0900") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_476 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21515_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \disp_ctrl/i21619_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \disp_ctrl/i21618_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \disp_ctrl/i21261_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_480 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21460_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \disp_ctrl/i21478_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_482 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \disp_ctrl/i21463_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \disp_ctrl/ypix_9__I_0_81_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_484 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \disp_ctrl.i21467_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 \disp_ctrl/p_padB_s_I_67_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \disp_ctrl/i21259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \disp_ctrl/i21135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_488 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \disp_ctrl/i21477_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \disp_ctrl/ypix_9__I_0_81_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_490 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \disp_ctrl.i21664_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 \disp_ctrl/y_padB_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \disp_ctrl/i6_4_lut_adj_344 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \disp_ctrl/i19291_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFFED") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21513_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \disp_ctrl/i21621_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \disp_ctrl/i21620_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \disp_ctrl/i21251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/i21551_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \disp_ctrl/i21571_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_500 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \vga_ctrl/i22168_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \disp_ctrl/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 \disp_ctrl/scrB_mod/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \vga_ctrl/i19_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x1A18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \disp_ctrl/i21489_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \disp_ctrl/xpix_9__I_0_69_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_505 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \disp_ctrl/i21249_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \disp_ctrl/i21145_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_506 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \disp_ctrl.i21498_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \disp_ctrl/power_pos_x_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 i8431_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \disp_ctrl/i21191_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_509 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 \disp_ctrl/i21207_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \disp_ctrl/power_pos_x_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_510 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \disp_ctrl.i21506_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 \disp_ctrl/p_padA_s_I_57_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_512 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \disp_ctrl/i21570_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \disp_ctrl/xpix_9__I_0_69_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 \disp_ctrl/i21078_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40269 \disp_ctrl/i21168_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_515 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40270 \disp_ctrl/i21231_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \disp_ctrl/p_padA_s_I_57_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_516 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \disp_ctrl.i21569_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \disp_ctrl/i21568_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_518 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40162 \disp_ctrl/i21341_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \disp_ctrl/p_ball_s1_N_675_9__I_0_i13_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_519 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40272 \disp_ctrl/power_pos_x_9__I_0_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \disp_ctrl/p_ball_s1_N_675_9__I_0_i9_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_521 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 \disp_ctrl/i21311_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \disp_ctrl/y_padA_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_522 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40112 \disp_ctrl.i21540_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \disp_ctrl/y_padA_9__I_0_i6_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40275 \disp_ctrl/i2_4_lut_adj_317 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \disp_ctrl.i8521_2_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \disp_ctrl/i20962_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \vga_ctrl/i8133_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_527 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40279 \vga_ctrl/i8461_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \vga_ctrl/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \disp_ctrl/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \disp_ctrl/i21488_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_529 ( input D1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 LessThan_650_i11_rep_54_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/p_ball_s1_N_675_9__I_0_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_531 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21679_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \disp_ctrl/i21678_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_533 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21414_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \disp_ctrl.i21645_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_534 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \disp_ctrl/i21424_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \disp_ctrl/p_ball_s1_I_52_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_535 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 LessThan_638_i9_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/p_ball_s1_I_52_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40284 \disp_ctrl/i19275_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \vga_ctrl/i19226_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_538 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21644_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \disp_ctrl/p_ball_s1_I_52_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xB0FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21666_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \disp_ctrl/p_ball_s1_I_52_i6_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40288 \disp_ctrl/i5_4_lut_adj_350 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40289 \disp_ctrl/i2_4_lut_adj_319 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \disp_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \disp_ctrl/i3_4_lut_adj_323 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 \disp_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \disp_ctrl/i4_4_lut_adj_326 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_546 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \disp_ctrl/i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \disp_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_547 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40294 \disp_ctrl/ypix_9__I_0_81_i15_rep_137_2_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \disp_ctrl/i2_4_lut_adj_322 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_548 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \disp_ctrl/i9_4_lut_adj_324 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \disp_ctrl/i4_4_lut_adj_333 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_549 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40297 \disp_ctrl/i6_4_lut_adj_334 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \disp_ctrl/ypix_9__I_0_83_i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_550 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \disp_ctrl/i8_3_lut_adj_325 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40299 \disp_ctrl/i5_4_lut_adj_327 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 LessThan_623_i15_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \disp_ctrl/i2_4_lut_adj_330 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_553 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \disp_ctrl/i21587_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \disp_ctrl/i21586_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 \disp_ctrl/i21610_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \disp_ctrl/i21281_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_556 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \disp_ctrl/ypix_9__I_0_73_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \disp_ctrl/i21671_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 \vga_ctrl/i21682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \disp_ctrl/i21405_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_558 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \disp_ctrl/i21527_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \disp_ctrl/i21609_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_560 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \disp_ctrl/i21674_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \disp_ctrl/ypix_9__I_0_73_i6_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_562 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21528_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \disp_ctrl/ypix_9__I_0_61_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_565 ( input D1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40304 LessThan_638_i11_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \disp_ctrl/ypix_9__I_0_74_i6_rep_124_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40305 \disp_ctrl/i21400_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \disp_ctrl/i20958_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_569 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \disp_ctrl/i21670_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \disp_ctrl/ypix_9__I_0_73_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_571 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 \disp_ctrl/i21279_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \disp_ctrl/i21113_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 \disp_ctrl/i6_4_lut_adj_361 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \disp_ctrl/i2_4_lut_adj_336 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \disp_ctrl/i21608_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \disp_ctrl/ypix_9__I_0_61_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_576 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21638_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \disp_ctrl/p_ball_s1_N_675_9__I_0_i4_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xD0FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \disp_ctrl/i20902_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \disp_ctrl/i2_4_lut_adj_337 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_580 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \disp_ctrl.i21554_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \disp_ctrl/x_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_582 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 \vga_ctrl/i1_2_lut_3_lut_adj_220 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \disp_ctrl/i21054_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40116 \disp_ctrl/i21331_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \disp_ctrl/x_ball_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_584 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \disp_ctrl.i21542_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \disp_ctrl/y_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_587 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40116 \disp_ctrl/i21321_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \disp_ctrl/y_ball_9__I_0_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_589 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \disp_ctrl.i21521_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \disp_ctrl.i21613_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_590 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \disp_ctrl.i21473_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \disp_ctrl/p_ball_s1_N_675_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 \disp_ctrl/i2_4_lut_adj_338 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40317 \disp_ctrl/i2_4_lut_adj_340 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_593 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40318 \vga_ctrl/i2131_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \vga_ctrl/i8525_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_595 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \disp_ctrl/i21581_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \disp_ctrl/i21580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_596 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21573_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \disp_ctrl/i21572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_598 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21612_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \disp_ctrl/y_padA_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_601 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21537_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \disp_ctrl.i21589_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 \disp_ctrl/i10_4_lut_adj_341 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40324 \col_ctrl/i1_4_lut_adj_278 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_604 ( input D0, C0, B0, A0, output F0 );

  lut40325 \disp_ctrl/i4_4_lut_adj_342 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 \disp_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \disp_ctrl/i10_4_lut_adj_349 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40307 \disp_ctrl/i19281_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \disp_ctrl/i19263_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_609 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 LessThan_663_i7_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \disp_ctrl/ypix_9__I_0_66_i7_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \disp_ctrl/i2_4_lut_adj_347 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40330 \vga_ctrl/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40331 \vga_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \disp_ctrl/i21505_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \disp_ctrl.i21509_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \disp_ctrl.i21625_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_616 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40332 \disp_ctrl/i19295_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \disp_ctrl/p_ball_s1_N_675_9__I_0_i17_2_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_619 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 \vga_ctrl/i302_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/p_ball_s1_N_675_9__I_0_i7_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_622 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \disp_ctrl.i21624_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \disp_ctrl/p_padA_s_I_57_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \disp_ctrl/i19293_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \disp_ctrl/i1_4_lut_adj_355 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_627 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \disp_ctrl.i21486_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \disp_ctrl.i21631_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \disp_ctrl/i9_4_lut_adj_351 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \disp_ctrl/i5_4_lut_adj_359 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \disp_ctrl/i4_4_lut_adj_365 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40328 \disp_ctrl/i4_4_lut_adj_360 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40338 \disp_ctrl/i3_4_lut_adj_356 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 \vga_ctrl/i1_3_lut_4_lut_adj_205 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_632 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \disp_ctrl.i21630_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \disp_ctrl/power_pos_x_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xF371") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_637 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 \disp_ctrl/i21616_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \disp_ctrl/i21271_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_638 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \disp_ctrl/i21519_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \disp_ctrl/i21615_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_640 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40181 \disp_ctrl/i21465_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \disp_ctrl/ypix_9__I_0_66_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_643 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \disp_ctrl/i21269_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \disp_ctrl/i21124_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_644 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \disp_ctrl/i21614_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40343 \disp_ctrl/ypix_9__I_0_66_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \disp_ctrl/i9_4_lut_adj_363 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \disp_ctrl/i5_4_lut_adj_367 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 \vga_ctrl.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \disp_ctrl/i4_4_lut_adj_368 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_648 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \disp_ctrl/i8_3_lut_adj_364 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \disp_ctrl/i5_4_lut_adj_370 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 \disp_ctrl/i5_4_lut_adj_332 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40346 \disp_ctrl/i2_4_lut_adj_372 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \disp_ctrl.i21662_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \disp_ctrl/y_padB_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40348 \disp_ctrl/scrB_mod/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40349 \disp_ctrl/scrB_mod/i1_4_lut_adj_315 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 \col_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \vga_ctrl/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_655 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \vga_ctrl/i1_2_lut_3_lut_adj_196 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40353 \disp_ctrl/scrA_mod/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_656 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \disp_ctrl/scrB_mod/i8199_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40355 \vga_ctrl/i1_2_lut_adj_192 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_658 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \vga_ctrl/i1_3_lut_adj_226 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \disp_ctrl/scrB_mod/i1382_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_661 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \disp_ctrl/scrA_mod/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40359 \vga_ctrl.i1_2_lut_adj_213 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_663 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40360 \vga_ctrl/i2_3_lut_4_lut_adj_218 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40361 \vga_ctrl/i1_2_lut_adj_212 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_666 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40362 \disp_ctrl/scrA_mod/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_667 ( input D0, C0, B0, A0, output F0 );

  lut40363 \disp_ctrl/scrA_mod/i21123_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \disp_ctrl/scrA_mod/i21197_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \disp_ctrl/scrA_mod/i1_4_lut_adj_313 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40366 \disp_ctrl/scrA_mod/i2_4_lut_adj_312 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40367 \vga_ctrl/i2_3_lut_4_lut_adj_201 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xDCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_675 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40368 \disp_ctrl.scrA_mod.i21084_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \vga_ctrl/i1_2_lut_adj_229 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 \disp_ctrl/scrA_mod/i2_4_lut_adj_314 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40370 \vga_ctrl/i1_2_lut_3_lut_4_lut_adj_222 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_677 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \vga_ctrl/i1_2_lut_3_lut_adj_224 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40372 \vga_ctrl/i1_2_lut_3_lut_adj_202 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40373 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 i1_4_lut_adj_392( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_679 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 \disp_ctrl/x_ball_9__I_0_i9_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \col_ctrl/i1_4_lut_adj_303 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_681 ( input D0, output F0 );
  wire   GNDI;

  lut40111 SLICE_681_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_682 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 i21668_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 LessThan_658_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_684 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \col_ctrl/i6_4_lut_adj_292 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \col_ctrl/y_padA_9__I_0_133_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_685 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 \col_ctrl/i21362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \col_ctrl/y_padA_9__I_0_133_i13_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_686 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \col_ctrl/i21352_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \col_ctrl/y_padB_9__I_0_130_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_688 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40106 \col_ctrl/y_padA_9__I_0_133_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_689 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \col_ctrl/i21653_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \col_ctrl/i21652_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_690 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \col_ctrl/i21649_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \col_ctrl/i21648_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_693 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \col_ctrl.i21576_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \col_ctrl/y_padB_9__I_0_130_i6_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40378 \rst_gen_inst/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 \rst_gen_inst/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \col_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \col_ctrl/i21038_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \col_ctrl/i19228_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \vga_ctrl/i1_4_lut_adj_193 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_700 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \col_ctrl.i21650_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \col_ctrl/y_padB_9__I_0_130_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x40DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_704 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40384 \col_ctrl/i2_4_lut_adj_238 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \col_ctrl/i1_2_lut_adj_274 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40386 \col_ctrl/i4_4_lut_adj_306 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 \col_ctrl.i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_707 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40388 \col_ctrl/i1439_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \col_ctrl/i1289_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_710 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 \col_ctrl/i21029_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \col_ctrl/i57_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_712 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40392 \col_ctrl/i1_2_lut_adj_297 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 \col_ctrl/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \col_ctrl.i3166_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \col_ctrl/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x8088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x4051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_717 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \col_ctrl/i3185_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \col_ctrl/i2_3_lut_adj_298 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40397 \col_ctrl.i7726_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \col_ctrl/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \rst_gen_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40400 \rst_gen_inst/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_722 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \col_ctrl/i22120_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \col_ctrl/i3_4_lut_adj_251 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x4C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_724 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40403 \col_ctrl/i8329_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \col_ctrl/i7742_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x7F3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \col_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 \col_ctrl/i5_4_lut_adj_252 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_727 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40406 \col_ctrl/i22159_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40407 \col_ctrl/i587_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/y_padA_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x3FBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xAA66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40408 \col_ctrl/i3_4_lut_adj_253 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \col_ctrl/i3_4_lut_adj_254 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40410 \col_ctrl.i3172_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40411 \col_ctrl/i1_4_lut_4_lut_adj_260 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xC400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x008D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_731 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \col_ctrl/i8473_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \col_ctrl/i8240_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_732 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40413 \col_ctrl/i2_4_lut_adj_255 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \col_ctrl/i1_2_lut_adj_256 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40414 \col_ctrl.i21167_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \rst_gen_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40415 \col_ctrl.i22155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40416 \col_ctrl/i388_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xF777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_738 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \col_ctrl/i8281_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \col_ctrl/i335_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_740 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \col_ctrl/i8483_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \col_ctrl/i2_4_lut_adj_257 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_742 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 \col_ctrl/i8553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 \col_ctrl/i8481_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_744 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \col_ctrl.i21560_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40423 \col_ctrl/y_padA_9__I_0_133_i6_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40424 \col_ctrl/i4_4_lut_adj_259 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \col_ctrl/i8246_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_748 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \col_ctrl/i8358_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 \col_ctrl/i7740_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x72FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40427 \col_ctrl/i7_4_lut_adj_261 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \col_ctrl/i5_4_lut_adj_262 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_751 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40428 \col_ctrl/i22157_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40429 \col_ctrl/i576_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/y_padB_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x5FDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \col_ctrl/i3_4_lut_adj_264 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \col_ctrl/i3_4_lut_adj_266 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_753 ( input D0, output F0 );
  wire   GNDI;

  lut40111 SLICE_753_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_755 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 \col_ctrl/i8475_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \col_ctrl/i8244_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40433 \col_ctrl/i17806_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40434 \col_ctrl.i22151_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xBF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \col_ctrl/i4386_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40436 \col_ctrl/i1204_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40437 \col_ctrl/mux_683_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40438 \col_ctrl.i2_3_lut_adj_270 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xBF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_761 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40224 \col_ctrl/i1_2_lut_adj_272 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_762 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40439 \col_ctrl/i22144_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_763 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 \col_ctrl/i7_4_lut_adj_290 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \col_ctrl/i1_4_lut_adj_291 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_764 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 \col_ctrl/i4_4_lut_adj_271 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \col_ctrl/i1_2_lut_adj_273 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_767 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \col_ctrl.i22146_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \col_ctrl/i1180_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_768 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 \rst_gen_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \col_ctrl/i3_4_lut_adj_277 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_769 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40424 \rst_gen_inst/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \rst_gen_inst/i1_2_lut_adj_236 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_771 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40413 \rst_gen_inst/i5_4_lut_adj_232 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40355 \rst_gen_inst/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_772 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40445 \col_ctrl/i1_3_lut_4_lut_adj_279 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40446 \rst_gen_inst/i19232_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_774 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40447 \col_ctrl/i4_4_lut_adj_280 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40448 \col_ctrl/i3_3_lut_adj_281 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40449 \col_ctrl/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40450 \rst_gen_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_776 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \col_ctrl/i896_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40452 \col_ctrl/i2_3_lut_adj_294 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40453 \col_ctrl/i3_4_lut_adj_295 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 \col_ctrl/i1211_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_781 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40455 \col_ctrl/i2_4_lut_adj_300 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40456 \col_ctrl/i1_2_lut_adj_301 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_782 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40457 \col_ctrl/i4387_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40210 \col_ctrl/i21585_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_786 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \col_ctrl.i21564_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \col_ctrl/y_padA_9__I_0_133_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 i21606_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 i21291_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40181 i21559_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 i21567_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_792 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 i21556_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40459 LessThan_650_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_795 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i21289_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 i21100_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_796 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 i21566_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 LessThan_650_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_798 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 LessThan_658_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40462 LessThan_658_i8_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40424 \rst_gen_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \rst_gen_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_803 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40463 \rst_gen_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40464 \rst_gen_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40446 \rst_gen_inst/i1_2_lut_adj_234 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40465 \vga_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40466 \vga_ctrl/i2_2_lut_4_lut_adj_221 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_808 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40467 \vga_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40468 \vga_ctrl/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_810 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40469 \vga_ctrl/i8275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \vga_ctrl/i7775_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40470 \vga_ctrl/i22165_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \vga_ctrl/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x337F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_814 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \vga_ctrl/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 \vga_ctrl/i1_2_lut_3_lut_adj_216 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_817 ( input C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40472 \disp_ctrl/scrA_mod/i21_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40361 \vga_ctrl/i1_2_lut_adj_210 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x7C7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40473 \vga_ctrl/i2_4_lut_adj_195 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 \vga_ctrl.i316_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40475 \vga_ctrl/i1_2_lut_3_lut_adj_197 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 \vga_ctrl/i1_3_lut_4_lut_adj_203 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40477 \vga_ctrl/i22162_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \vga_ctrl/i8407_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x0133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_827 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40479 \vga_ctrl/i1_3_lut_4_lut_adj_204 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40480 \vga_ctrl/i1_2_lut_adj_231 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40481 \vga_ctrl/i2_3_lut_4_lut_adj_206 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40464 \vga_ctrl/i1_2_lut_adj_214 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_830 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40399 \vga_ctrl/i2_3_lut_4_lut_adj_227 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40355 \vga_ctrl/i1_2_lut_adj_207 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_832 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40482 \vga_ctrl/i2_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40483 \vga_ctrl/i1_2_lut_3_lut_adj_208 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_834 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40484 \vga_ctrl/i1_4_lut_adj_211 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \vga_ctrl/i21683_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_836 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40485 \vga_ctrl/i20982_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \vga_ctrl/i21351_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40486 \vga_ctrl/i1_4_lut_adj_230 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40487 \vga_ctrl/i20983_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_838 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 i21482_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40488 i21635_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_840 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 i21420_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 i21669_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \disp_ctrl.i21403_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \disp_ctrl.i21663_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_844 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \disp_ctrl.i21545_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40488 \disp_ctrl.i21583_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_846 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \disp_ctrl.i21470_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40488 \disp_ctrl.i21639_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_848 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40158 \col_ctrl.i21563_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \col_ctrl.i21565_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_850 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \col_ctrl.i21579_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \col_ctrl.i21651_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_852 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40490 \col_ctrl/i413_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 \col_ctrl/i1_3_lut_4_lut_adj_265 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x8C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40492 \vga_ctrl/i1_3_lut_4_lut_adj_223 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40493 \vga_ctrl/i21198_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40494 \vga_ctrl.i1_2_lut_adj_209 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 \vga_ctrl/i1_2_lut_3_lut_4_lut_adj_219 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_860 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40496 \vga_ctrl/i20979_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40497 \disp_ctrl/scrB_mod/i8205_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_861 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40498 \vga_ctrl/i22172_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \vga_ctrl/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \vga_ctrl/hsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_864 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40500 \col_ctrl/i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \col_ctrl/i3_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_867 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40501 \col_ctrl/i21015_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 \col_ctrl/i21031_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_868 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40503 \col_ctrl.i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \col_ctrl/i1_2_lut_3_lut_adj_263 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_870 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40505 \rst_gen_inst/i3190_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40506 \col_ctrl/i3156_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xDF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x22AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_879 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \disp_ctrl/p_padA_s_I_57_i9_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \disp_ctrl/i3_4_lut_adj_348 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x0060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_882 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40442 \rst_gen_inst/i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40446 \rst_gen_inst/i1_2_lut_adj_233 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40508 \col_ctrl/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \col_ctrl/i2_3_lut_4_lut_adj_286 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xF777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_885 ( input D0, C0, B0, A0, output F0 );

  lut40510 \disp_ctrl.scrA_mod.i21172_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_890 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40399 \rst_gen_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \rst_gen_inst/i1_2_lut_adj_235 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_891 ( input D0, C0, B0, A0, output F0 );

  lut40511 \col_ctrl/reduce_or_556_i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_894 ( input DI1, C1, B1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40512 \col_ctrl/i22141_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40513 \col_ctrl/i577_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padB_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xAA5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_895 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40514 \col_ctrl/i343_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_896 ( input DI1, C1, B1, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40515 \col_ctrl/i22118_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40516 \col_ctrl/i588_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padA_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xD2D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_897 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40517 \col_ctrl/i327_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_898 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40518 \col_ctrl/i1_3_lut_adj_305 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \col_ctrl/i14846_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/pad_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_901 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40520 \col_ctrl/i22153_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \col_ctrl/i8350_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_spawn_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_902 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40446 \col_ctrl/i1_2_lut_adj_308 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_903 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40522 i1891_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_908 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40523 i3225_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40524 \col_ctrl.i1_4_lut_adj_304 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x6CEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xAF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_914 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40525 \col_ctrl/i14906_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40526 \col_ctrl/i2_3_lut_adj_247 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/scrB_1004__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_916 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40272 LessThan_663_i19_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 LessThan_658_i19_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_918 ( input D1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 LessThan_658_i7_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 LessThan_658_i6_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_919 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 LessThan_658_i17_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 LessThan_663_i17_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_920 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40243 LessThan_614_i13_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 LessThan_663_i13_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_921 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40528 i21173_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40529 LessThan_663_i9_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_926 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 LessThan_647_i15_rep_145_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 LessThan_638_i15_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_927 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40530 i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 LessThan_663_i5_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xEE2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_928 ( output F0 );
  wire   GNDI;

  lut40531 \j06_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_931 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40272 LessThan_658_i15_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 LessThan_658_i9_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_934 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40446 \enable_gen/i2_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40464 \enable_gen/i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_937 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40105 LessThan_623_i11_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 LessThan_647_i11_rep_148_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_939 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \disp_ctrl/power_pos_x_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 LessThan_611_i15_rep_175_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_940 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \col_ctrl/i1_2_lut_adj_250 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 i7785_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_945 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl/x_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_611_i11_rep_179_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_950 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40534 \disp_ctrl/i3_4_lut_adj_320 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 LessThan_614_i3_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_953 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \col_ctrl/y_padB_9__I_0_130_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \disp_ctrl/y_padB_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl/y_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \disp_ctrl/p_padB_s_I_67_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_956 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \disp_ctrl/y_padA_9__I_0_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \disp_ctrl/p_padB_s_I_67_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_957 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \disp_ctrl/ypix_9__I_0_61_i15_rep_67_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \disp_ctrl/i19253_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_960 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \disp_ctrl/y_ball_9__I_0_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \disp_ctrl/p_padB_s_I_67_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_962 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40535 \disp_ctrl/i1_4_lut_adj_321 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \disp_ctrl/ypix_9__I_0_81_i11_rep_140_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_964 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 LessThan_650_i15_rep_51_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \disp_ctrl/xpix_9__I_0_69_i15_rep_152_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_965 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl/power_pos_x_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/xpix_9__I_0_69_i11_rep_156_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_967 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40117 \disp_ctrl/xpix_9__I_0_67_i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40536 \disp_ctrl/i1_4_lut_adj_371 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \disp_ctrl/i1_4_lut_adj_328 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40537 \disp_ctrl/i3_4_lut_adj_366 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \disp_ctrl/i3_4_lut_adj_331 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_980 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \disp_ctrl/p_padA_s_I_57_i15_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \disp_ctrl/ypix_9__I_0_74_i8_rep_119_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_983 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \disp_ctrl/p_ball_s1_I_52_i11_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \disp_ctrl/ypix_9__I_0_61_i11_rep_71_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_985 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \disp_ctrl/xpix_9__I_0_67_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40538 \disp_ctrl/i21043_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_986 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40539 \disp_ctrl/p_padA_s_I_57_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \disp_ctrl/y_padA_9__I_0_i11_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_989 ( input DI1, D1, C1, B1, A1, D0, B0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40540 \col_ctrl/mux_557_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \disp_ctrl/y_padA_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_993 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40294 \col_ctrl/y_padA_9__I_0_133_i9_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \disp_ctrl/y_ball_9__I_0_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_998 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40539 \disp_ctrl/p_ball_s1_N_675_9__I_0_i15_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \disp_ctrl/x_ball_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1006 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40529 \disp_ctrl/p_ball_s1_N_675_9__I_0_i3_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1014 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40541 \disp_ctrl/i1_2_lut_adj_352 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40542 \disp_ctrl/i3_4_lut_adj_362 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40543 \disp_ctrl/i3_4_lut_adj_358 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1024 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \disp_ctrl/i19269_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \disp_ctrl/ypix_9__I_0_66_i11_rep_88_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1027 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \col_ctrl/y_padB_9__I_0_130_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \disp_ctrl/y_padB_9__I_0_i11_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1028 ( input C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40544 \col_ctrl/i1_2_lut_adj_248 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 i7789_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1033 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40546 \col_ctrl/i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \col_ctrl/i3_4_lut_adj_239 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1034 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40547 \col_ctrl/mux_738_i7_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1035 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40548 i3222_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40549 \col_ctrl/mux_738_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1039 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40550 \col_ctrl/mux_738_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \col_ctrl/mux_738_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1042 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40552 \col_ctrl/i1_3_lut_adj_267 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 \col_ctrl/i4396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/wall_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1043 ( input DI1, C1, B1, D0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40554 \col_ctrl/i8009_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \col_ctrl/mux_738_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_l_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1045 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40556 \col_ctrl/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1047 ( input DI1, D1, C1, B1, A1, C0, B0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40557 \vga_ctrl/i3_4_lut_adj_215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \col_ctrl/equal_810_i3_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1048 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40558 \col_ctrl/i22123_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40559 \col_ctrl/i3043_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x3F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x44CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1052 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40560 \col_ctrl/mux_553_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40561 \col_ctrl/reduce_or_552_i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_padB_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1055 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40562 \col_ctrl/i3_3_lut_adj_282 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1056 ( input D0, C0, B0, A0, output F0 );

  lut40563 \col_ctrl/i4_4_lut_adj_283 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1059 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40564 SLICE_1059_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40556 \col_ctrl/i1_2_lut_adj_287 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/game_en_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1062 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40565 \col_ctrl.i22151_2_lut$r1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \col_ctrl/i8782_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_en_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x01FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1063 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40567 i3233_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40568 \col_ctrl/i1_4_lut_adj_302 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/x_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x6AEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xEF2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1064 ( input DI1, D1, C1, D0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40272 \col_ctrl/i1539_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \col_ctrl/i823_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_dir_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1065 ( input DI1, C1, A1, D0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40403 \col_ctrl/i8011_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \col_ctrl/mux_770_i7_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_r_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1066 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40571 i3207_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 \col_ctrl/mux_770_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1067 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40572 \col_ctrl/mux_770_i6_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \col_ctrl/mux_770_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1070 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40574 \col_ctrl/i8087_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40575 \col_ctrl/mux_770_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_r_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xBF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1071 ( input DI1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40576 \col_ctrl/mux_92_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \col_ctrl/y_padB_9__I_0_130_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1073 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40577 \col_ctrl/i8089_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40578 \col_ctrl/mux_683_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/x_l_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xD5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xF702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1086 ( input B0, output F0 );
  wire   GNDI;

  lut40579 SLICE_1086_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mypll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL, LOCK );
  wire   GNDI;

  PLL_B_B \mypll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK(LOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module j01 ( input PADDO, output j01 );
  wire   VCCI;

  BB_B_B \j01_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j01));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j01) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module j02 ( input PADDO, output j02 );
  wire   VCCI;

  BB_B_B \j02_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j02));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j02) = (0:0:0,0:0:0);
  endspecify

endmodule

module j03 ( input PADDO, output j03 );
  wire   VCCI;

  BB_B_B \j03_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j03));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j03) = (0:0:0,0:0:0);
  endspecify

endmodule

module j04 ( input PADDO, output j04 );
  wire   VCCI;

  BB_B_B \j04_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j04));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j04) = (0:0:0,0:0:0);
  endspecify

endmodule

module j05 ( input PADDO, output j05 );
  wire   VCCI;

  BB_B_B \j05_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j05));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j05) = (0:0:0,0:0:0);
  endspecify

endmodule

module j06 ( input PADDO, output j06 );
  wire   VCCI;

  BB_B_B \j06_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j06));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j06) = (0:0:0,0:0:0);
  endspecify

endmodule

module j13 ( output PADDI, input j13 );
  wire   GNDI;

  BB_B_B \pause_N_1207_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j13 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j14 ( output PADDI, input j14 );
  wire   GNDI;

  BB_B_B \j14_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j14 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j15 ( output PADDI, input j15 );
  wire   GNDI;

  BB_B_B \j15_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j15 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j16 ( output PADDI, input j16 );
  wire   GNDI;

  BB_B_B \j16_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j16 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j17 ( output PADDI, input j17 );
  wire   GNDI;

  BB_B_B \j17_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j17 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
