Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
<<<<<<< HEAD
<<<<<<< HEAD
| Date         : Fri Aug  3 18:11:08 2018
=======
| Date         : Sun Jul 29 05:14:02 2018
>>>>>>> master
=======
| Date         : Sun Jul 29 05:14:02 2018
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
| Command      : report_methodology -file ssd_VHDL_methodology_drc_routed.rpt -pb ssd_VHDL_methodology_drc_routed.pb -rpx ssd_VHDL_methodology_drc_routed.rpx
| Design       : ssd_VHDL
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

