ait --name=reverse_print --board=zcu102 -c=100 --wrapper_version 13

[AIT] INFO: Found accelerator 'bar'
[AIT] INFO: Found accelerator 'foo'
[AIT] INFO: Starting 'HLS' step
[AIT] INFO: Synthesizing 2 accelerators
[AIT] INFO: Synthesizing 'foo'

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:18:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ompss' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.8.0-52-generic) on Tue Feb 11 01:18:52 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/HLS_foo.tcl'
INFO: [HLS 200-1510] Running: source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/HLS_foo.tcl
INFO: [HLS 200-1510] Running: open_project foo 
INFO: [HLS 200-10] Creating and opening project '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo'.
INFO: [HLS 200-1510] Running: set_top foo_wrapper 
INFO: [HLS 200-1510] Running: add_files foo/foo_hls_automatic_clang.cpp -cflags -std=c++11 -I/home/ompss/host_apps/example_print 
INFO: [HLS 200-10] Adding design file 'foo/foo_hls_automatic_clang.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -reset_async 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface none -m_axi_offset off -m_axi_addr64=1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 333.160 MB.
INFO: [HLS 200-10] Analyzing design file 'foo/foo_hls_automatic_clang.cpp' ... 
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:34:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:51:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.55 seconds. CPU system time: 0.84 seconds. Elapsed time: 3.42 seconds; current allocated memory: 335.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,775 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 641 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 312 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,011 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 666 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 650 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 495 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:194:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:191:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:187:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:184:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'mcxx_taskwait(hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:201:3)
INFO: [HLS 214-131] Inlining function 'mcxx_taskwait(hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:112:9)
INFO: [HLS 214-131] Inlining function 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'mcxx_taskwait(hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:95:9)
INFO: [HLS 214-131] Inlining function 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:73:9)
INFO: [HLS 214-131] Inlining function 'mcxx_taskwait(hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'mcxx_task_create(ap_uint<64>, ap_uint<8>, ap_uint<8>, unsigned long long const*, ap_uint<8>, unsigned long long const*, ap_uint<8>, __fpga_copyinfo_t const*, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo(__mcxx_ptr_t<double const>, __mcxx_ptr_t<double>, hls::stream<ap_uint<8>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' (foo/foo_hls_automatic_clang.cpp:93:13)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, hls::stream<ap_uint<8>, 0>&, double const*, double*)' (foo/foo_hls_automatic_clang.cpp:167:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, hls::stream<ap_uint<8>, 0>&, double const*, double*)' (foo/foo_hls_automatic_clang.cpp:165:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'foo_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, hls::stream<ap_uint<8>, 0>&, double const*, double*)' (foo/foo_hls_automatic_clang.cpp:163:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_src' for cosimulation. (foo/foo_hls_automatic_clang.cpp:123:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_dst' for cosimulation. (foo/foo_hls_automatic_clang.cpp:123:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_186_2> at foo/foo_hls_automatic_clang.cpp:186:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_1> at foo/foo_hls_automatic_clang.cpp:77:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_1' is marked as complete unroll implied by the pipeline pragma (foo/foo_hls_automatic_clang.cpp:183:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_3' is marked as complete unroll implied by the pipeline pragma (foo/foo_hls_automatic_clang.cpp:193:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_2' is marked as complete unroll implied by the pipeline pragma (foo/foo_hls_automatic_clang.cpp:186:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_1' (foo/foo_hls_automatic_clang.cpp:183:21) in function 'foo' completely with a factor of 2 (foo/foo_hls_automatic_clang.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_3' (foo/foo_hls_automatic_clang.cpp:193:21) in function 'foo' completely with a factor of 2 (foo/foo_hls_automatic_clang.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_2' (foo/foo_hls_automatic_clang.cpp:186:21) in function 'foo' completely with a factor of 1 (foo/foo_hls_automatic_clang.cpp:58:0)
INFO: [HLS 214-421] Automatically partitioning small array '__mcxx_copies.arg_idx' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array '__mcxx_copies37.arg_idx' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'args' completely based on array size. (foo/foo_hls_automatic_clang.cpp:79:32)
INFO: [HLS 214-421] Automatically partitioning small array 'deps' completely based on array size. (foo/foo_hls_automatic_clang.cpp:80:32)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '__mcxx_copies.arg_idx' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '__mcxx_copies37.arg_idx' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '__mcxx_args14' due to pipeline pragma (foo/foo_hls_automatic_clang.cpp:79:32)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '__mcxx_deps15' due to pipeline pragma (foo/foo_hls_automatic_clang.cpp:80:32)
INFO: [HLS 214-248] Applying array_partition to '__mcxx_copies37.arg_idx': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '__mcxx_copies.arg_idx': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '__mcxx_args14': Complete partitioning on dimension 1. (foo/foo_hls_automatic_clang.cpp:79:32)
INFO: [HLS 214-248] Applying array_partition to '__mcxx_deps15': Complete partitioning on dimension 1. (foo/foo_hls_automatic_clang.cpp:80:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.32 seconds; current allocated memory: 345.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 345.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 346.422 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 369.070 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo_wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:179->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:179->foo/foo_hls_automatic_clang.cpp:93) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:182->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:182->foo/foo_hls_automatic_clang.cpp:93) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:184->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:184->foo/foo_hls_automatic_clang.cpp:93) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:184->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:184->foo/foo_hls_automatic_clang.cpp:93) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:182->foo/foo_hls_automatic_clang.cpp:110) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:182->foo/foo_hls_automatic_clang.cpp:110) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:194->foo/foo_hls_automatic_clang.cpp:110) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:194->foo/foo_hls_automatic_clang.cpp:110) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'foo_Pipeline_VITIS_LOOP_77_1' (loop 'VITIS_LOOP_77_1'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:201->foo/foo_hls_automatic_clang.cpp:112) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:201->foo/foo_hls_automatic_clang.cpp:112) and axis write operation ('mcxx_outPort_V_data_V_write_ln121', foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93) on port 'mcxx_outPort_V_data_V' (foo/foo_hls_automatic_clang.cpp:121->foo/foo_hls_automatic_clang.cpp:178->foo/foo_hls_automatic_clang.cpp:93).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 20, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 380.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 380.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'foo_Pipeline_VITIS_LOOP_77_1' pipeline 'VITIS_LOOP_77_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_Pipeline_VITIS_LOOP_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 381.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_inPort' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_outPort_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_spawnInPort' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_src' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_wrapper/mcxx_dst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo_wrapper' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'p_mcxx_taskId' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_src_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_src_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'foo_wrapper/m_axi_mcxx_dst_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'foo_wrapper/m_axi_mcxx_dst_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 383.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 386.777 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 390.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for foo_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for foo_wrapper.
INFO: [HLS 200-789] **** Estimated Fmax: 655.09 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 58.188 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -vendor bsc -library ompss -display_name foo -taxonomy /BSC/OmpSs 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:19:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/solution1_data.json outdir=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip srcdir=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/misc
INFO: Copied 9 verilog file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/hdl/vhdl/foo_wrapper.vhd (foo_wrapper)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface mcxx_inPort
INFO: Add axi4stream interface mcxx_outPort
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface mcxx_spawnInPort
INFO: Add axi4full interface m_axi_mcxx_src
INFO: Add axi4full interface m_axi_mcxx_dst
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/component.xml
INFO: Created IP archive /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/foo/solution1/impl/ip/bsc_ompss_foo_wrapper_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:19:17 2025...
INFO: [HLS 200-802] Generated output file foo/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 5.004 MB.
INFO: [HLS 200-112] Total CPU user time: 20.47 seconds. Total CPU system time: 3.2 seconds. Total elapsed time: 36.6 seconds; peak allocated memory: 396.352 MB.
[AIT] Finished synthesis of 'foo'
[AIT] INFO: Synthesizing 'bar'

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:19:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ompss' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.8.0-52-generic) on Tue Feb 11 01:19:30 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/HLS_bar.tcl'
INFO: [HLS 200-1510] Running: source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/HLS_bar.tcl
INFO: [HLS 200-1510] Running: open_project bar 
INFO: [HLS 200-10] Creating and opening project '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar'.
INFO: [HLS 200-1510] Running: set_top bar_wrapper 
INFO: [HLS 200-1510] Running: add_files bar/bar_hls_automatic_clang.cpp -cflags -std=c++11 -I/home/ompss/host_apps/example_print 
INFO: [HLS 200-10] Adding design file 'bar/bar_hls_automatic_clang.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -reset_async 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface none -m_axi_offset off -m_axi_addr64=1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 339.102 MB.
INFO: [HLS 200-10] Analyzing design file 'bar/bar_hls_automatic_clang.cpp' ... 
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:34:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/opt/xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_axi_sdata.h:51:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 3.05 seconds; current allocated memory: 341.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'bar_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, double const*, double*)' (bar/bar_hls_automatic_clang.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'bar_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, double const*, double*)' (bar/bar_hls_automatic_clang.cpp:80:5)
INFO: [HLS 214-131] Inlining function 'mcxx_write_out_port(ap_uint<64>, ap_uint<2>, ap_uint<1>, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&)' into 'bar_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, double const*, double*)' (bar/bar_hls_automatic_clang.cpp:78:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_src' for cosimulation. (bar/bar_hls_automatic_clang.cpp:41:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mcxx_dst' for cosimulation. (bar/bar_hls_automatic_clang.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'bar(double const*, double*)' into 'bar_wrapper(hls::stream<ap_uint<64>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 2ul, (unsigned char)56, false>, 0>&, double const*, double*)' (bar/bar_hls_automatic_clang.cpp:41:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.8 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.89 seconds; current allocated memory: 350.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 350.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.840 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bar_wrapper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 371.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_inPort' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_outPort_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_src' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bar_wrapper/mcxx_dst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bar_wrapper' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 371.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 371.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 371.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bar_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for bar_wrapper.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 32.648 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -vendor bsc -library ompss -display_name bar -taxonomy /BSC/OmpSs 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:19:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/solution1_data.json outdir=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip srcdir=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/hdl/vhdl
Generating 1 subcores in /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/hdl/ip.tmp:
impl/misc/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/hdl/verilog
INFO: Generating bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/hdl/vhdl/bar_wrapper.vhd (bar_wrapper)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface mcxx_inPort
INFO: Add axi4stream interface mcxx_outPort
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_mcxx_src
INFO: Add axi4full interface m_axi_mcxx_dst
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/component.xml
INFO: Created IP archive /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS/bar/solution1/impl/ip/bsc_ompss_bar_wrapper_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:19:54 2025...
INFO: [HLS 200-802] Generated output file bar/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:21; Allocated memory: 3.949 MB.
INFO: [HLS 200-112] Total CPU user time: 19.32 seconds. Total CPU system time: 3 seconds. Total elapsed time: 35.66 seconds; peak allocated memory: 375.699 MB.
[AIT] Finished synthesis of 'bar'
[AIT] Resources estimation summary
[AIT] BRAM_18K       12 used |    1824 available -   0.66% utilization
[AIT] DSP             3 used |    2520 available -   0.12% utilization
[AIT] FF           3526 used |  548160 available -   0.64% utilization
[AIT] LUT          3532 used |  274080 available -   1.29% utilization
[AIT] Step 'HLS' finished. 1 min, 15 secs elapsed
[AIT] INFO: Starting 'design' step
[AIT] Setting bitstream user id: 0xf537b903

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:20:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/tcl/scripts/generate_design.tcl -notrace
[AIT] INFO: Sourcing project variables
[AIT] INFO: Loading board-related procedures
[AIT] INFO: Loading AXI datapath procedures
[AIT] INFO: Loading AXI-Stream datapath procedures
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_newtask_spawner_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_newtask_spawner_1.0.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_picos_ompss_manager_7.3.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_picos_ompss_manager_7.3.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_message_sender.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_message_sender.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_dwidth_downsizer.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_axiu_dwidth_downsizer.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_memory_channel_bonding_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_axiu_memory_channel_bonding_1.0.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_message_receiver.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_message_receiver.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_eth_100G_rx.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_eth_100G_rx.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_packet_decoder.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_packet_decoder.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompss_adapter_instr_1.0.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompss_adapter_instr_1.0.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_ompif_eth_100G_controller.zip
INFO: [IP_Flow 19-949] Unzipped 'IPs/bsc_ompif_eth_100G_controller.zip' into repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_axis_subset_converter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_axis_tid_demux.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_hwcounter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_streamToHsAdapter.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_addrInterleaver.v
[AIT] INFO: Adding auxiliary IP IPs/bsc_axiu_hsToStreamAdapter.v
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.

WARNING: [BD::TCL 103-2040] This script was generated using Vivado <2021.1> without IP versions in the create_bd_cell commands, but is now being run in <2024.1> of Vivado. There may have been major IP version changes between Vivado <2021.1> and <2024.1>, which could impact the parameter settings of the IPs.
INFO: [BD::TCL 103-2003] Currently there is no design <reverse_print_design> in project, so creating one...
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
INFO: [BD::TCL 103-2004] Making design <reverse_print_design> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "reverse_print_design".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:zynq_ultra_ps_e:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:proc_sys_reset:*  .
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: VPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2978.734 ; gain = 1226.062 ; free physical = 4066 ; free virtual = 19419
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_bitInfo_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [BD 41-1306] The connection to interface pin </managed_reset/gpio_io_o> is being overridden by the user with net <managed_reset_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 

INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "reverse_print_design".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
bsc:ompss:picos_ompss_manager:* xilinx.com:ip:blk_mem_gen:* xilinx.com:ip:axi_bram_ctrl:* xilinx.com:ip:axi_gpio:*  .
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_cmdInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_cmdOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_spawnInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_spawnInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_spawnInQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_spawnInQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_spawnOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_spawnOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] reverse_print_design_spawnOutQueue_BRAM_Ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] reverse_print_design_spawnOutQueue_BRAM_Ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
[AIT] INFO: Using generic set_and_get_freq procedure
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
INFO: [IP_Flow 19-5107] Inferred bus interface 'm0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm0'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
[AIT] INFO: Using generic configure_address_map procedure
Slave segment '/bridge_to_host/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/foo_0/foo_ompss/Data_m_axi_mcxx_dst' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/bridge_to_host/SAXIGP3/HP1_DDR_LOW' is being assigned into address space '/foo_0/foo_ompss/Data_m_axi_mcxx_src' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/bridge_to_host/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/bar_0/bar_ompss/Data_m_axi_mcxx_dst' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/bridge_to_host/SAXIGP5/HP3_DDR_LOW' is being assigned into address space '/bar_0/bar_ompss/Data_m_axi_mcxx_src' at <0x0_0000_0000 [ 4G ]>.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_QSPI}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_LPS_OCM}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -regexp {.*/SEG_bridge_to_host_HP[0-9]_PCIE_LOW}'
[AIT] INFO: Assign cmdInQueue BD address, range 8192 address 0x00000000b0002000
Slave segment '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_2000 [ 8K ]>.
[AIT] INFO: Assign cmdOutQueue BD address, range 8192 address 0x00000000b0004000
Slave segment '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_4000 [ 8K ]>.
[AIT] INFO: Assign spawnInQueue BD address, range 8192 address 0x00000000b0006000
Slave segment '/Hardware_Runtime/spawnInQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_6000 [ 8K ]>.
[AIT] INFO: Assign spawnOutQueue BD address, range 8192 address 0x00000000b0008000
Slave segment '/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_8000 [ 8K ]>.
[AIT] INFO: Assign managed_rstn BD address, range 4096 address 0x00000000b000a000
Slave segment '/managed_reset/S_AXI/Reg' is being assigned into address space '/bridge_to_host/Data' at <0xB000_A000 [ 4K ]>.
Slave segment '/bitInfo_BRAM_Ctrl/S_AXI/Mem0' is being assigned into address space '/bridge_to_host/Data' at <0xB000_0000 [ 4K ]>.
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/bitInfo.coe' provided. It will be converted relative to IP Instance files '../../../../../../bitInfo.coe'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
WARNING: [Coretcl 2-176] No IPs found
WARNING: [BD 41-2670] Found an incomplete address path from address space '/bridge_to_host/Data' to master interface '/bridge_to_host/M_AXI_HPM0_FPD'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP3/HP1_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP5/HP3_DDR_HIGH> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </bridge_to_host/SAXIGP4/HP2_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clock_generator clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m00_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m00_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m01_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m01_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /M_AXI_1_Inter/m02_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /M_AXI_1_Inter/m02_couplers/auto_ds/S_AXI(0) and /M_AXI_1_Inter/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP0_FPD(1) and /S_AXI_0_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP0_FPD(1) and /S_AXI_0_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP1_FPD(1) and /S_AXI_1_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP1_FPD(1) and /S_AXI_1_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP2_FPD(1) and /S_AXI_2_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP2_FPD(1) and /S_AXI_2_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP3_FPD(1) and /S_AXI_3_Inter/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /bridge_to_host/S_AXI_HP3_FPD(1) and /S_AXI_3_Inter/s00_couplers/auto_us/M_AXI(0)
[AIT] INFO: Using generic generate_wrapper procedure
INFO: [BD 41-1662] The design 'reverse_print_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2671] The dangling interface net <processingSystemUltra_M_AXI_HPM0_FPD> will not be written out to the BD file.
Wrote  : </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_3_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_3_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnInQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnOutQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_3_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_3_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnInQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnOutQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/sim/reverse_print_design.v
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/hdl/reverse_print_design_wrapper.v
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:20:58 2025...
[AIT] Block Design generated
[AIT] Step 'design' finished. 1 min, 4 secs elapsed
[AIT] INFO: Starting 'synthesis' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:21:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/tcl/scripts/synthesize_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_3_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_spawn_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_taskwait_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:foo_wrapper:1.0 - foo_ompss
Adding component instance block -- bsc:ompss:new_task_spawner_wrapper:1.0 - new_task_spawner
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_tid_demux:1.0 - axis_tid_demux
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Adding component instance block -- bsc:ompss:bar_wrapper:1.0 - bar_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Successfully read diagram <reverse_print_design> from block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>
INFO: [BD 41-1662] The design 'reverse_print_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_3_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_3_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnInQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnOutQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_0_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_0_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_1_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_1_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_2_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_2_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/S_AXI_3_Inter/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/S_AXI_3_Inter/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdInQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/cmdOutQueue/addrb'(32) to pin: '/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnInQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnInQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Hardware_Runtime/spawnOutQueue/addrb'(32) to pin: '/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bitInfo/addra'(32) to pin: '/bitInfo_BRAM_Ctrl/bram_addr_a'(12) - Only lower order bits will be connected.
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/sim/reverse_print_design.v
Verilog Output written to : /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/hdl/reverse_print_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block M_AXI_1_Inter/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_0_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_1_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_2_Inter/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block S_AXI_3_Inter/s00_couplers/auto_us .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] reverse_print_design_bridge_to_host_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bridge_to_host .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/proc_sys_reset_clk_app .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/managed_reset_AND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_reset/proc_sys_reset_clk_app_managed .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitInfo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bitInfo_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block managed_reset .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_2/reverse_print_design_xbar_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s_arb_req_suppress_concat .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_3/reverse_print_design_xbar_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_4/reverse_print_design_xbar_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/s_arb_req_suppress_concat .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_5/reverse_print_design_xbar_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/axis_cmdin_TID .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/axis_spawn_TID .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/axis_taskwait_TID .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/Picos_OmpSs_Manager .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdInQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/cmdOutQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/spawnInQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/spawnInQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/spawnOutQueue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Hardware_Runtime/spawnOutQueue_BRAM_Ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block foo_0/foo_ompss .
INFO: [BD 41-1029] Generation completed for the IP Integrator block foo_0/new_task_spawner .
INFO: [BD 41-1029] Generation completed for the IP Integrator block foo_0/axis_tid_demux .
INFO: [BD 41-1029] Generation completed for the IP Integrator block foo_0/TID_subset_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bar_0/bar_ompss .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bar_0/TID_subset_converter .
Exporting to file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/hw_handoff/reverse_print_design.hwh
Generated Hardware Definition File /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2149.637 ; gain = 0.000 ; free physical = 4494 ; free virtual = 19918
[AIT] INFO: Launching synthesis run with 4 jobs
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_Picos_OmpSs_Manager_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ss_slidr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ss_slidr_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ss_slidr_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ss_slidr_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_ss_slidr_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_axis_cmdin_TID_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_axis_spawn_TID_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_axis_taskwait_TID_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_bar_ompss_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_bitInfo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_bitInfo_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_bridge_to_host_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_clock_generator_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_cmdInQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_cmdInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_cmdOutQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_cmdOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_foo_ompss_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_m01_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_m02_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_m03_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_managed_reset_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_managed_reset_AND_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_new_task_spawner_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_proc_sys_reset_clk_app_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_proc_sys_reset_clk_app_managed_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_s00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_spawnInQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_spawnInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_spawnOutQueue_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_spawnOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP reverse_print_design_xbar_5
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_Picos_OmpSs_Manager_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_bar_ompss_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ss_slidr_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_us_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_cmdOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_managed_reset_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_s00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_spawnInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ds_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_bridge_to_host_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_cmdOutQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_m01_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_managed_reset_AND_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_spawnInQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_axis_spawn_TID_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_clock_generator_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_m00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_new_task_spawner_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_foo_ompss_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ss_slidr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_axis_cmdin_TID_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_bitInfo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ss_slidr_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_cmdInQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_m02_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_proc_sys_reset_clk_app_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_spawnOutQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ss_slidr_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_auto_ss_slidr_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_axis_taskwait_TID_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_bitInfo_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_cmdInQueue_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_m03_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_proc_sys_reset_clk_app_managed_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_spawnOutQueue_BRAM_Ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reverse_print_design_xbar_2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb 11 01:21:50 2025] Launched reverse_print_design_xbar_0_synth_1, reverse_print_design_auto_ds_0_synth_1, reverse_print_design_auto_pc_0_synth_1, reverse_print_design_auto_ds_1_synth_1, reverse_print_design_auto_pc_1_synth_1, reverse_print_design_auto_ds_2_synth_1, reverse_print_design_auto_pc_2_synth_1, reverse_print_design_auto_us_0_synth_1, reverse_print_design_auto_us_1_synth_1, reverse_print_design_auto_us_2_synth_1, reverse_print_design_auto_us_3_synth_1, reverse_print_design_bridge_to_host_0_synth_1, reverse_print_design_proc_sys_reset_clk_app_0_synth_1, reverse_print_design_managed_reset_AND_0_synth_1, reverse_print_design_proc_sys_reset_clk_app_managed_0_synth_1, reverse_print_design_clock_generator_0_synth_1, reverse_print_design_bitInfo_0_synth_1, reverse_print_design_bitInfo_BRAM_Ctrl_0_synth_1, reverse_print_design_managed_reset_0_synth_1, reverse_print_design_xbar_2_synth_1, reverse_print_design_auto_ss_slidr_0_synth_1, reverse_print_design_xbar_3_synth_1, reverse_print_design_auto_ss_slidr_1_synth_1, reverse_print_design_auto_ss_slidr_2_synth_1, reverse_print_design_xbar_4_synth_1, reverse_print_design_auto_ss_slidr_3_synth_1, reverse_print_design_xbar_5_synth_1, reverse_print_design_auto_ss_slidr_4_synth_1, reverse_print_design_xbar_1_synth_1, reverse_print_design_s00_regslice_0_synth_1, reverse_print_design_m00_regslice_0_synth_1, reverse_print_design_m01_regslice_0_synth_1, reverse_print_design_m02_regslice_0_synth_1, reverse_print_design_m03_regslice_0_synth_1, reverse_print_design_axis_cmdin_TID_0_synth_1, reverse_print_design_axis_spawn_TID_0_synth_1, reverse_print_design_axis_taskwait_TID_0_synth_1, reverse_print_design_Picos_OmpSs_Manager_0_synth_1, reverse_print_design_cmdInQueue_0_synth_1, reverse_print_design_cmdInQueue_BRAM_Ctrl_0_synth_1, reverse_print_design_cmdOutQueue_0_synth_1, reverse_print_design_cmdOutQueue_BRAM_Ctrl_0_synth_1, reverse_print_design_spawnInQueue_0_synth_1, reverse_print_design_spawnInQueue_BRAM_Ctrl_0_synth_1, reverse_print_design_spawnOutQueue_0_synth_1, reverse_print_design_spawnOutQueue_BRAM_Ctrl_0_synth_1, reverse_print_design_foo_ompss_0_synth_1, reverse_print_design_new_task_spawner_0_synth_1, reverse_print_design_axis_tid_demux_0_synth_1, reverse_print_design_TID_subset_converter_0_synth_1, reverse_print_design_bar_ompss_0_synth_1, reverse_print_design_TID_subset_converter_1_synth_1...
Run output will be captured here:
reverse_print_design_xbar_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_0_synth_1/runme.log
reverse_print_design_auto_ds_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ds_0_synth_1/runme.log
reverse_print_design_auto_pc_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_pc_0_synth_1/runme.log
reverse_print_design_auto_ds_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ds_1_synth_1/runme.log
reverse_print_design_auto_pc_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_pc_1_synth_1/runme.log
reverse_print_design_auto_ds_2_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ds_2_synth_1/runme.log
reverse_print_design_auto_pc_2_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_pc_2_synth_1/runme.log
reverse_print_design_auto_us_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_us_0_synth_1/runme.log
reverse_print_design_auto_us_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_us_1_synth_1/runme.log
reverse_print_design_auto_us_2_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_us_2_synth_1/runme.log
reverse_print_design_auto_us_3_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_us_3_synth_1/runme.log
reverse_print_design_bridge_to_host_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_bridge_to_host_0_synth_1/runme.log
reverse_print_design_proc_sys_reset_clk_app_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_proc_sys_reset_clk_app_0_synth_1/runme.log
reverse_print_design_managed_reset_AND_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_managed_reset_AND_0_synth_1/runme.log
reverse_print_design_proc_sys_reset_clk_app_managed_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_proc_sys_reset_clk_app_managed_0_synth_1/runme.log
reverse_print_design_clock_generator_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_clock_generator_0_synth_1/runme.log
reverse_print_design_bitInfo_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_bitInfo_0_synth_1/runme.log
reverse_print_design_bitInfo_BRAM_Ctrl_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_bitInfo_BRAM_Ctrl_0_synth_1/runme.log
reverse_print_design_managed_reset_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_managed_reset_0_synth_1/runme.log
reverse_print_design_xbar_2_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_2_synth_1/runme.log
reverse_print_design_auto_ss_slidr_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ss_slidr_0_synth_1/runme.log
reverse_print_design_xbar_3_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_3_synth_1/runme.log
reverse_print_design_auto_ss_slidr_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ss_slidr_1_synth_1/runme.log
reverse_print_design_auto_ss_slidr_2_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ss_slidr_2_synth_1/runme.log
reverse_print_design_xbar_4_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_4_synth_1/runme.log
reverse_print_design_auto_ss_slidr_3_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ss_slidr_3_synth_1/runme.log
reverse_print_design_xbar_5_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_5_synth_1/runme.log
reverse_print_design_auto_ss_slidr_4_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_auto_ss_slidr_4_synth_1/runme.log
reverse_print_design_xbar_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_xbar_1_synth_1/runme.log
reverse_print_design_s00_regslice_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_s00_regslice_0_synth_1/runme.log
reverse_print_design_m00_regslice_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_m00_regslice_0_synth_1/runme.log
reverse_print_design_m01_regslice_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_m01_regslice_0_synth_1/runme.log
reverse_print_design_m02_regslice_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_m02_regslice_0_synth_1/runme.log
reverse_print_design_m03_regslice_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_m03_regslice_0_synth_1/runme.log
reverse_print_design_axis_cmdin_TID_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_axis_cmdin_TID_0_synth_1/runme.log
reverse_print_design_axis_spawn_TID_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_axis_spawn_TID_0_synth_1/runme.log
reverse_print_design_axis_taskwait_TID_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_axis_taskwait_TID_0_synth_1/runme.log
reverse_print_design_Picos_OmpSs_Manager_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_Picos_OmpSs_Manager_0_synth_1/runme.log
reverse_print_design_cmdInQueue_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_cmdInQueue_0_synth_1/runme.log
reverse_print_design_cmdInQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_synth_1/runme.log
reverse_print_design_cmdOutQueue_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_cmdOutQueue_0_synth_1/runme.log
reverse_print_design_cmdOutQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0_synth_1/runme.log
reverse_print_design_spawnInQueue_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_spawnInQueue_0_synth_1/runme.log
reverse_print_design_spawnInQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_spawnInQueue_BRAM_Ctrl_0_synth_1/runme.log
reverse_print_design_spawnOutQueue_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_spawnOutQueue_0_synth_1/runme.log
reverse_print_design_spawnOutQueue_BRAM_Ctrl_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0_synth_1/runme.log
reverse_print_design_foo_ompss_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_foo_ompss_0_synth_1/runme.log
reverse_print_design_new_task_spawner_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_new_task_spawner_0_synth_1/runme.log
reverse_print_design_axis_tid_demux_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_axis_tid_demux_0_synth_1/runme.log
reverse_print_design_TID_subset_converter_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_TID_subset_converter_0_synth_1/runme.log
reverse_print_design_bar_ompss_0_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_bar_ompss_0_synth_1/runme.log
reverse_print_design_TID_subset_converter_1_synth_1: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/reverse_print_design_TID_subset_converter_1_synth_1/runme.log
[Tue Feb 11 01:21:50 2025] Launched synth_1...
Run output will be captured here: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/runme.log
[Tue Feb 11 01:21:50 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log reverse_print_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reverse_print_design_wrapper.tcl -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:32:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source reverse_print_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top reverse_print_design_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.559 ; gain = 302.691 ; free physical = 8183 ; free virtual = 18360
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_wrapper' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/imports/hdl/reverse_print_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4333]
INFO: [Synth 8-6157] synthesizing module 'Hardware_Runtime_imp_NIJ8AU' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_GP_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5364]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8FTT28' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2437]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_m00_regslice_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_m00_regslice_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8FTT28' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2437]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_9G0FVS' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3155]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_m01_regslice_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_m01_regslice_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_9G0FVS' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3155]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SHISFK' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3838]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_m02_regslice_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_m02_regslice_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SHISFK' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3838]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_P6XUGO' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4123]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_m03_regslice_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_m03_regslice_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_P6XUGO' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4123]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1B0686A' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9061]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_s00_regslice_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_s00_regslice_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1B0686A' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9061]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_GP_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5364]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_Picos_OmpSs_Manager_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_Picos_OmpSs_Manager_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_Picos_OmpSs_Manager_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_Picos_OmpSs_Manager_0_stub.v:6]
WARNING: [Synth 8-7071] port 'spawnin_queue_rst' of module 'reverse_print_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:463]
WARNING: [Synth 8-7071] port 'spawnout_queue_rst' of module 'reverse_print_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:463]
WARNING: [Synth 8-7071] port 'cmdin_queue_rst' of module 'reverse_print_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:463]
WARNING: [Synth 8-7071] port 'cmdout_queue_rst' of module 'reverse_print_design_Picos_OmpSs_Manager_0' is unconnected for instance 'Picos_OmpSs_Manager' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:463]
WARNING: [Synth 8-7023] instance 'Picos_OmpSs_Manager' of module 'reverse_print_design_Picos_OmpSs_Manager_0' has 59 connections declared, but only 55 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:463]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_axis_cmdin_TID_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_cmdin_TID_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_axis_cmdin_TID_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_cmdin_TID_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_axis_spawn_TID_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_spawn_TID_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_axis_spawn_TID_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_spawn_TID_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_axis_taskwait_TID_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_taskwait_TID_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_axis_taskwait_TID_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_taskwait_TID_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_cmdInQueue_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdInQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_cmdInQueue_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdInQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_cmdInQueue_BRAM_Ctrl_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_cmdInQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_cmdOutQueue_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdOutQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_cmdOutQueue_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdOutQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_cmdOutQueue_BRAM_Ctrl_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_cmdOutQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hwr_inStream_imp_NQEIFE' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1482]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_inS_common_Inter_lvl0_0_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8007]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1SH3IU8' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2312]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ss_slidr_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ss_slidr_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1SH3IU8' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2312]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QGKR6Q' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10177]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QGKR6Q' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10177]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_RJACOA' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10527]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_RJACOA' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10527]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_s_arb_req_suppress_concat_4' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s_arb_req_suppress_concat_4/synth/reverse_print_design_s_arb_req_suppress_concat_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_s_arb_req_suppress_concat_4' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s_arb_req_suppress_concat_4/synth/reverse_print_design_s_arb_req_suppress_concat_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_2_stub.v:6]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'reverse_print_design_xbar_2' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8174]
WARNING: [Synth 8-7023] instance 'xbar' of module 'reverse_print_design_xbar_2' has 16 connections declared, but only 15 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8174]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_inS_common_Inter_lvl0_0_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8007]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_inS_ext_Inter_lvl0_0_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8192]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_6BXS9B' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2382]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_6BXS9B' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2382]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_BUFUPZ' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3365]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ss_slidr_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ss_slidr_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_BUFUPZ' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3365]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_UJDXLR' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4048]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ss_slidr_2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ss_slidr_2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_UJDXLR' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4048]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_18WFVM5' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9006]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_18WFVM5' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9006]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_3' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_3' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_3_stub.v:6]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'reverse_print_design_xbar_3' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8397]
WARNING: [Synth 8-7023] instance 'xbar' of module 'reverse_print_design_xbar_3' has 15 connections declared, but only 14 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8397]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_inS_ext_Inter_lvl0_0_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8192]
INFO: [Synth 8-6155] done synthesizing module 'hwr_inStream_imp_NQEIFE' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1482]
INFO: [Synth 8-6157] synthesizing module 'hwr_outStream_imp_TV690D' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1665]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_outS_common_Inter_lvl0_0_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8414]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_F1FZLB' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2647]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_F1FZLB' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2647]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_2V6MEF' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3090]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ss_slidr_4' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ss_slidr_4' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_2V6MEF' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3090]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZUOMST' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10417]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZUOMST' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10417]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_5' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_5' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_5_stub.v:6]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'reverse_print_design_xbar_5' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8563]
WARNING: [Synth 8-7023] instance 'xbar' of module 'reverse_print_design_xbar_5' has 15 connections declared, but only 14 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8563]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_outS_common_Inter_lvl0_0_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8414]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_outS_ext_Inter_lvl0_0_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8580]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FFCIWT' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2242]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ss_slidr_3' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ss_slidr_3' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ss_slidr_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FFCIWT' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2242]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3ZD4QN' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9456]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3ZD4QN' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9456]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_DXQ3W7' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10472]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_DXQ3W7' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10472]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_WWQL9R' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10582]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_WWQL9R' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10582]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_s_arb_req_suppress_concat_5' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s_arb_req_suppress_concat_5/synth/reverse_print_design_s_arb_req_suppress_concat_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat__parameterized0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat__parameterized0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_s_arb_req_suppress_concat_5' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s_arb_req_suppress_concat_5/synth/reverse_print_design_s_arb_req_suppress_concat_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_4' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_4' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_4_stub.v:6]
WARNING: [Synth 8-7071] port 's_decode_err' of module 'reverse_print_design_xbar_4' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8803]
WARNING: [Synth 8-7023] instance 'xbar' of module 'reverse_print_design_xbar_4' has 16 connections declared, but only 15 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8803]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_outS_ext_Inter_lvl0_0_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8580]
INFO: [Synth 8-6155] done synthesizing module 'hwr_outStream_imp_TV690D' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1665]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_spawnInQueue_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnInQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_spawnInQueue_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnInQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_spawnInQueue_BRAM_Ctrl_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_spawnInQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnInQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_spawnOutQueue_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnOutQueue_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_spawnOutQueue_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnOutQueue_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_spawnOutQueue_BRAM_Ctrl_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_spawnOutQueue_BRAM_Ctrl_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Hardware_Runtime_imp_NIJ8AU' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_M_AXI_1_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:6148]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1F0824G' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1844]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ds_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ds_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_pc_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_pc_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1F0824G' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1844]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_12RH614' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2702]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ds_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ds_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_pc_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_pc_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'reverse_print_design_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3033]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'reverse_print_design_auto_pc_1' is unconnected for instance 'auto_pc' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3033]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'reverse_print_design_auto_pc_1' has 56 connections declared, but only 54 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3033]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_12RH614' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:2702]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LGIEOG' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3440]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_ds_2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_ds_2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_pc_2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_pc_2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LGIEOG' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:3440]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8CSW2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9511]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8CSW2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9511]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_xbar_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_xbar_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'reverse_print_design_xbar_0' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:6953]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'reverse_print_design_xbar_0' is unconnected for instance 'xbar' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:6953]
WARNING: [Synth 8-7023] instance 'xbar' of module 'reverse_print_design_xbar_0' has 78 connections declared, but only 76 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:6953]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_M_AXI_1_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:6148]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_S_AXI_0_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7032]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1C6ICXS' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9271]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_us_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_us_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'reverse_print_design_auto_us_0' is unconnected for instance 'auto_us' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9418]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'reverse_print_design_auto_us_0' has 36 connections declared, but only 35 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9418]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1C6ICXS' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9271]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_S_AXI_0_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7032]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_S_AXI_1_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7227]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SRAKN' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10232]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_us_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_us_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'reverse_print_design_auto_us_1' is unconnected for instance 'auto_us' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10379]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'reverse_print_design_auto_us_1' has 36 connections declared, but only 35 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10379]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SRAKN' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10232]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_S_AXI_1_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7227]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_S_AXI_2_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7422]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B77F0V' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9797]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_us_2' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_us_2' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'reverse_print_design_auto_us_2' is unconnected for instance 'auto_us' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10100]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'reverse_print_design_auto_us_2' is unconnected for instance 'auto_us' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10100]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'reverse_print_design_auto_us_2' has 76 connections declared, but only 74 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10100]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B77F0V' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:9797]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_S_AXI_2_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7422]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_S_AXI_3_Inter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7812]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11HGIVC' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8821]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_auto_us_3' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_auto_us_3' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_auto_us_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'reverse_print_design_auto_us_3' is unconnected for instance 'auto_us' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8968]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'reverse_print_design_auto_us_3' has 36 connections declared, but only 35 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8968]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11HGIVC' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:8821]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_S_AXI_3_Inter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:7812]
INFO: [Synth 8-6157] synthesizing module 'bar_0_imp_A1Q4I1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:792]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_TID_subset_converter_1' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_TID_subset_converter_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_TID_subset_converter_1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_TID_subset_converter_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_bar_ompss_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bar_ompss_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_bar_ompss_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bar_ompss_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TKEEP' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TSTRB' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TUSER' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWADDR' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWBURST' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWCACHE' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWLEN' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWLOCK' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWPROT' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWQOS' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWREGION' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWSIZE' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWVALID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_BREADY' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_WDATA' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_WID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_WLAST' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_WSTRB' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_WVALID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_dst_WID' of module 'reverse_print_design_bar_ompss_0' is unconnected for instance 'bar_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
WARNING: [Synth 8-7023] instance 'bar_ompss' of module 'reverse_print_design_bar_ompss_0' has 94 connections declared, but only 72 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1086]
INFO: [Synth 8-6155] done synthesizing module 'bar_0_imp_A1Q4I1' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:792]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_bitInfo_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bitInfo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_bitInfo_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bitInfo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_bitInfo_BRAM_Ctrl_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bitInfo_BRAM_Ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_bitInfo_BRAM_Ctrl_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bitInfo_BRAM_Ctrl_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'reverse_print_design_bitInfo_BRAM_Ctrl_0' is unconnected for instance 'bitInfo_BRAM_Ctrl' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5057]
WARNING: [Synth 8-7023] instance 'bitInfo_BRAM_Ctrl' of module 'reverse_print_design_bitInfo_BRAM_Ctrl_0' has 28 connections declared, but only 27 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5057]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_bridge_to_host_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bridge_to_host_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_bridge_to_host_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_bridge_to_host_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_awready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_wready' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_bresp' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_bvalid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'reverse_print_design_bridge_to_host_0' is unconnected for instance 'bridge_to_host' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
WARNING: [Synth 8-7023] instance 'bridge_to_host' of module 'reverse_print_design_bridge_to_host_0' has 242 connections declared, but only 194 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:5085]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_clock_generator_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_clock_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_clock_generator_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_clock_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'foo_0_imp_AX9NJL' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1161]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_TID_subset_converter_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_TID_subset_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_TID_subset_converter_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_TID_subset_converter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_axis_tid_demux_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_tid_demux_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_axis_tid_demux_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_axis_tid_demux_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_foo_ompss_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_foo_ompss_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_foo_ompss_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_foo_ompss_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TID' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TKEEP' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TSTRB' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'mcxx_outPort_TUSER' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWADDR' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWBURST' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWCACHE' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWID' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWLEN' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWLOCK' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWPROT' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
WARNING: [Synth 8-7071] port 'm_axi_mcxx_src_AWQOS' of module 'reverse_print_design_foo_ompss_0' is unconnected for instance 'foo_ompss' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'foo_ompss' of module 'reverse_print_design_foo_ompss_0' has 97 connections declared, but only 59 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1401]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_new_task_spawner_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_new_task_spawner_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_new_task_spawner_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_new_task_spawner_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'foo_0_imp_AX9NJL' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:1161]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_managed_reset_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_managed_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_managed_reset_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_managed_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_reset_imp_OU2N09' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10637]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_managed_reset_AND_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_managed_reset_AND_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_managed_reset_AND_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_managed_reset_AND_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reverse_print_design_proc_sys_reset_clk_app_0' [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_proc_sys_reset_clk_app_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_proc_sys_reset_clk_app_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_proc_sys_reset_clk_app_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_clk_app' of module 'reverse_print_design_proc_sys_reset_clk_app_0' has 10 connections declared, but only 6 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10669]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design_proc_sys_reset_clk_app_managed_0' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/.Xil/Vivado-15568-tls-Legion-5-15ACH6H/realtime/reverse_print_design_proc_sys_reset_clk_app_managed_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_clk_app_managed' of module 'reverse_print_design_proc_sys_reset_clk_app_managed_0' has 10 connections declared, but only 6 given [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10676]
INFO: [Synth 8-6155] done synthesizing module 'system_reset_imp_OU2N09' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:10637]
INFO: [Synth 8-6155] done synthesizing module 'reverse_print_design' (0#1) [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/synth/reverse_print_design.v:4333]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_11HGIVC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_11HGIVC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_11HGIVC is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module reverse_print_design_S_AXI_3_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module reverse_print_design_S_AXI_3_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_B77F0V is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_B77F0V is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_B77F0V is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s00_couplers_imp_B77F0V is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module reverse_print_design_S_AXI_2_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module reverse_print_design_S_AXI_2_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_SRAKN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_SRAKN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_SRAKN is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module reverse_print_design_S_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module reverse_print_design_S_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1C6ICXS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1C6ICXS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s00_couplers_imp_1C6ICXS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module reverse_print_design_S_AXI_0_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module reverse_print_design_S_AXI_0_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_8CSW2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_8CSW2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_8CSW2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_8CSW2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1LGIEOG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1LGIEOG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_12RH614 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_12RH614 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m00_couplers_imp_1F0824G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module reverse_print_design_M_AXI_1_Inter_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.527 ; gain = 404.660 ; free physical = 8057 ; free virtual = 18241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.527 ; gain = 404.660 ; free physical = 8053 ; free virtual = 18239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2888.527 ; gain = 404.660 ; free physical = 8053 ; free virtual = 18239
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2888.527 ; gain = 0.000 ; free physical = 8041 ; free virtual = 18228
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_0/reverse_print_design_xbar_0/reverse_print_design_xbar_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_0/reverse_print_design_xbar_0/reverse_print_design_xbar_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_1_in_context.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3/reverse_print_design_auto_us_0_in_context.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0_in_context.xdc] for cell 'reverse_print_design_i/bridge_to_host'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0_in_context.xdc] for cell 'reverse_print_design_i/bridge_to_host'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/managed_reset_AND'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/managed_reset_AND'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_0_in_context.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_in_context.xdc] for cell 'reverse_print_design_i/clock_generator'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_in_context.xdc] for cell 'reverse_print_design_i/clock_generator'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0_in_context.xdc] for cell 'reverse_print_design_i/bitInfo'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0_in_context.xdc] for cell 'reverse_print_design_i/bitInfo'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/bitInfo_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/bitInfo_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_in_context.xdc] for cell 'reverse_print_design_i/managed_reset'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_in_context.xdc] for cell 'reverse_print_design_i/managed_reset'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_2/reverse_print_design_xbar_2/reverse_print_design_xbar_2_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_2/reverse_print_design_xbar_2/reverse_print_design_xbar_2_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_3/reverse_print_design_xbar_3/reverse_print_design_xbar_3_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_3/reverse_print_design_xbar_3/reverse_print_design_xbar_3_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_4/reverse_print_design_xbar_4/reverse_print_design_xbar_4_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_4/reverse_print_design_xbar_4/reverse_print_design_xbar_4_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_5/reverse_print_design_xbar_5/reverse_print_design_xbar_5_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_5/reverse_print_design_xbar_5/reverse_print_design_xbar_5_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_1/reverse_print_design_xbar_1/reverse_print_design_xbar_1_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/xbar'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_1/reverse_print_design_xbar_1/reverse_print_design_xbar_1_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/xbar'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0/reverse_print_design_m00_regslice_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_cmdin_TID'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_cmdin_TID'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_spawn_TID'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_spawn_TID'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_taskwait_TID'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/axis_taskwait_TID'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_0/reverse_print_design_spawnInQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_0/reverse_print_design_spawnInQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_0/reverse_print_design_spawnOutQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_0/reverse_print_design_spawnOutQueue_0/reverse_print_design_cmdInQueue_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0_in_context.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/foo_ompss'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/foo_ompss'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/new_task_spawner'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/new_task_spawner'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/axis_tid_demux'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/axis_tid_demux'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/TID_subset_converter'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0_in_context.xdc] for cell 'reverse_print_design_i/foo_0/TID_subset_converter'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0_in_context.xdc] for cell 'reverse_print_design_i/bar_0/bar_ompss'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0_in_context.xdc] for cell 'reverse_print_design_i/bar_0/bar_ompss'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1_in_context.xdc] for cell 'reverse_print_design_i/bar_0/TID_subset_converter'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1_in_context.xdc] for cell 'reverse_print_design_i/bar_0/TID_subset_converter'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.160 ; gain = 0.000 ; free physical = 7952 ; free virtual = 18154
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.160 ; gain = 0.000 ; free physical = 7952 ; free virtual = 18154
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reverse_print_design_i/bitInfo' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reverse_print_design_i/Hardware_Runtime/cmdInQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reverse_print_design_i/Hardware_Runtime/spawnInQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2963.160 ; gain = 479.293 ; free physical = 7955 ; free virtual = 18163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2971.164 ; gain = 487.297 ; free physical = 7955 ; free virtual = 18163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/M_AXI_1_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_0_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_1_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_2_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/S_AXI_3_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/bridge_to_host. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/system_reset/proc_sys_reset_clk_app. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/system_reset/managed_reset_AND. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/clock_generator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/bitInfo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/bitInfo_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/managed_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/s_arb_req_suppress_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/s_arb_req_suppress_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/GP_Inter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/axis_cmdin_TID. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/axis_spawn_TID. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/axis_taskwait_TID. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/Picos_OmpSs_Manager. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/cmdInQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/cmdOutQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/spawnInQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/spawnInQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/spawnOutQueue. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/foo_0/foo_ompss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/foo_0/new_task_spawner. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/foo_0/axis_tid_demux. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/foo_0/TID_subset_converter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/bar_0/bar_ompss. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for reverse_print_design_i/bar_0/TID_subset_converter. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2971.164 ; gain = 487.297 ; free physical = 7955 ; free virtual = 18163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2971.164 ; gain = 487.297 ; free physical = 7956 ; free virtual = 18165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2971.164 ; gain = 487.297 ; free physical = 7954 ; free virtual = 18168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3430.289 ; gain = 946.422 ; free physical = 7654 ; free virtual = 17869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3430.289 ; gain = 946.422 ; free physical = 7654 ; free virtual = 17869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3444.734 ; gain = 960.867 ; free physical = 7661 ; free virtual = 17876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7669 ; free virtual = 17886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7669 ; free virtual = 17886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7666 ; free virtual = 17883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7666 ; free virtual = 17883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7666 ; free virtual = 17883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7666 ; free virtual = 17883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |reverse_print_design_xbar_0                           |         1|
|2     |reverse_print_design_auto_ds_0                        |         1|
|3     |reverse_print_design_auto_pc_0                        |         1|
|4     |reverse_print_design_auto_ds_1                        |         1|
|5     |reverse_print_design_auto_pc_1                        |         1|
|6     |reverse_print_design_auto_ds_2                        |         1|
|7     |reverse_print_design_auto_pc_2                        |         1|
|8     |reverse_print_design_auto_us_0                        |         1|
|9     |reverse_print_design_auto_us_1                        |         1|
|10    |reverse_print_design_auto_us_2                        |         1|
|11    |reverse_print_design_auto_us_3                        |         1|
|12    |reverse_print_design_bitInfo_0                        |         1|
|13    |reverse_print_design_bitInfo_BRAM_Ctrl_0              |         1|
|14    |reverse_print_design_bridge_to_host_0                 |         1|
|15    |reverse_print_design_clock_generator_0                |         1|
|16    |reverse_print_design_managed_reset_0                  |         1|
|17    |reverse_print_design_xbar_1                           |         1|
|18    |reverse_print_design_m00_regslice_0                   |         1|
|19    |reverse_print_design_m01_regslice_0                   |         1|
|20    |reverse_print_design_m02_regslice_0                   |         1|
|21    |reverse_print_design_m03_regslice_0                   |         1|
|22    |reverse_print_design_s00_regslice_0                   |         1|
|23    |reverse_print_design_Picos_OmpSs_Manager_0            |         1|
|24    |reverse_print_design_axis_cmdin_TID_0                 |         1|
|25    |reverse_print_design_axis_spawn_TID_0                 |         1|
|26    |reverse_print_design_axis_taskwait_TID_0              |         1|
|27    |reverse_print_design_cmdInQueue_0                     |         1|
|28    |reverse_print_design_cmdInQueue_BRAM_Ctrl_0           |         1|
|29    |reverse_print_design_cmdOutQueue_0                    |         1|
|30    |reverse_print_design_cmdOutQueue_BRAM_Ctrl_0          |         1|
|31    |reverse_print_design_spawnInQueue_0                   |         1|
|32    |reverse_print_design_spawnInQueue_BRAM_Ctrl_0         |         1|
|33    |reverse_print_design_spawnOutQueue_0                  |         1|
|34    |reverse_print_design_spawnOutQueue_BRAM_Ctrl_0        |         1|
|35    |reverse_print_design_xbar_2                           |         1|
|36    |reverse_print_design_auto_ss_slidr_0                  |         1|
|37    |reverse_print_design_xbar_3                           |         1|
|38    |reverse_print_design_auto_ss_slidr_1                  |         1|
|39    |reverse_print_design_auto_ss_slidr_2                  |         1|
|40    |reverse_print_design_xbar_5                           |         1|
|41    |reverse_print_design_auto_ss_slidr_4                  |         1|
|42    |reverse_print_design_xbar_4                           |         1|
|43    |reverse_print_design_auto_ss_slidr_3                  |         1|
|44    |reverse_print_design_TID_subset_converter_1           |         1|
|45    |reverse_print_design_bar_ompss_0                      |         1|
|46    |reverse_print_design_TID_subset_converter_0           |         1|
|47    |reverse_print_design_axis_tid_demux_0                 |         1|
|48    |reverse_print_design_foo_ompss_0                      |         1|
|49    |reverse_print_design_new_task_spawner_0               |         1|
|50    |reverse_print_design_managed_reset_AND_0              |         1|
|51    |reverse_print_design_proc_sys_reset_clk_app_0         |         1|
|52    |reverse_print_design_proc_sys_reset_clk_app_managed_0 |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------------+------+
|      |Cell                                                |Count |
+------+----------------------------------------------------+------+
|1     |reverse_print_design_Picos_OmpSs_Manager            |     1|
|2     |reverse_print_design_TID_subset_converter           |     2|
|4     |reverse_print_design_auto_ds                        |     3|
|7     |reverse_print_design_auto_pc                        |     3|
|10    |reverse_print_design_auto_ss_slidr                  |     5|
|15    |reverse_print_design_auto_us                        |     4|
|19    |reverse_print_design_axis_cmdin_TID                 |     1|
|20    |reverse_print_design_axis_spawn_TID                 |     1|
|21    |reverse_print_design_axis_taskwait_TID              |     1|
|22    |reverse_print_design_axis_tid_demux                 |     1|
|23    |reverse_print_design_bar_ompss                      |     1|
|24    |reverse_print_design_bitInfo                        |     1|
|25    |reverse_print_design_bitInfo_BRAM_Ctrl              |     1|
|26    |reverse_print_design_bridge_to_host                 |     1|
|27    |reverse_print_design_clock_generator                |     1|
|28    |reverse_print_design_cmdInQueue                     |     1|
|29    |reverse_print_design_cmdInQueue_BRAM_Ctrl           |     1|
|30    |reverse_print_design_cmdOutQueue                    |     1|
|31    |reverse_print_design_cmdOutQueue_BRAM_Ctrl          |     1|
|32    |reverse_print_design_foo_ompss                      |     1|
|33    |reverse_print_design_m00_regslice                   |     1|
|34    |reverse_print_design_m01_regslice                   |     1|
|35    |reverse_print_design_m02_regslice                   |     1|
|36    |reverse_print_design_m03_regslice                   |     1|
|37    |reverse_print_design_managed_reset                  |     1|
|38    |reverse_print_design_managed_reset_AND              |     1|
|39    |reverse_print_design_new_task_spawner               |     1|
|40    |reverse_print_design_proc_sys_reset_clk_app         |     1|
|41    |reverse_print_design_proc_sys_reset_clk_app_managed |     1|
|42    |reverse_print_design_s00_regslice                   |     1|
|43    |reverse_print_design_spawnInQueue                   |     1|
|44    |reverse_print_design_spawnInQueue_BRAM_Ctrl         |     1|
|45    |reverse_print_design_spawnOutQueue                  |     1|
|46    |reverse_print_design_spawnOutQueue_BRAM_Ctrl        |     1|
|47    |reverse_print_design_xbar                           |     6|
+------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7666 ; free virtual = 17883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3457.609 ; gain = 899.109 ; free physical = 7663 ; free virtual = 17879
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.609 ; gain = 973.742 ; free physical = 7663 ; free virtual = 17879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3457.609 ; gain = 0.000 ; free physical = 7867 ; free virtual = 18084
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3457.609 ; gain = 0.000 ; free physical = 7885 ; free virtual = 18102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13ca6ce1
INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3457.609 ; gain = 1948.395 ; free physical = 7885 ; free virtual = 18102
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2816.610; main = 2604.403; forked = 392.600
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4321.664; main = 3383.910; forked = 1024.652
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/synth_1/reverse_print_design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file reverse_print_design_wrapper_utilization_synth.rpt -pb reverse_print_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:33:18 2025...
[Tue Feb 11 01:33:29 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:31:48 ; elapsed = 00:11:39 . Memory (MB): peak = 2858.188 ; gain = 0.000 ; free physical = 10317 ; free virtual = 20522
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:33:29 2025...
[AIT] Hardware synthesized
[AIT] Step 'synthesis' finished. 12 mins, 31 secs elapsed
[AIT] INFO: Starting 'implementation' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:33:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/tcl/scripts/implement_design.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_3_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_spawn_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_taskwait_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:foo_wrapper:1.0 - foo_ompss
Adding component instance block -- bsc:ompss:new_task_spawner_wrapper:1.0 - new_task_spawner
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_tid_demux:1.0 - axis_tid_demux
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Adding component instance block -- bsc:ompss:bar_wrapper:1.0 - bar_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Successfully read diagram <reverse_print_design> from block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>
[AIT] INFO: Launching implementation run with 3 jobs
[Tue Feb 11 01:34:01 2025] Launched impl_1...
Run output will be captured here: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/runme.log
[Tue Feb 11 01:34:01 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log reverse_print_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reverse_print_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:34:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source reverse_print_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top reverse_print_design_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0.dcp' for cell 'reverse_print_design_i/bitInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/bitInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.dcp' for cell 'reverse_print_design_i/bridge_to_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.dcp' for cell 'reverse_print_design_i/clock_generator'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.dcp' for cell 'reverse_print_design_i/managed_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_cmdin_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_spawn_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_taskwait_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdOutQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_0/reverse_print_design_spawnInQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_spawnInQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_0/reverse_print_design_spawnOutQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_1/reverse_print_design_xbar_1.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_2/reverse_print_design_xbar_2.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_3/reverse_print_design_xbar_3.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_5/reverse_print_design_xbar_5.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_4/reverse_print_design_xbar_4.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_0/reverse_print_design_xbar_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_2.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0.dcp' for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1.dcp' for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2.dcp' for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3.dcp' for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1.dcp' for cell 'reverse_print_design_i/bar_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0.dcp' for cell 'reverse_print_design_i/bar_0/bar_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0.dcp' for cell 'reverse_print_design_i/foo_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0.dcp' for cell 'reverse_print_design_i/foo_0/axis_tid_demux'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0.dcp' for cell 'reverse_print_design_i/foo_0/foo_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0.dcp' for cell 'reverse_print_design_i/foo_0/new_task_spawner'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0.dcp' for cell 'reverse_print_design_i/system_reset/managed_reset_AND'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.dcp' for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.dcp' for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2509.613 ; gain = 0.000 ; free physical = 8952 ; free virtual = 19156
INFO: [Netlist 29-17] Analyzing 520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. reverse_print_design_i/clock_generator/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'reverse_print_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.xdc] for cell 'reverse_print_design_i/bridge_to_host/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.xdc] for cell 'reverse_print_design_i/bridge_to_host/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_board.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_board.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_board.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_board.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:24]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_late.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_late.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice/inst'
INFO: [Project 1-1714] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 183 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8457 ; free virtual = 18571
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 23 instances

69 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 4144.754 ; gain = 2624.602 ; free physical = 8457 ; free virtual = 18571
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8467 ; free virtual = 18582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f6bfcb04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8485 ; free virtual = 18600

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f6bfcb04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f6bfcb04

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435
Phase 1 Initialization | Checksum: f6bfcb04

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425
Phase 2 Timer Update And Timing Data Collection | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 48 pins
INFO: [Opt 31-138] Pushed 54 inverter(s) to 4513 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 177d06805

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8344 ; free virtual = 18456
Retarget | Checksum: 177d06805
INFO: [Opt 31-389] Phase Retarget created 83 cells and removed 434 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 13 inverter(s) to 36 load pin(s).
Phase 4 Constant propagation | Checksum: 253944596

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8371 ; free virtual = 18485
Constant propagation | Checksum: 253944596
INFO: [Opt 31-389] Phase Constant propagation created 673 cells and removed 2270 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24053beab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8385 ; free virtual = 18499
Sweep | Checksum: 24053beab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2781 cells
INFO: [Opt 31-1021] In phase Sweep, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 24053beab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
BUFG optimization | Checksum: 24053beab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24053beab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8407 ; free virtual = 18522
Shift Register Optimization | Checksum: 24053beab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a0272913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Post Processing Netlist | Checksum: 1a0272913
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Phase 9 Finalization | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              83  |             434  |                                             81  |
|  Constant propagation         |             673  |            2270  |                                             81  |
|  Sweep                        |               0  |            2781  |                                            289  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 24 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 15c60d2aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8192 ; free virtual = 18310
Ending Power Optimization Task | Checksum: 15c60d2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4413.812 ; gain = 269.059 ; free physical = 8192 ; free virtual = 18310

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19b321a71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
Ending Final Cleanup Task | Checksum: 19b321a71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
Ending Netlist Obfuscation Task | Checksum: 19b321a71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4413.812 ; gain = 269.059 ; free physical = 8246 ; free virtual = 18367
INFO: [Vivado 12-24828] Executing command : report_drc -file reverse_print_design_wrapper_drc_opted.rpt -pb reverse_print_design_wrapper_drc_opted.pb -rpx reverse_print_design_wrapper_drc_opted.rpx
Command: report_drc -file reverse_print_design_wrapper_drc_opted.rpt -pb reverse_print_design_wrapper_drc_opted.pb -rpx reverse_print_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8222 ; free virtual = 18346
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8163 ; free virtual = 18293
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e162d122

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8163 ; free virtual = 18293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8162 ; free virtual = 18293

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169675558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4760.898 ; gain = 347.086 ; free physical = 7666 ; free virtual = 17934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7639 ; free virtual = 17913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7639 ; free virtual = 17913
Phase 1 Placer Initialization | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7641 ; free virtual = 17915

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 23d1d724e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7680 ; free virtual = 17954

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ff5feaba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7664 ; free virtual = 17941

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2194c1649

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7664 ; free virtual = 17941

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2194c1649

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5106.898 ; gain = 693.086 ; free physical = 6765 ; free virtual = 17469

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2a6e15ed3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5106.898 ; gain = 693.086 ; free physical = 6764 ; free virtual = 17469

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470
Phase 2.1.1 Partition Driven Placement | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470
Phase 2.1 Floorplanning | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6761 ; free virtual = 17465

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6756 ; free virtual = 17460

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6775 ; free virtual = 17480

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cc2dae35

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6717 ; free virtual = 17423

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 770 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 285 nets or LUTs. Breaked 0 LUT, combined 285 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6722 ; free virtual = 17430
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6722 ; free virtual = 17426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            285  |                   285  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            285  |                   287  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d791618f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 2.4 Global Placement Core | Checksum: 26db9c1dc

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6687 ; free virtual = 17392
Phase 2 Global Placement | Checksum: 26db9c1dc

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6687 ; free virtual = 17392

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25e2019ca

Time (s): cpu = 00:02:03 ; elapsed = 00:00:49 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6719 ; free virtual = 17427

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2511f2a3c

Time (s): cpu = 00:02:04 ; elapsed = 00:00:50 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6700 ; free virtual = 17408

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2927afc36

Time (s): cpu = 00:02:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6701 ; free virtual = 17408

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 242c5a3e4

Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 3.3.2 Slice Area Swap | Checksum: 242c5a3e4

Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 3.3 Small Shape DP | Checksum: 1843eaa57

Time (s): cpu = 00:02:20 ; elapsed = 00:00:56 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17405

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18b29f3d2

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17405

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 20ce8825d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:57 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17404
Phase 3 Detail Placement | Checksum: 20ce8825d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:57 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6693 ; free virtual = 17401

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c1f7d94d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.996 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a1ecb0c9

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6673 ; free virtual = 17380
INFO: [Place 46-35] Processed net reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/peripheral_aresetn[0], inserted BUFG to drive 2040 loads.
INFO: [Place 46-45] Replicated bufg driver reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0/peripheral_aresetn[0], inserted BUFG to drive 1138 loads.
INFO: [Place 46-45] Replicated bufg driver reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bcc77a5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6659 ; free virtual = 17368
Phase 4.1.1.1 BUFG Insertion | Checksum: 1714e9b67

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17373

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.996. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eae76886

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17373

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17374
Phase 4.1 Post Commit Optimization | Checksum: 1eae76886

Time (s): cpu = 00:02:48 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17374
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6603 ; free virtual = 17310

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f86d0a09

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17310

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       East|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f86d0a09

Time (s): cpu = 00:03:02 ; elapsed = 00:01:12 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17310
Phase 4.3 Placer Reporting | Checksum: 1f86d0a09

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6603 ; free virtual = 17309

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15fd89999

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
Ending Placer Task | Checksum: b0a0da4c

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
145 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:15 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file reverse_print_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.4 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6569 ; free virtual = 17276
INFO: [Vivado 12-24828] Executing command : report_io -file reverse_print_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6575 ; free virtual = 17282
INFO: [Vivado 12-24828] Executing command : report_utilization -file reverse_print_design_wrapper_utilization_placed.rpt -pb reverse_print_design_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17306
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6568 ; free virtual = 17305
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6567 ; free virtual = 17304
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17299
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17302
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17302
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6586 ; free virtual = 17306
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.989 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6585 ; free virtual = 17311
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6577 ; free virtual = 17324
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6577 ; free virtual = 17324
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6576 ; free virtual = 17324
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6567 ; free virtual = 17317
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17315
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17315
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 230c37ff ConstDB: 0 ShapeSum: 771f622 RouteDB: 8622ac2b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6550 ; free virtual = 17283
Post Restoration Checksum: NetGraph: baa3031a | NumContArr: 5f796df4 | Constraints: 73bdc241 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6565 ; free virtual = 17303

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6564 ; free virtual = 17303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6564 ; free virtual = 17303

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1bf8d1a3a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6565 ; free virtual = 17305

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ec3c093

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.061  | TNS=0.000  | WHS=-0.064 | THS=-12.698|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22371
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17721
  Number of Partially Routed Nets     = 4650
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13d85ec56

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17328

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13d85ec56

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17328

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b7a49bb1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6599 ; free virtual = 17339
Phase 4 Initial Routing | Checksum: 248f6a24c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6599 ; free virtual = 17339

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4344
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=-0.010 | THS=-0.023 |

Phase 5.1 Global Iteration 0 | Checksum: 250f242bb

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17283

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: c90781e2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17281
Phase 5 Rip-up And Reroute | Checksum: c90781e2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17281

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295
Phase 6 Delay and Skew Optimization | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 142c069f9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291
Phase 7 Post Hold Fix | Checksum: 142c069f9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32702 %
  Global Horizontal Routing Utilization  = 1.13908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 142c069f9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 142c069f9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283
Total Elapsed time in route_design: 37.5 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: fefa76e4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fefa76e4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6558 ; free virtual = 17300

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 5309.926 ; gain = 8.004 ; free physical = 6558 ; free virtual = 17300
INFO: [Vivado 12-24828] Executing command : report_drc -file reverse_print_design_wrapper_drc_routed.rpt -pb reverse_print_design_wrapper_drc_routed.pb -rpx reverse_print_design_wrapper_drc_routed.rpx
Command: report_drc -file reverse_print_design_wrapper_drc_routed.rpt -pb reverse_print_design_wrapper_drc_routed.pb -rpx reverse_print_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file reverse_print_design_wrapper_methodology_drc_routed.rpt -pb reverse_print_design_wrapper_methodology_drc_routed.pb -rpx reverse_print_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file reverse_print_design_wrapper_methodology_drc_routed.rpt -pb reverse_print_design_wrapper_methodology_drc_routed.pb -rpx reverse_print_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file reverse_print_design_wrapper_timing_summary_routed.rpt -pb reverse_print_design_wrapper_timing_summary_routed.pb -rpx reverse_print_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file reverse_print_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file reverse_print_design_wrapper_bus_skew_routed.rpt -pb reverse_print_design_wrapper_bus_skew_routed.pb -rpx reverse_print_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file reverse_print_design_wrapper_route_status.rpt -pb reverse_print_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file reverse_print_design_wrapper_power_routed.rpt -pb reverse_print_design_wrapper_power_summary_routed.pb -rpx reverse_print_design_wrapper_power_routed.rpx
Command: report_power -file reverse_print_design_wrapper_power_routed.rpt -pb reverse_print_design_wrapper_power_summary_routed.pb -rpx reverse_print_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
195 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6540 ; free virtual = 17301
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file reverse_print_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 5365.953 ; gain = 56.027 ; free physical = 6534 ; free virtual = 17291
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17305
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6512 ; free virtual = 17298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6512 ; free virtual = 17298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6519 ; free virtual = 17311
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6517 ; free virtual = 17311
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6514 ; free virtual = 17310
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6515 ; free virtual = 17312
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:37:24 2025...
[Tue Feb 11 01:37:35 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2555.547 ; gain = 0.000 ; free physical = 10621 ; free virtual = 21391
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:37:35 2025...
[AIT] Hardware implemented
[AIT] Step 'implementation' finished. 4 mins, 6 secs elapsed
[AIT] INFO: Starting 'bitstream' step

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:37:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/tcl/scripts/generate_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Reading block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - M_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_0_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_1_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_2_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - S_AXI_3_Inter
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - bridge_to_host
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - managed_reset_AND
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_app_managed
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clock_generator
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bitInfo
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - bitInfo_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - managed_reset
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - inS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_ext_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axis_interconnect:2.1 - outS_common_Inter_lvl0_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - GP_Inter
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_cmdin_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_spawn_TID
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_taskwait_TID
Adding component instance block -- bsc:ompss:picos_ompss_manager:7.3 - Picos_OmpSs_Manager
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - cmdOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - cmdOutQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnInQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnInQueue_BRAM_Ctrl
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - spawnOutQueue
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - spawnOutQueue_BRAM_Ctrl
Adding component instance block -- bsc:ompss:foo_wrapper:1.0 - foo_ompss
Adding component instance block -- bsc:ompss:new_task_spawner_wrapper:1.0 - new_task_spawner
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_tid_demux:1.0 - axis_tid_demux
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Adding component instance block -- bsc:ompss:bar_wrapper:1.0 - bar_ompss
Adding component instance block -- xilinx.com:module_ref:bsc_axiu_axis_subset_converter:1.0 - TID_subset_converter
Excluding slave segment /bridge_to_host/SAXIGP2/HP0_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP3/HP1_DDR_HIGH from address space /foo_0/foo_ompss/Data_m_axi_mcxx_src.
Excluding slave segment /bridge_to_host/SAXIGP4/HP2_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_dst.
Excluding slave segment /bridge_to_host/SAXIGP5/HP3_DDR_HIGH from address space /bar_0/bar_ompss/Data_m_axi_mcxx_src.
Successfully read diagram <reverse_print_design> from block design file </home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd>
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
[AIT] INFO: Launching bitstream run with 4 jobs
INFO: [Vivado 12-1476] Run Step 'write_bitstream' appears to be already reset.
[Tue Feb 11 01:38:07 2025] Launched impl_1...
Run output will be captured here: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/runme.log
[Tue Feb 11 01:38:07 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log reverse_print_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reverse_print_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:34:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source reverse_print_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top reverse_print_design_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_0/reverse_print_design_bitInfo_0.dcp' for cell 'reverse_print_design_i/bitInfo'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bitInfo_BRAM_Ctrl_0/reverse_print_design_bitInfo_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/bitInfo_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.dcp' for cell 'reverse_print_design_i/bridge_to_host'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.dcp' for cell 'reverse_print_design_i/clock_generator'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.dcp' for cell 'reverse_print_design_i/managed_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_Picos_OmpSs_Manager_0/reverse_print_design_Picos_OmpSs_Manager_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/Picos_OmpSs_Manager'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_cmdin_TID_0/reverse_print_design_axis_cmdin_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_cmdin_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_spawn_TID_0/reverse_print_design_axis_spawn_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_spawn_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_taskwait_TID_0/reverse_print_design_axis_taskwait_TID_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/axis_taskwait_TID'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_0/reverse_print_design_cmdInQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdInQueue_BRAM_Ctrl_0/reverse_print_design_cmdInQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_0/reverse_print_design_cmdOutQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0/reverse_print_design_cmdOutQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/cmdOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_0/reverse_print_design_spawnInQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnInQueue_BRAM_Ctrl_0/reverse_print_design_spawnInQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnInQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_0/reverse_print_design_spawnOutQueue_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0/reverse_print_design_spawnOutQueue_BRAM_Ctrl_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/spawnOutQueue_BRAM_Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_1/reverse_print_design_xbar_1.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_2/reverse_print_design_xbar_2.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_0/reverse_print_design_auto_ss_slidr_0.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_common_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_3/reverse_print_design_xbar_3.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_1/reverse_print_design_auto_ss_slidr_1.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_2/reverse_print_design_auto_ss_slidr_2.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_inStream/inS_ext_Inter_lvl0_0/m02_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_5/reverse_print_design_xbar_5.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_4/reverse_print_design_auto_ss_slidr_4.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_common_Inter_lvl0_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_4/reverse_print_design_xbar_4.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ss_slidr_3/reverse_print_design_auto_ss_slidr_3.dcp' for cell 'reverse_print_design_i/Hardware_Runtime/hwr_outStream/outS_ext_Inter_lvl0_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_xbar_0/reverse_print_design_xbar_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_0/reverse_print_design_auto_pc_0.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_1/reverse_print_design_auto_pc_1.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_pc_2/reverse_print_design_auto_pc_2.dcp' for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0.dcp' for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1.dcp' for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2.dcp' for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3.dcp' for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_1/reverse_print_design_TID_subset_converter_1.dcp' for cell 'reverse_print_design_i/bar_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bar_ompss_0/reverse_print_design_bar_ompss_0.dcp' for cell 'reverse_print_design_i/bar_0/bar_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_TID_subset_converter_0/reverse_print_design_TID_subset_converter_0.dcp' for cell 'reverse_print_design_i/foo_0/TID_subset_converter'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_axis_tid_demux_0/reverse_print_design_axis_tid_demux_0.dcp' for cell 'reverse_print_design_i/foo_0/axis_tid_demux'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_foo_ompss_0/reverse_print_design_foo_ompss_0.dcp' for cell 'reverse_print_design_i/foo_0/foo_ompss'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_new_task_spawner_0/reverse_print_design_new_task_spawner_0.dcp' for cell 'reverse_print_design_i/foo_0/new_task_spawner'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_AND_0/reverse_print_design_managed_reset_AND_0.dcp' for cell 'reverse_print_design_i/system_reset/managed_reset_AND'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.dcp' for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app'
INFO: [Project 1-454] Reading design checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.dcp' for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2509.613 ; gain = 0.000 ; free physical = 8952 ; free virtual = 19156
INFO: [Netlist 29-17] Analyzing 520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. reverse_print_design_i/clock_generator/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'reverse_print_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.xdc] for cell 'reverse_print_design_i/bridge_to_host/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_bridge_to_host_0/reverse_print_design_bridge_to_host_0.xdc] for cell 'reverse_print_design_i/bridge_to_host/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_0/reverse_print_design_proc_sys_reset_clk_app_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0_board.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_proc_sys_reset_clk_app_managed_0/reverse_print_design_proc_sys_reset_clk_app_managed_0.xdc] for cell 'reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_board.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_board.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_board.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0_board.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_managed_reset_0/reverse_print_design_managed_reset_0.xdc] for cell 'reverse_print_design_i/managed_reset/U0'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/board/zcu102/constraints/basic_constraints.xdc]
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_0/reverse_print_design_auto_ds_0_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_1/reverse_print_design_auto_ds_1_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_ds_2/reverse_print_design_auto_ds_2_clocks.xdc] for cell 'reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_0/reverse_print_design_auto_us_0_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_0_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_1/reverse_print_design_auto_us_1_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_1_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_2/reverse_print_design_auto_us_2_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_2_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:24]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc:27]
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_auto_us_3/reverse_print_design_auto_us_3_clocks.xdc] for cell 'reverse_print_design_i/S_AXI_3_Inter/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_late.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_clock_generator_0/reverse_print_design_clock_generator_0_late.xdc] for cell 'reverse_print_design_i/clock_generator/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_s00_regslice_0/reverse_print_design_s00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m00_regslice_0/reverse_print_design_m00_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m01_regslice_0/reverse_print_design_m01_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m02_regslice_0/reverse_print_design_m02_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.gen/sources_1/bd/reverse_print_design/ip/reverse_print_design_m03_regslice_0/reverse_print_design_m03_regslice_0_clocks.xdc] for cell 'reverse_print_design_i/Hardware_Runtime/GP_Inter/m03_couplers/m03_regslice/inst'
INFO: [Project 1-1714] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 183 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8457 ; free virtual = 18571
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 23 instances

69 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 4144.754 ; gain = 2624.602 ; free physical = 8457 ; free virtual = 18571
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8467 ; free virtual = 18582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f6bfcb04

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8485 ; free virtual = 18600

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f6bfcb04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f6bfcb04

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435
Phase 1 Initialization | Checksum: f6bfcb04

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8322 ; free virtual = 18435

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425
Phase 2 Timer Update And Timing Data Collection | Checksum: f6bfcb04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8313 ; free virtual = 18425

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 48 pins
INFO: [Opt 31-138] Pushed 54 inverter(s) to 4513 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 177d06805

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8344 ; free virtual = 18456
Retarget | Checksum: 177d06805
INFO: [Opt 31-389] Phase Retarget created 83 cells and removed 434 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 13 inverter(s) to 36 load pin(s).
Phase 4 Constant propagation | Checksum: 253944596

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8371 ; free virtual = 18485
Constant propagation | Checksum: 253944596
INFO: [Opt 31-389] Phase Constant propagation created 673 cells and removed 2270 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24053beab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8385 ; free virtual = 18499
Sweep | Checksum: 24053beab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2781 cells
INFO: [Opt 31-1021] In phase Sweep, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 24053beab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
BUFG optimization | Checksum: 24053beab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24053beab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8407 ; free virtual = 18522
Shift Register Optimization | Checksum: 24053beab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a0272913

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Post Processing Netlist | Checksum: 1a0272913
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Phase 9 Finalization | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              83  |             434  |                                             81  |
|  Constant propagation         |             673  |            2270  |                                             81  |
|  Sweep                        |               0  |            2781  |                                            289  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19cc4900a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4144.754 ; gain = 0.000 ; free physical = 8406 ; free virtual = 18520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 24 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 15c60d2aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8192 ; free virtual = 18310
Ending Power Optimization Task | Checksum: 15c60d2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4413.812 ; gain = 269.059 ; free physical = 8192 ; free virtual = 18310

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19b321a71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
Ending Final Cleanup Task | Checksum: 19b321a71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
Ending Netlist Obfuscation Task | Checksum: 19b321a71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8246 ; free virtual = 18367
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4413.812 ; gain = 269.059 ; free physical = 8246 ; free virtual = 18367
INFO: [Vivado 12-24828] Executing command : report_drc -file reverse_print_design_wrapper_drc_opted.rpt -pb reverse_print_design_wrapper_drc_opted.pb -rpx reverse_print_design_wrapper_drc_opted.rpx
Command: report_drc -file reverse_print_design_wrapper_drc_opted.rpt -pb reverse_print_design_wrapper_drc_opted.pb -rpx reverse_print_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8222 ; free virtual = 18346
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8163 ; free virtual = 18293
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e162d122

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8163 ; free virtual = 18293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.812 ; gain = 0.000 ; free physical = 8162 ; free virtual = 18293

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169675558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4760.898 ; gain = 347.086 ; free physical = 7666 ; free virtual = 17934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7639 ; free virtual = 17913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7639 ; free virtual = 17913
Phase 1 Placer Initialization | Checksum: 1f5d5a915

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7641 ; free virtual = 17915

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 23d1d724e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7680 ; free virtual = 17954

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ff5feaba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7664 ; free virtual = 17941

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2194c1649

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4792.914 ; gain = 379.102 ; free physical = 7664 ; free virtual = 17941

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2194c1649

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5106.898 ; gain = 693.086 ; free physical = 6765 ; free virtual = 17469

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2a6e15ed3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5106.898 ; gain = 693.086 ; free physical = 6764 ; free virtual = 17469

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470
Phase 2.1.1 Partition Driven Placement | Checksum: 2746e1fd1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6765 ; free virtual = 17470
Phase 2.1 Floorplanning | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6761 ; free virtual = 17465

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6756 ; free virtual = 17460

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d89c31cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 5138.914 ; gain = 725.102 ; free physical = 6775 ; free virtual = 17480

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cc2dae35

Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6717 ; free virtual = 17423

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 770 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 285 nets or LUTs. Breaked 0 LUT, combined 285 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6722 ; free virtual = 17430
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6722 ; free virtual = 17426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            285  |                   285  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            285  |                   287  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d791618f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 2.4 Global Placement Core | Checksum: 26db9c1dc

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6687 ; free virtual = 17392
Phase 2 Global Placement | Checksum: 26db9c1dc

Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6687 ; free virtual = 17392

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25e2019ca

Time (s): cpu = 00:02:03 ; elapsed = 00:00:49 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6719 ; free virtual = 17427

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2511f2a3c

Time (s): cpu = 00:02:04 ; elapsed = 00:00:50 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6700 ; free virtual = 17408

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2927afc36

Time (s): cpu = 00:02:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6701 ; free virtual = 17408

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 242c5a3e4

Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 3.3.2 Slice Area Swap | Checksum: 242c5a3e4

Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6705 ; free virtual = 17412
Phase 3.3 Small Shape DP | Checksum: 1843eaa57

Time (s): cpu = 00:02:20 ; elapsed = 00:00:56 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17405

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18b29f3d2

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17405

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 20ce8825d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:57 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6699 ; free virtual = 17404
Phase 3 Detail Placement | Checksum: 20ce8825d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:57 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6693 ; free virtual = 17401

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c1f7d94d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.996 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a1ecb0c9

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6673 ; free virtual = 17380
INFO: [Place 46-35] Processed net reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/peripheral_aresetn[0], inserted BUFG to drive 2040 loads.
INFO: [Place 46-45] Replicated bufg driver reverse_print_design_i/system_reset/proc_sys_reset_clk_app_managed/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0/peripheral_aresetn[0], inserted BUFG to drive 1138 loads.
INFO: [Place 46-45] Replicated bufg driver reverse_print_design_i/system_reset/proc_sys_reset_clk_app/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bcc77a5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5251.926 ; gain = 0.000 ; free physical = 6659 ; free virtual = 17368
Phase 4.1.1.1 BUFG Insertion | Checksum: 1714e9b67

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17373

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.996. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eae76886

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17373

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17374
Phase 4.1 Post Commit Optimization | Checksum: 1eae76886

Time (s): cpu = 00:02:48 ; elapsed = 00:01:06 . Memory (MB): peak = 5251.926 ; gain = 838.113 ; free physical = 6664 ; free virtual = 17374
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6603 ; free virtual = 17310

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f86d0a09

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17310

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       East|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f86d0a09

Time (s): cpu = 00:03:02 ; elapsed = 00:01:12 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17310
Phase 4.3 Placer Reporting | Checksum: 1f86d0a09

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6603 ; free virtual = 17309

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15fd89999

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
Ending Placer Task | Checksum: b0a0da4c

Time (s): cpu = 00:03:02 ; elapsed = 00:01:13 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
145 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:15 . Memory (MB): peak = 5277.910 ; gain = 864.098 ; free physical = 6603 ; free virtual = 17309
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file reverse_print_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.4 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6569 ; free virtual = 17276
INFO: [Vivado 12-24828] Executing command : report_io -file reverse_print_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6575 ; free virtual = 17282
INFO: [Vivado 12-24828] Executing command : report_utilization -file reverse_print_design_wrapper_utilization_placed.rpt -pb reverse_print_design_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17306
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6568 ; free virtual = 17305
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6567 ; free virtual = 17304
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17299
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17302
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 5277.910 ; gain = 0.000 ; free physical = 6560 ; free virtual = 17302
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6586 ; free virtual = 17306
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.989 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6585 ; free virtual = 17311
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6577 ; free virtual = 17324
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6577 ; free virtual = 17324
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6576 ; free virtual = 17324
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6567 ; free virtual = 17317
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17315
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 5301.922 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17315
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 230c37ff ConstDB: 0 ShapeSum: 771f622 RouteDB: 8622ac2b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6550 ; free virtual = 17283
Post Restoration Checksum: NetGraph: baa3031a | NumContArr: 5f796df4 | Constraints: 73bdc241 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6565 ; free virtual = 17303

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6564 ; free virtual = 17303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 250832dec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6564 ; free virtual = 17303

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1bf8d1a3a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6565 ; free virtual = 17305

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ec3c093

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6562 ; free virtual = 17300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.061  | TNS=0.000  | WHS=-0.064 | THS=-12.698|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22371
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17721
  Number of Partially Routed Nets     = 4650
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13d85ec56

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17328

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 13d85ec56

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6590 ; free virtual = 17328

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b7a49bb1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6599 ; free virtual = 17339
Phase 4 Initial Routing | Checksum: 248f6a24c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6599 ; free virtual = 17339

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4344
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=-0.010 | THS=-0.023 |

Phase 5.1 Global Iteration 0 | Checksum: 250f242bb

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17283

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: c90781e2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17281
Phase 5 Rip-up And Reroute | Checksum: c90781e2

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17281

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295
Phase 6 Delay and Skew Optimization | Checksum: 178d3ec8c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6556 ; free virtual = 17295

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 142c069f9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291
Phase 7 Post Hold Fix | Checksum: 142c069f9

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32702 %
  Global Horizontal Routing Utilization  = 1.13908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 142c069f9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 142c069f9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6551 ; free virtual = 17291

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.493  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 142c069f9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283
Total Elapsed time in route_design: 37.5 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: fefa76e4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6541 ; free virtual = 17283
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fefa76e4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 5309.926 ; gain = 0.000 ; free physical = 6558 ; free virtual = 17300

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 5309.926 ; gain = 8.004 ; free physical = 6558 ; free virtual = 17300
INFO: [Vivado 12-24828] Executing command : report_drc -file reverse_print_design_wrapper_drc_routed.rpt -pb reverse_print_design_wrapper_drc_routed.pb -rpx reverse_print_design_wrapper_drc_routed.rpx
Command: report_drc -file reverse_print_design_wrapper_drc_routed.rpt -pb reverse_print_design_wrapper_drc_routed.pb -rpx reverse_print_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file reverse_print_design_wrapper_methodology_drc_routed.rpt -pb reverse_print_design_wrapper_methodology_drc_routed.pb -rpx reverse_print_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file reverse_print_design_wrapper_methodology_drc_routed.rpt -pb reverse_print_design_wrapper_methodology_drc_routed.pb -rpx reverse_print_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file reverse_print_design_wrapper_timing_summary_routed.rpt -pb reverse_print_design_wrapper_timing_summary_routed.pb -rpx reverse_print_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file reverse_print_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file reverse_print_design_wrapper_bus_skew_routed.rpt -pb reverse_print_design_wrapper_bus_skew_routed.pb -rpx reverse_print_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file reverse_print_design_wrapper_route_status.rpt -pb reverse_print_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file reverse_print_design_wrapper_power_routed.rpt -pb reverse_print_design_wrapper_power_summary_routed.pb -rpx reverse_print_design_wrapper_power_routed.rpx
Command: report_power -file reverse_print_design_wrapper_power_routed.rpt -pb reverse_print_design_wrapper_power_summary_routed.pb -rpx reverse_print_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
195 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6540 ; free virtual = 17301
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file reverse_print_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 5365.953 ; gain = 56.027 ; free physical = 6534 ; free virtual = 17291
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6542 ; free virtual = 17305
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6512 ; free virtual = 17298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6512 ; free virtual = 17298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6519 ; free virtual = 17311
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6517 ; free virtual = 17311
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6514 ; free virtual = 17310
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5365.953 ; gain = 0.000 ; free physical = 6515 ; free virtual = 17312
INFO: [Common 17-1381] The checkpoint '/home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.runs/impl_1/reverse_print_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:37:24 2025...

*** Running vivado
    with args -log reverse_print_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reverse_print_design_wrapper.tcl -notrace -init


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 11 01:38:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado.tcl -notrace
0 Beta devices matching pattern found, 0 enabled.
source reverse_print_design_wrapper.tcl -notrace
Command: open_checkpoint reverse_print_design_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2420.570 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19800
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'reverse_print_design_i/clock_generator/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2478.508 ; gain = 5.000 ; free physical = 9026 ; free virtual = 19804
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.898 ; gain = 0.000 ; free physical = 8734 ; free virtual = 19512
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2956.898 ; gain = 0.000 ; free physical = 8726 ; free virtual = 19504
Read PlaceDB: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2973.570 ; gain = 16.672 ; free physical = 8697 ; free virtual = 19478
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.570 ; gain = 0.000 ; free physical = 8697 ; free virtual = 19478
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3419.734 ; gain = 446.164 ; free physical = 8254 ; free virtual = 19030
Read Physdb Files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3419.734 ; gain = 462.836 ; free physical = 8254 ; free virtual = 19030
Restored from archive | CPU: 6.600000 secs | Memory: 424.946068 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3419.734 ; gain = 462.836 ; free physical = 8254 ; free virtual = 19030
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3419.734 ; gain = 0.000 ; free physical = 8252 ; free virtual = 19029
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 23 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3419.734 ; gain = 1988.656 ; free physical = 8252 ; free virtual = 19029
Command: write_bitstream -force reverse_print_design_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 111 net(s) have no routable loads. The problem bus(es) and/or net(s) are reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, reverse_print_design_i/M_AXI_1_Inter/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], reverse_print_design_i/M_AXI_1_Inter/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], reverse_print_design_i/M_AXI_1_Inter/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 75 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: reverse_print_design_i/bar_0/bar_ompss/inst/dadd_64ns_64ns_64_5_full_dsp_1_U1/bar_wrapper_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 139536736 bits.
Writing bitstream ./reverse_print_design_wrapper.bit...
Writing bitstream ./reverse_print_design_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3966.156 ; gain = 546.422 ; free physical = 7884 ; free virtual = 18682
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:39:06 2025...
[Tue Feb 11 01:39:06 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 2554.578 ; gain = 0.000 ; free physical = 10620 ; free virtual = 21417
INFO: [Project 1-1918] Creating Hardware Platform: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.sdk/reverse_print_design_wrapper.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.srcs/sources_1/bd/reverse_print_design/reverse_print_design.bd is not generated
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ompss/host_apps/example_print/reverse_print_ait/xilinx/reverse_print/reverse_print.sdk/reverse_print_design_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6076] Validating fixed platform...
INFO: [Vivado 12-5958] Found a sysdef.xml file in the fixed Hardware Platform.
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: 'reverse_print/reverse_print.sdk/reverse_print_design_wrapper.xsa'
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 01:39:11 2025...
[AIT] Resources utilization summary
[AIT] BRAM           70 used |    1824 available -   3.84% utilization
[AIT] DSP             3 used |    2520 available -   0.12% utilization
[AIT] FF          12759 used |  548160 available -   2.33% utilization
[AIT] LUT         10930 used |  274080 available -   3.99% utilization
[AIT] Worst Negative Slack (WNS) summary
[AIT] 0 endpoints of 36406 have negative slack (WNS: 4.501)
[AIT] Bitstream generated
[AIT] Step 'bitstream' finished. 1 min, 35 secs elapsed
[AIT] WARNING: Step 'boot' is disabled
[AIT] Accelerator automatic integration finished. 20 mins, 41 secs elapsed
