/* Generated by Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os) */

module Stat_221_421(n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n231, n212, n208, n238, n207, n226, n218, n214, n220, n227, n234, n235, n228, n222, n223, n209, n230, n224, n221, n210, n233, n216, n219, n237, n236, n232, n217, n213, n229, n215, n211, n225);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  input n1;
  input n10;
  wire n100;
  wire n101;
  wire n109;
  input n11;
  wire n110;
  wire n112;
  wire n114;
  wire n115;
  wire n117;
  wire n118;
  input n12;
  wire n120;
  wire n122;
  wire n123;
  wire n124;
  wire n128;
  wire n129;
  input n13;
  wire n130;
  wire n131;
  wire n133;
  wire n138;
  input n14;
  wire n140;
  wire n141;
  wire n142;
  wire n147;
  input n15;
  wire n150;
  wire n151;
  wire n153;
  wire n154;
  wire n155;
  wire n158;
  input n16;
  wire n161;
  wire n168;
  input n17;
  wire n172;
  wire n175;
  wire n177;
  wire n18;
  wire n180;
  wire n181;
  wire n187;
  wire n188;
  wire n19;
  wire n190;
  wire n195;
  wire n196;
  wire n197;
  wire n199;
  input n2;
  wire n200;
  wire n203;
  wire n205;
  wire n206;
  output n207;
  output n208;
  output n209;
  output n210;
  output n211;
  output n212;
  output n213;
  output n214;
  output n215;
  output n216;
  output n217;
  output n218;
  output n219;
  wire n22;
  output n220;
  output n221;
  output n222;
  output n223;
  output n224;
  output n225;
  output n226;
  output n227;
  output n228;
  output n229;
  wire n23;
  output n230;
  output n231;
  output n232;
  output n233;
  output n234;
  output n235;
  output n236;
  output n237;
  output n238;
  wire n27;
  wire n29;
  input n3;
  wire n30;
  wire n31;
  wire n35;
  wire n36;
  wire n37;
  input n4;
  wire n43;
  wire n45;
  wire n49;
  input n5;
  wire n50;
  wire n51;
  wire n54;
  wire n55;
  wire n58;
  input n6;
  wire n60;
  wire n62;
  wire n63;
  wire n66;
  wire n67;
  input n7;
  wire n73;
  wire n74;
  wire n77;
  wire n78;
  wire n79;
  input n8;
  wire n85;
  wire n86;
  wire n88;
  input n9;
  wire n90;
  wire n91;
  wire n93;
  wire n96;
  wire n97;
  wire n98;
  wire n99;
  NOT _26_ (
    .A(n5),
    .Y(_00_)
  );
  NOT _27_ (
    .A(n14),
    .Y(_01_)
  );
  NOT _28_ (
    .A(n2),
    .Y(_02_)
  );
  NOT _29_ (
    .A(n3),
    .Y(_03_)
  );
  NOT _30_ (
    .A(n1),
    .Y(_04_)
  );
  AND3 _31_ (
    .A(n8),
    .B(_02_),
    .C(_03_),
    .Y(_05_)
  );
  OR2 _32_ (
    .A(n4),
    .B(_05_),
    .Y(_06_)
  );
  NOR4 _33_ (
    .A(n5),
    .B(n3),
    .C(n1),
    .D(n11),
    .Y(_07_)
  );
  XNOR2 _34_ (
    .A(_06_),
    .B(_07_),
    .Y(n220)
  );
  OR3 _35_ (
    .A(_02_),
    .B(n3),
    .C(n4),
    .Y(n213)
  );
  AND4 _36_ (
    .A(n3),
    .B(n10),
    .C(n16),
    .D(n6),
    .Y(_08_)
  );
  XNOR4 _37_ (
    .A(n5),
    .B(n8),
    .C(n1),
    .D(_08_),
    .Y(n227)
  );
  XOR2 _38_ (
    .A(n3),
    .B(n15),
    .Y(n231)
  );
  NAND4 _39_ (
    .A(n4),
    .B(_04_),
    .C(n6),
    .D(n7),
    .Y(n229)
  );
  NOR2 _40_ (
    .A(n5),
    .B(n4),
    .Y(_09_)
  );
  XOR2 _41_ (
    .A(n5),
    .B(n4),
    .Y(n234)
  );
  XNOR2 _42_ (
    .A(n2),
    .B(n12),
    .Y(_10_)
  );
  NOR2 _43_ (
    .A(n4),
    .B(n1),
    .Y(_11_)
  );
  NAND3 _44_ (
    .A(n5),
    .B(_10_),
    .C(_11_),
    .Y(n212)
  );
  NAND2 _45_ (
    .A(n17),
    .B(_09_),
    .Y(_12_)
  );
  AND2 _46_ (
    .A(n1),
    .B(_12_),
    .Y(_13_)
  );
  XNOR3 _47_ (
    .A(_02_),
    .B(n3),
    .C(_13_),
    .Y(n217)
  );
  NAND2 _48_ (
    .A(_03_),
    .B(n1),
    .Y(_14_)
  );
  OR2 _49_ (
    .A(_00_),
    .B(n11),
    .Y(_15_)
  );
  NAND3 _50_ (
    .A(n3),
    .B(_04_),
    .C(_15_),
    .Y(_16_)
  );
  NAND2 _51_ (
    .A(_14_),
    .B(_16_),
    .Y(_17_)
  );
  XNOR2 _52_ (
    .A(n7),
    .B(_17_),
    .Y(n226)
  );
  NOR3 _53_ (
    .A(n3),
    .B(n4),
    .C(_04_),
    .Y(n233)
  );
  NAND4 _54_ (
    .A(_00_),
    .B(n2),
    .C(n4),
    .D(n10),
    .Y(n208)
  );
  XOR2 _55_ (
    .A(n5),
    .B(n12),
    .Y(_18_)
  );
  XOR4 _56_ (
    .A(n5),
    .B(n9),
    .C(n3),
    .D(n12),
    .Y(_19_)
  );
  AND4 _57_ (
    .A(n2),
    .B(n4),
    .C(_04_),
    .D(_19_),
    .Y(n232)
  );
  AND4 _58_ (
    .A(_01_),
    .B(_03_),
    .C(n4),
    .D(_04_),
    .Y(n225)
  );
  NAND2 _59_ (
    .A(_00_),
    .B(n13),
    .Y(_20_)
  );
  AND2 _60_ (
    .A(_02_),
    .B(_20_),
    .Y(_21_)
  );
  XNOR3 _61_ (
    .A(_03_),
    .B(n1),
    .C(_21_),
    .Y(n214)
  );
  AND2 _62_ (
    .A(_02_),
    .B(n1),
    .Y(n224)
  );
  NOR3 _63_ (
    .A(n5),
    .B(n17),
    .C(n4),
    .Y(n238)
  );
  NAND4 _64_ (
    .A(_00_),
    .B(n8),
    .C(n2),
    .D(_04_),
    .Y(n223)
  );
  NAND4 _65_ (
    .A(_02_),
    .B(n3),
    .C(n4),
    .D(n1),
    .Y(n216)
  );
  XOR2 _66_ (
    .A(n1),
    .B(n16),
    .Y(_22_)
  );
  AND3 _67_ (
    .A(_00_),
    .B(n4),
    .C(_22_),
    .Y(n209)
  );
  AND4 _68_ (
    .A(n5),
    .B(n2),
    .C(n4),
    .D(_04_),
    .Y(n211)
  );
  AND3 _69_ (
    .A(_02_),
    .B(n4),
    .C(n13),
    .Y(n215)
  );
  NAND2 _70_ (
    .A(n2),
    .B(n15),
    .Y(_23_)
  );
  NOR3 _71_ (
    .A(n6),
    .B(_18_),
    .C(_23_),
    .Y(n235)
  );
  AND4 _72_ (
    .A(_00_),
    .B(n2),
    .C(n4),
    .D(_04_),
    .Y(n221)
  );
  AND3 _73_ (
    .A(n5),
    .B(n3),
    .C(n4),
    .Y(n230)
  );
  XOR4 _74_ (
    .A(n5),
    .B(n2),
    .C(n11),
    .D(n13),
    .Y(_24_)
  );
  OR2 _75_ (
    .A(n17),
    .B(n16),
    .Y(_25_)
  );
  NAND3 _76_ (
    .A(_11_),
    .B(_24_),
    .C(_25_),
    .Y(n236)
  );
  XOR3 _77_ (
    .A(n2),
    .B(n3),
    .C(n4),
    .Y(n207)
  );
  NOR3 _78_ (
    .A(n9),
    .B(_03_),
    .C(_04_),
    .Y(n228)
  );
  assign n168 = n2;
  assign n154 = n4;
  assign n172 = n3;
  assign n158 = n4;
  assign n175 = n1;
  assign n147 = n15;
  assign n177 = n15;
  assign n18 = n3;
  assign n180 = n4;
  assign n181 = n2;
  assign n187 = n3;
  assign n188 = n3;
  assign n142 = n4;
  assign n19 = n2;
  assign n190 = n5;
  assign n141 = n4;
  assign n140 = n5;
  assign n161 = n5;
  assign n195 = n13;
  assign n196 = n3;
  assign n197 = n4;
  assign n138 = n2;
  assign n199 = n3;
  assign n153 = n4;
  assign n200 = n3;
  assign n203 = n2;
  assign n155 = n1;
  assign n205 = n3;
  assign n206 = n2;
  assign n210 = 1'h1;
  assign n218 = 1'h0;
  assign n219 = 1'h0;
  assign n22 = n5;
  assign n222 = 1'h0;
  assign n23 = n3;
  assign n237 = 1'h1;
  assign n133 = n1;
  assign n27 = n4;
  assign n131 = n2;
  assign n29 = n4;
  assign n30 = n1;
  assign n31 = n2;
  assign n130 = n2;
  assign n129 = n7;
  assign n35 = n3;
  assign n36 = n2;
  assign n37 = n4;
  assign n128 = n5;
  assign n151 = n5;
  assign n124 = n4;
  assign n43 = n3;
  assign n123 = n1;
  assign n45 = n5;
  assign n122 = n5;
  assign n120 = n5;
  assign n49 = n4;
  assign n50 = n1;
  assign n51 = n2;
  assign n150 = n5;
  assign n54 = n1;
  assign n55 = n1;
  assign n118 = n1;
  assign n117 = n2;
  assign n58 = n5;
  assign n60 = n4;
  assign n115 = n5;
  assign n62 = n1;
  assign n63 = n3;
  assign n114 = n6;
  assign n66 = n1;
  assign n67 = n3;
  assign n112 = n7;
  assign n110 = n4;
  assign n109 = n2;
  assign n73 = n2;
  assign n74 = n2;
  assign n77 = n2;
  assign n78 = n3;
  assign n79 = n1;
  assign n85 = n9;
  assign n86 = n14;
  assign n101 = n4;
  assign n88 = n1;
  assign n90 = n3;
  assign n91 = n5;
  assign n100 = n4;
  assign n93 = n4;
  assign n96 = n4;
  assign n97 = n3;
  assign n98 = n1;
  assign n99 = n3;
endmodule
