Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus_theremin\digital_theremin.qsys --block-symbol-file --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus_theremin\digital_theremin --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus_theremin/digital_theremin.qsys
Progress: Reading input file
Progress: Adding LCD_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LCD_Controller
Progress: Adding LCD_reset_n [altera_avalon_pio 17.1]
Progress: Parameterizing module LCD_reset_n
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_serializer_0 [audio_serializer 1.0]
Progress: Parameterizing module audio_serializer_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 17.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dram_cntrl [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module dram_cntrl
Progress: Adding epcq_controller_0 [altera_epcq_controller 17.1]
Progress: Parameterizing module epcq_controller_0
Progress: Adding jtag [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag
Progress: Adding pitch_generation_0 [pitch_generation 1.0]
Progress: Parameterizing module pitch_generation_0
Progress: Adding pll_cpu [altera_pll 17.1]
Progress: Parameterizing module pll_cpu
Progress: Adding pll_sig_proc [altera_pll 17.1]
Progress: Parameterizing module pll_sig_proc
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 17.1]
Progress: Parameterizing module touch_panel_spi
Progress: Adding volume_generation_0 [volume_generation 1.0]
Progress: Parameterizing module volume_generation_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: digital_theremin.dram_cntrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: digital_theremin.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: digital_theremin.pll_cpu: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: digital_theremin.pll_cpu: Able to implement PLL with user settings
Info: digital_theremin.pll_sig_proc: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: digital_theremin.pll_sig_proc: Able to implement PLL with user settings
Info: digital_theremin.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: digital_theremin.sysid: Time stamp will be automatically updated when this component is generated.
Info: digital_theremin.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: digital_theremin.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus_theremin\digital_theremin.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus_theremin\digital_theremin\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus_theremin/digital_theremin.qsys
Progress: Reading input file
Progress: Adding LCD_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LCD_Controller
Progress: Adding LCD_reset_n [altera_avalon_pio 17.1]
Progress: Parameterizing module LCD_reset_n
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_serializer_0 [audio_serializer 1.0]
Progress: Parameterizing module audio_serializer_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 17.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding dram_cntrl [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module dram_cntrl
Progress: Adding epcq_controller_0 [altera_epcq_controller 17.1]
Progress: Parameterizing module epcq_controller_0
Progress: Adding jtag [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag
Progress: Adding pitch_generation_0 [pitch_generation 1.0]
Progress: Parameterizing module pitch_generation_0
Progress: Adding pll_cpu [altera_pll 17.1]
Progress: Parameterizing module pll_cpu
Progress: Adding pll_sig_proc [altera_pll 17.1]
Progress: Parameterizing module pll_sig_proc
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 17.1]
Progress: Parameterizing module touch_panel_spi
Progress: Adding volume_generation_0 [volume_generation 1.0]
Progress: Parameterizing module volume_generation_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: digital_theremin.dram_cntrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: digital_theremin.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: digital_theremin.pll_cpu: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: digital_theremin.pll_cpu: Able to implement PLL with user settings
Info: digital_theremin.pll_sig_proc: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: digital_theremin.pll_sig_proc: Able to implement PLL with user settings
Info: digital_theremin.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: digital_theremin.sysid: Time stamp will be automatically updated when this component is generated.
Info: digital_theremin.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: digital_theremin.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: digital_theremin: Generating digital_theremin "digital_theremin" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: LCD_Controller: "digital_theremin" instantiated LT24_Controller "LCD_Controller"
Info: LCD_reset_n: Starting RTL generation for module 'digital_theremin_LCD_reset_n'
Info: LCD_reset_n:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=digital_theremin_LCD_reset_n --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0003_LCD_reset_n_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0003_LCD_reset_n_gen//digital_theremin_LCD_reset_n_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_reset_n: Done RTL generation for module 'digital_theremin_LCD_reset_n'
Info: LCD_reset_n: "digital_theremin" instantiated altera_avalon_pio "LCD_reset_n"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "digital_theremin" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_serializer_0: "digital_theremin" instantiated audio_serializer "audio_serializer_0"
Info: cpu: "digital_theremin" instantiated altera_nios2_gen2 "cpu"
Info: dc_fifo_0: "digital_theremin" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: dram_cntrl: Starting RTL generation for module 'digital_theremin_dram_cntrl'
Info: dram_cntrl:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=digital_theremin_dram_cntrl --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0007_dram_cntrl_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0007_dram_cntrl_gen//digital_theremin_dram_cntrl_component_configuration.pl  --do_build_sim=0  ]
Info: dram_cntrl: Done RTL generation for module 'digital_theremin_dram_cntrl'
Info: dram_cntrl: "digital_theremin" instantiated altera_avalon_new_sdram_controller "dram_cntrl"
Info: altera_asmi_parallel_digital_theremin_epcq_controller_0: "Generating: altera_asmi_parallel_digital_theremin_epcq_controller_0"
Info: altera_epcq_controller_digital_theremin_epcq_controller_0: "Generating: altera_epcq_controller_digital_theremin_epcq_controller_0"
Info: epcq_controller_0: "digital_theremin" instantiated altera_epcq_controller "epcq_controller_0"
Info: jtag: Starting RTL generation for module 'digital_theremin_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=digital_theremin_jtag --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0009_jtag_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0009_jtag_gen//digital_theremin_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'digital_theremin_jtag'
Info: jtag: "digital_theremin" instantiated altera_avalon_jtag_uart "jtag"
Info: pitch_generation_0: "digital_theremin" instantiated pitch_generation "pitch_generation_0"
Info: pll_cpu: "digital_theremin" instantiated altera_pll "pll_cpu"
Info: pll_sig_proc: "digital_theremin" instantiated altera_pll "pll_sig_proc"
Info: sysid: "digital_theremin" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'digital_theremin_timer'
Info: timer:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=digital_theremin_timer --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0014_timer_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0014_timer_gen//digital_theremin_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'digital_theremin_timer'
Info: timer: "digital_theremin" instantiated altera_avalon_timer "timer"
Info: touch_panel_busy: Starting RTL generation for module 'digital_theremin_touch_panel_busy'
Info: touch_panel_busy:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=digital_theremin_touch_panel_busy --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0015_touch_panel_busy_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0015_touch_panel_busy_gen//digital_theremin_touch_panel_busy_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_busy: Done RTL generation for module 'digital_theremin_touch_panel_busy'
Info: touch_panel_busy: "digital_theremin" instantiated altera_avalon_pio "touch_panel_busy"
Info: touch_panel_pen_irq_n: Starting RTL generation for module 'digital_theremin_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=digital_theremin_touch_panel_pen_irq_n --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0016_touch_panel_pen_irq_n_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0016_touch_panel_pen_irq_n_gen//digital_theremin_touch_panel_pen_irq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_pen_irq_n: Done RTL generation for module 'digital_theremin_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n: "digital_theremin" instantiated altera_avalon_pio "touch_panel_pen_irq_n"
Info: touch_panel_spi: Starting RTL generation for module 'digital_theremin_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=digital_theremin_touch_panel_spi --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0017_touch_panel_spi_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0017_touch_panel_spi_gen//digital_theremin_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'digital_theremin_touch_panel_spi'
Info: touch_panel_spi: "digital_theremin" instantiated altera_avalon_spi "touch_panel_spi"
Info: volume_generation_0: "digital_theremin" instantiated volume_generation "volume_generation_0"
Warning: Overwriting different file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/cordic_control.vhd
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/cordic_pipelined.vhd
Warning: Overwriting different file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/Filter.vhd
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/cic.vhd
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/goldschmidt.vhd
Warning: Overwriting different file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/count_freq_meas.vhd
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/mixer.vhd
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "digital_theremin" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "digital_theremin" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "digital_theremin" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "digital_theremin" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'digital_theremin_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=digital_theremin_cpu_cpu --dir=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8473_1448404096087139792.dir/0022_cpu_gen//digital_theremin_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.07.30 13:02:46 (*) Starting Nios II generation
Info: cpu: # 2020.07.30 13:02:46 (*)   Checking for plaintext license.
Info: cpu: # 2020.07.30 13:02:47 (*)   Plaintext license not found.
Info: cpu: # 2020.07.30 13:02:47 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.07.30 13:02:48 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.07.30 13:02:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.07.30 13:02:48 (*)   Creating all objects for CPU
Info: cpu: # 2020.07.30 13:02:48 (*)     Testbench
Info: cpu: # 2020.07.30 13:02:48 (*)     Instruction decoding
Info: cpu: # 2020.07.30 13:02:48 (*)       Instruction fields
Info: cpu: # 2020.07.30 13:02:49 (*)       Instruction decodes
Info: cpu: # 2020.07.30 13:02:49 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.07.30 13:02:49 (*)       Instruction controls
Info: cpu: # 2020.07.30 13:02:49 (*)     Pipeline frontend
Info: cpu: # 2020.07.30 13:02:49 (*)     Pipeline backend
Info: cpu: # 2020.07.30 13:02:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.07.30 13:02:55 (*)   Creating encrypted RTL
Info: cpu: # 2020.07.30 13:02:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'digital_theremin_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: altera_asmi_parallel_digital_theremin_epcq_controller_0: "epcq_controller_0" instantiated altera_epcq_controller "altera_asmi_parallel_digital_theremin_epcq_controller_0"
Info: altera_epcq_controller_digital_theremin_epcq_controller_0: "epcq_controller_0" instantiated altera_epcq_controller "altera_epcq_controller_digital_theremin_epcq_controller_0"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: audio_and_video_config_0_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_and_video_config_0_avalon_av_config_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: audio_and_video_config_0_avalon_av_config_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_and_video_config_0_avalon_av_config_slave_agent"
Info: audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_avalon_sc_fifo.v
Info: epcq_controller_0_avl_mem_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "epcq_controller_0_avl_mem_burst_adapter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_013: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_013"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: dram_cntrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "dram_cntrl_s1_rsp_width_adapter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus_theremin/digital_theremin/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: altera_asmi_parallel_digital_theremin_epcq_controller_0: generating top-level entity digital_theremin_epcq_controller_0_altera_asmi_parallel_digital_theremin_epcq_controller_0_altera_asmi_parallel_digital_theremin_epcq_controller_0
Info: altera_asmi_parallel_digital_theremin_epcq_controller_0: "altera_asmi_parallel_digital_theremin_epcq_controller_0" instantiated altera_asmi_parallel "altera_asmi_parallel_digital_theremin_epcq_controller_0"
Info: altera_epcq_controller_digital_theremin_epcq_controller_0: "altera_epcq_controller_digital_theremin_epcq_controller_0" instantiated altera_epcq_controller_core "altera_epcq_controller_digital_theremin_epcq_controller_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: digital_theremin: Done "digital_theremin" with 59 modules, 128 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
