
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401328 <.init>:
  401328:	stp	x29, x30, [sp, #-16]!
  40132c:	mov	x29, sp
  401330:	bl	401710 <tigetstr@plt+0x60>
  401334:	ldp	x29, x30, [sp], #16
  401338:	ret

Disassembly of section .plt:

0000000000401340 <memcpy@plt-0x20>:
  401340:	stp	x16, x30, [sp, #-16]!
  401344:	adrp	x16, 414000 <tigetstr@plt+0x12950>
  401348:	ldr	x17, [x16, #4088]
  40134c:	add	x16, x16, #0xff8
  401350:	br	x17
  401354:	nop
  401358:	nop
  40135c:	nop

0000000000401360 <memcpy@plt>:
  401360:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16]
  401368:	add	x16, x16, #0x0
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #8]
  401378:	add	x16, x16, #0x8
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #16]
  401388:	add	x16, x16, #0x10
  40138c:	br	x17

0000000000401390 <setupterm@plt>:
  401390:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #24]
  401398:	add	x16, x16, #0x18
  40139c:	br	x17

00000000004013a0 <perror@plt>:
  4013a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #32]
  4013a8:	add	x16, x16, #0x20
  4013ac:	br	x17

00000000004013b0 <tputs@plt>:
  4013b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #40]
  4013b8:	add	x16, x16, #0x28
  4013bc:	br	x17

00000000004013c0 <fgets_unlocked@plt>:
  4013c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #48]
  4013c8:	add	x16, x16, #0x30
  4013cc:	br	x17

00000000004013d0 <sprintf@plt>:
  4013d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #56]
  4013d8:	add	x16, x16, #0x38
  4013dc:	br	x17

00000000004013e0 <opendir@plt>:
  4013e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #64]
  4013e8:	add	x16, x16, #0x40
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #72]
  4013f8:	add	x16, x16, #0x48
  4013fc:	br	x17

0000000000401400 <fclose@plt>:
  401400:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #80]
  401408:	add	x16, x16, #0x50
  40140c:	br	x17

0000000000401410 <atoi@plt>:
  401410:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #88]
  401418:	add	x16, x16, #0x58
  40141c:	br	x17

0000000000401420 <getpid@plt>:
  401420:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #96]
  401428:	add	x16, x16, #0x60
  40142c:	br	x17

0000000000401430 <nl_langinfo@plt>:
  401430:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #104]
  401438:	add	x16, x16, #0x68
  40143c:	br	x17

0000000000401440 <fopen@plt>:
  401440:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #112]
  401448:	add	x16, x16, #0x70
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #120]
  401458:	add	x16, x16, #0x78
  40145c:	br	x17

0000000000401460 <open@plt>:
  401460:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #128]
  401468:	add	x16, x16, #0x80
  40146c:	br	x17

0000000000401470 <bindtextdomain@plt>:
  401470:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #136]
  401478:	add	x16, x16, #0x88
  40147c:	br	x17

0000000000401480 <__libc_start_main@plt>:
  401480:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #144]
  401488:	add	x16, x16, #0x90
  40148c:	br	x17

0000000000401490 <getpwnam@plt>:
  401490:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #152]
  401498:	add	x16, x16, #0x98
  40149c:	br	x17

00000000004014a0 <tgetent@plt>:
  4014a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #160]
  4014a8:	add	x16, x16, #0xa0
  4014ac:	br	x17

00000000004014b0 <readdir@plt>:
  4014b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #168]
  4014b8:	add	x16, x16, #0xa8
  4014bc:	br	x17

00000000004014c0 <realloc@plt>:
  4014c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #176]
  4014c8:	add	x16, x16, #0xb0
  4014cc:	br	x17

00000000004014d0 <closedir@plt>:
  4014d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #184]
  4014d8:	add	x16, x16, #0xb8
  4014dc:	br	x17

00000000004014e0 <__stack_chk_fail@plt>:
  4014e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #192]
  4014e8:	add	x16, x16, #0xc0
  4014ec:	br	x17

00000000004014f0 <close@plt>:
  4014f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #200]
  4014f8:	add	x16, x16, #0xc8
  4014fc:	br	x17

0000000000401500 <strrchr@plt>:
  401500:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #208]
  401508:	add	x16, x16, #0xd0
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #216]
  401518:	add	x16, x16, #0xd8
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #224]
  401528:	add	x16, x16, #0xe0
  40152c:	br	x17

0000000000401530 <fread_unlocked@plt>:
  401530:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #232]
  401538:	add	x16, x16, #0xe8
  40153c:	br	x17

0000000000401540 <textdomain@plt>:
  401540:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #240]
  401548:	add	x16, x16, #0xf0
  40154c:	br	x17

0000000000401550 <getopt_long@plt>:
  401550:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #248]
  401558:	add	x16, x16, #0xf8
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #256]
  401568:	add	x16, x16, #0x100
  40156c:	br	x17

0000000000401570 <getpwuid@plt>:
  401570:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #264]
  401578:	add	x16, x16, #0x108
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #272]
  401588:	add	x16, x16, #0x110
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #280]
  401598:	add	x16, x16, #0x118
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #288]
  4015a8:	add	x16, x16, #0x120
  4015ac:	br	x17

00000000004015b0 <getchar@plt>:
  4015b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #296]
  4015b8:	add	x16, x16, #0x128
  4015bc:	br	x17

00000000004015c0 <strchr@plt>:
  4015c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #304]
  4015c8:	add	x16, x16, #0x130
  4015cc:	br	x17

00000000004015d0 <read@plt>:
  4015d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #312]
  4015d8:	add	x16, x16, #0x138
  4015dc:	br	x17

00000000004015e0 <isatty@plt>:
  4015e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #320]
  4015e8:	add	x16, x16, #0x140
  4015ec:	br	x17

00000000004015f0 <tgetstr@plt>:
  4015f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #328]
  4015f8:	add	x16, x16, #0x148
  4015fc:	br	x17

0000000000401600 <dcgettext@plt>:
  401600:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #336]
  401608:	add	x16, x16, #0x150
  40160c:	br	x17

0000000000401610 <__isoc99_sscanf@plt>:
  401610:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #344]
  401618:	add	x16, x16, #0x158
  40161c:	br	x17

0000000000401620 <strncpy@plt>:
  401620:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #352]
  401628:	add	x16, x16, #0x160
  40162c:	br	x17

0000000000401630 <__assert_fail@plt>:
  401630:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #360]
  401638:	add	x16, x16, #0x168
  40163c:	br	x17

0000000000401640 <getenv@plt>:
  401640:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #368]
  401648:	add	x16, x16, #0x170
  40164c:	br	x17

0000000000401650 <putchar@plt>:
  401650:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #376]
  401658:	add	x16, x16, #0x178
  40165c:	br	x17

0000000000401660 <__xstat@plt>:
  401660:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #384]
  401668:	add	x16, x16, #0x180
  40166c:	br	x17

0000000000401670 <fprintf@plt>:
  401670:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #392]
  401678:	add	x16, x16, #0x188
  40167c:	br	x17

0000000000401680 <ioctl@plt>:
  401680:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #400]
  401688:	add	x16, x16, #0x190
  40168c:	br	x17

0000000000401690 <setlocale@plt>:
  401690:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #408]
  401698:	add	x16, x16, #0x198
  40169c:	br	x17

00000000004016a0 <ferror@plt>:
  4016a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #416]
  4016a8:	add	x16, x16, #0x1a0
  4016ac:	br	x17

00000000004016b0 <tigetstr@plt>:
  4016b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #424]
  4016b8:	add	x16, x16, #0x1a8
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x1878
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x38f8
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x3978
  401708:	bl	401480 <__libc_start_main@plt>
  40170c:	bl	401520 <abort@plt>
  401710:	adrp	x0, 414000 <tigetstr@plt+0x12950>
  401714:	ldr	x0, [x0, #4064]
  401718:	cbz	x0, 401720 <tigetstr@plt+0x70>
  40171c:	b	401510 <__gmon_start__@plt>
  401720:	ret
  401724:	nop
  401728:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  40172c:	add	x0, x0, #0x268
  401730:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401734:	add	x1, x1, #0x268
  401738:	cmp	x1, x0
  40173c:	b.eq	401754 <tigetstr@plt+0xa4>  // b.none
  401740:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401744:	ldr	x1, [x1, #2472]
  401748:	cbz	x1, 401754 <tigetstr@plt+0xa4>
  40174c:	mov	x16, x1
  401750:	br	x16
  401754:	ret
  401758:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  40175c:	add	x0, x0, #0x268
  401760:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401764:	add	x1, x1, #0x268
  401768:	sub	x1, x1, x0
  40176c:	lsr	x2, x1, #63
  401770:	add	x1, x2, x1, asr #3
  401774:	cmp	xzr, x1, asr #1
  401778:	asr	x1, x1, #1
  40177c:	b.eq	401794 <tigetstr@plt+0xe4>  // b.none
  401780:	adrp	x2, 403000 <tigetstr@plt+0x1950>
  401784:	ldr	x2, [x2, #2480]
  401788:	cbz	x2, 401794 <tigetstr@plt+0xe4>
  40178c:	mov	x16, x2
  401790:	br	x16
  401794:	ret
  401798:	stp	x29, x30, [sp, #-32]!
  40179c:	mov	x29, sp
  4017a0:	str	x19, [sp, #16]
  4017a4:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  4017a8:	ldrb	w0, [x19, #648]
  4017ac:	cbnz	w0, 4017bc <tigetstr@plt+0x10c>
  4017b0:	bl	401728 <tigetstr@plt+0x78>
  4017b4:	mov	w0, #0x1                   	// #1
  4017b8:	strb	w0, [x19, #648]
  4017bc:	ldr	x19, [sp, #16]
  4017c0:	ldp	x29, x30, [sp], #32
  4017c4:	ret
  4017c8:	b	401758 <tigetstr@plt+0xa8>
  4017cc:	cmp	w0, #0x6
  4017d0:	b.ls	4017dc <tigetstr@plt+0x12c>  // b.plast
  4017d4:	mov	x0, xzr
  4017d8:	ret
  4017dc:	adrp	x8, 403000 <tigetstr@plt+0x1950>
  4017e0:	add	x8, x8, #0xa08
  4017e4:	ldr	x0, [x8, w0, uxtw #3]
  4017e8:	ret
  4017ec:	stp	x29, x30, [sp, #-32]!
  4017f0:	stp	x20, x19, [sp, #16]
  4017f4:	mov	x29, sp
  4017f8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4017fc:	ldr	x19, [x20, #616]
  401800:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401804:	add	x1, x1, #0xca0
  401808:	mov	w2, #0x5                   	// #5
  40180c:	mov	x0, xzr
  401810:	bl	401600 <dcgettext@plt>
  401814:	adrp	x2, 403000 <tigetstr@plt+0x1950>
  401818:	mov	x1, x0
  40181c:	add	x2, x2, #0xcb4
  401820:	mov	x0, x19
  401824:	bl	401670 <fprintf@plt>
  401828:	ldr	x19, [x20, #616]
  40182c:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401830:	add	x1, x1, #0xcb9
  401834:	mov	w2, #0x5                   	// #5
  401838:	mov	x0, xzr
  40183c:	bl	401600 <dcgettext@plt>
  401840:	mov	x1, x0
  401844:	mov	x0, x19
  401848:	bl	401670 <fprintf@plt>
  40184c:	ldr	x19, [x20, #616]
  401850:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401854:	add	x1, x1, #0xcf6
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x0, xzr
  401860:	bl	401600 <dcgettext@plt>
  401864:	mov	x1, x0
  401868:	mov	x0, x19
  40186c:	ldp	x20, x19, [sp, #16]
  401870:	ldp	x29, x30, [sp], #32
  401874:	b	401670 <fprintf@plt>
  401878:	stp	x29, x30, [sp, #-96]!
  40187c:	stp	x28, x27, [sp, #16]
  401880:	stp	x26, x25, [sp, #32]
  401884:	stp	x24, x23, [sp, #48]
  401888:	stp	x22, x21, [sp, #64]
  40188c:	stp	x20, x19, [sp, #80]
  401890:	mov	x29, sp
  401894:	sub	sp, sp, #0x4, lsl #12
  401898:	sub	sp, sp, #0x780
  40189c:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  4018a0:	ldr	x8, [x8, #3536]
  4018a4:	mov	x21, x1
  4018a8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4018ac:	mov	w23, w0
  4018b0:	add	x1, x1, #0xa40
  4018b4:	add	x0, sp, #0x80
  4018b8:	mov	w2, #0x260                 	// #608
  4018bc:	stur	x8, [x29, #-16]
  4018c0:	str	xzr, [sp, #104]
  4018c4:	bl	401360 <memcpy@plt>
  4018c8:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  4018cc:	add	x0, x0, #0xf96
  4018d0:	bl	401640 <getenv@plt>
  4018d4:	cbz	x0, 401910 <tigetstr@plt+0x260>
  4018d8:	ldrb	w8, [x0]
  4018dc:	cbz	w8, 401910 <tigetstr@plt+0x260>
  4018e0:	add	x1, sp, #0x2, lsl #12
  4018e4:	add	x1, x1, #0x768
  4018e8:	mov	w2, wzr
  4018ec:	bl	401590 <strtol@plt>
  4018f0:	mov	w9, #0xfffd                	// #65533
  4018f4:	sub	x8, x0, #0x1
  4018f8:	movk	w9, #0x7fff, lsl #16
  4018fc:	cmp	x8, x9
  401900:	b.hi	401910 <tigetstr@plt+0x260>  // b.pmore
  401904:	ldr	x8, [sp, #10088]
  401908:	ldrb	w8, [x8]
  40190c:	cbz	w8, 401938 <tigetstr@plt+0x288>
  401910:	add	x2, sp, #0x6e0
  401914:	mov	w0, #0x1                   	// #1
  401918:	mov	w1, #0x5413                	// #21523
  40191c:	bl	401680 <ioctl@plt>
  401920:	mov	w8, w0
  401924:	mov	w0, #0x84                  	// #132
  401928:	tbnz	w8, #31, 401938 <tigetstr@plt+0x288>
  40192c:	ldrh	w8, [sp, #1762]
  401930:	cmp	w8, #0x0
  401934:	csel	w0, w0, w8, eq  // eq = none
  401938:	adrp	x26, 415000 <memcpy@GLIBC_2.17>
  40193c:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401940:	str	w0, [x26, #448]
  401944:	add	x1, x1, #0xcf5
  401948:	mov	w0, #0x6                   	// #6
  40194c:	bl	401690 <setlocale@plt>
  401950:	adrp	x19, 403000 <tigetstr@plt+0x1950>
  401954:	add	x19, x19, #0xe90
  401958:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  40195c:	add	x1, x1, #0xe97
  401960:	mov	x0, x19
  401964:	bl	401470 <bindtextdomain@plt>
  401968:	mov	x0, x19
  40196c:	bl	401540 <textdomain@plt>
  401970:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401974:	ldr	x0, [x8, #640]
  401978:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  40197c:	add	x1, x1, #0xea9
  401980:	bl	401560 <strcmp@plt>
  401984:	cbnz	w0, 401994 <tigetstr@plt+0x2e4>
  401988:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  40198c:	mov	w9, #0x1                   	// #1
  401990:	strb	w9, [x8, #656]
  401994:	mov	w0, #0x1                   	// #1
  401998:	bl	4015e0 <isatty@plt>
  40199c:	cbz	w0, 4019b8 <tigetstr@plt+0x308>
  4019a0:	mov	w0, #0xe                   	// #14
  4019a4:	bl	401430 <nl_langinfo@plt>
  4019a8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4019ac:	add	x1, x1, #0xeb4
  4019b0:	bl	401560 <strcmp@plt>
  4019b4:	cbz	w0, 401a18 <tigetstr@plt+0x368>
  4019b8:	mov	w0, #0x1                   	// #1
  4019bc:	bl	4015e0 <isatty@plt>
  4019c0:	cbz	w0, 401a0c <tigetstr@plt+0x35c>
  4019c4:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  4019c8:	add	x0, x0, #0xeba
  4019cc:	bl	401640 <getenv@plt>
  4019d0:	cbz	x0, 401a0c <tigetstr@plt+0x35c>
  4019d4:	ldrb	w8, [x0]
  4019d8:	cbz	w8, 401a0c <tigetstr@plt+0x35c>
  4019dc:	mov	w1, #0x1                   	// #1
  4019e0:	mov	x0, xzr
  4019e4:	mov	x2, xzr
  4019e8:	bl	401390 <setupterm@plt>
  4019ec:	cbnz	w0, 401a0c <tigetstr@plt+0x35c>
  4019f0:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  4019f4:	add	x0, x0, #0xebf
  4019f8:	bl	4016b0 <tigetstr@plt>
  4019fc:	cbz	x0, 401a0c <tigetstr@plt+0x35c>
  401a00:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  401a04:	add	x0, x0, #0xebf
  401a08:	bl	4016b0 <tigetstr@plt>
  401a0c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401a10:	add	x8, x8, #0x200
  401a14:	b	401a20 <tigetstr@plt+0x370>
  401a18:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401a1c:	add	x8, x8, #0x1c8
  401a20:	adrp	x22, 403000 <tigetstr@plt+0x1950>
  401a24:	adrp	x24, 403000 <tigetstr@plt+0x1950>
  401a28:	mov	w20, wzr
  401a2c:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  401a30:	mov	w19, #0x7                   	// #7
  401a34:	add	x22, x22, #0xec4
  401a38:	add	x24, x24, #0xa08
  401a3c:	mov	w28, #0x1                   	// #1
  401a40:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  401a44:	adrp	x27, 415000 <memcpy@GLIBC_2.17>
  401a48:	str	x8, [x9, #504]
  401a4c:	add	x3, sp, #0x80
  401a50:	mov	w0, w23
  401a54:	mov	x1, x21
  401a58:	mov	x2, x22
  401a5c:	mov	x4, xzr
  401a60:	bl	401550 <getopt_long@plt>
  401a64:	cmp	w0, #0x60
  401a68:	b.le	401a98 <tigetstr@plt+0x3e8>
  401a6c:	sub	w8, w0, #0x61
  401a70:	cmp	w8, #0x14
  401a74:	b.hi	402664 <tigetstr@plt+0xfb4>  // b.pmore
  401a78:	adrp	x11, 403000 <tigetstr@plt+0x1950>
  401a7c:	add	x11, x11, #0x9d8
  401a80:	adr	x9, 401a90 <tigetstr@plt+0x3e0>
  401a84:	ldrh	w10, [x11, x8, lsl #1]
  401a88:	add	x9, x9, x10, lsl #2
  401a8c:	br	x9
  401a90:	strb	w28, [x25, #660]
  401a94:	b	401a4c <tigetstr@plt+0x39c>
  401a98:	sub	w8, w0, #0x47
  401a9c:	cmp	w8, #0xf
  401aa0:	b.hi	401ad0 <tigetstr@plt+0x420>  // b.pmore
  401aa4:	adrp	x11, 403000 <tigetstr@plt+0x1950>
  401aa8:	add	x11, x11, #0x9b8
  401aac:	adr	x9, 401abc <tigetstr@plt+0x40c>
  401ab0:	ldrh	w10, [x11, x8, lsl #1]
  401ab4:	add	x9, x9, x10, lsl #2
  401ab8:	br	x9
  401abc:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  401ac0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ac4:	add	x9, x9, #0x230
  401ac8:	str	x9, [x8, #504]
  401acc:	b	401a4c <tigetstr@plt+0x39c>
  401ad0:	cmn	w0, #0x1
  401ad4:	b.eq	401c80 <tigetstr@plt+0x5d0>  // b.none
  401ad8:	cmp	w0, #0x41
  401adc:	b.ne	402664 <tigetstr@plt+0xfb4>  // b.any
  401ae0:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  401ae4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ae8:	add	x9, x9, #0x200
  401aec:	str	x9, [x8, #504]
  401af0:	b	401a4c <tigetstr@plt+0x39c>
  401af4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401af8:	strb	w28, [x8, #700]
  401afc:	b	401a4c <tigetstr@plt+0x39c>
  401b00:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b04:	strb	w28, [x8, #688]
  401b08:	b	401a4c <tigetstr@plt+0x39c>
  401b0c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b10:	strb	w28, [x8, #680]
  401b14:	b	401bac <tigetstr@plt+0x4fc>
  401b18:	strb	w28, [x27, #684]
  401b1c:	b	401a4c <tigetstr@plt+0x39c>
  401b20:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b24:	mov	w25, w20
  401b28:	mov	x20, x27
  401b2c:	ldr	x27, [x8, #624]
  401b30:	mov	x19, xzr
  401b34:	ldr	x26, [x24, x19, lsl #3]
  401b38:	mov	x1, x27
  401b3c:	mov	x0, x26
  401b40:	bl	401560 <strcmp@plt>
  401b44:	cbz	w0, 401c14 <tigetstr@plt+0x564>
  401b48:	add	x19, x19, #0x1
  401b4c:	cmp	x19, #0x7
  401b50:	b.ne	401b34 <tigetstr@plt+0x484>  // b.any
  401b54:	b	402664 <tigetstr@plt+0xfb4>
  401b58:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b5c:	strb	w28, [x8, #672]
  401b60:	b	401a4c <tigetstr@plt+0x39c>
  401b64:	cbnz	w20, 402664 <tigetstr@plt+0xfb4>
  401b68:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  401b6c:	add	x0, x0, #0xeba
  401b70:	bl	401640 <getenv@plt>
  401b74:	cbz	x0, 4025b4 <tigetstr@plt+0xf04>
  401b78:	mov	x1, x0
  401b7c:	add	x0, sp, #0x2e0
  401b80:	bl	4014a0 <tgetent@plt>
  401b84:	cmp	w0, #0x0
  401b88:	b.le	402630 <tigetstr@plt+0xf80>
  401b8c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401b90:	ldr	x0, [x8, #624]
  401b94:	bl	401410 <atoi@plt>
  401b98:	mov	w20, w0
  401b9c:	cbnz	w0, 401a4c <tigetstr@plt+0x39c>
  401ba0:	b	402664 <tigetstr@plt+0xfb4>
  401ba4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ba8:	strb	w28, [x8, #676]
  401bac:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401bb0:	strb	w28, [x8, #664]
  401bb4:	b	401a4c <tigetstr@plt+0x39c>
  401bb8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401bbc:	strb	w28, [x8, #668]
  401bc0:	b	401a4c <tigetstr@plt+0x39c>
  401bc4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401bc8:	strb	w28, [x8, #692]
  401bcc:	b	401a4c <tigetstr@plt+0x39c>
  401bd0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401bd4:	strb	w28, [x8, #696]
  401bd8:	b	401a4c <tigetstr@plt+0x39c>
  401bdc:	cbnz	w20, 402664 <tigetstr@plt+0xfb4>
  401be0:	adrp	x0, 403000 <tigetstr@plt+0x1950>
  401be4:	add	x0, x0, #0xeba
  401be8:	bl	401640 <getenv@plt>
  401bec:	cbz	x0, 401a4c <tigetstr@plt+0x39c>
  401bf0:	mov	x1, x0
  401bf4:	add	x0, sp, #0x2e0
  401bf8:	bl	4014a0 <tgetent@plt>
  401bfc:	cmp	w0, #0x1
  401c00:	mov	w20, wzr
  401c04:	b.lt	401a4c <tigetstr@plt+0x39c>  // b.tstop
  401c08:	bl	401420 <getpid@plt>
  401c0c:	mov	w20, w0
  401c10:	b	401a4c <tigetstr@plt+0x39c>
  401c14:	cmp	w19, #0x7
  401c18:	b.eq	402664 <tigetstr@plt+0xfb4>  // b.none
  401c1c:	bl	401420 <getpid@plt>
  401c20:	cmp	w19, #0x6
  401c24:	mov	w3, w0
  401c28:	b.ls	401c30 <tigetstr@plt+0x580>  // b.plast
  401c2c:	mov	x26, xzr
  401c30:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  401c34:	add	x0, sp, #0x6e0
  401c38:	mov	w1, #0x32                  	// #50
  401c3c:	add	x2, x2, #0x533
  401c40:	mov	x4, x26
  401c44:	mov	x27, x20
  401c48:	bl	4013f0 <snprintf@plt>
  401c4c:	add	x1, sp, #0x2, lsl #12
  401c50:	add	x0, sp, #0x6e0
  401c54:	add	x1, x1, #0x768
  401c58:	bl	403980 <tigetstr@plt+0x22d0>
  401c5c:	cbnz	w0, 4025cc <tigetstr@plt+0xf1c>
  401c60:	mov	w20, w25
  401c64:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  401c68:	adrp	x26, 415000 <memcpy@GLIBC_2.17>
  401c6c:	b	401a4c <tigetstr@plt+0x39c>
  401c70:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401c74:	add	x8, x8, #0x1c8
  401c78:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  401c7c:	b	401a48 <tigetstr@plt+0x398>
  401c80:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  401c84:	ldrsw	x24, [x22, #632]
  401c88:	sub	w8, w23, #0x1
  401c8c:	cmp	w24, w8
  401c90:	b.ne	401cf0 <tigetstr@plt+0x640>  // b.any
  401c94:	bl	401580 <__ctype_b_loc@plt>
  401c98:	mov	x8, x0
  401c9c:	ldr	x0, [x21, x24, lsl #3]
  401ca0:	ldr	x8, [x8]
  401ca4:	ldrb	w9, [x0]
  401ca8:	ldrh	w8, [x8, x9, lsl #1]
  401cac:	add	w9, w24, #0x1
  401cb0:	str	w9, [x22, #632]
  401cb4:	tbnz	w8, #11, 401cfc <tigetstr@plt+0x64c>
  401cb8:	bl	401490 <getpwnam@plt>
  401cbc:	cbnz	x0, 401cf4 <tigetstr@plt+0x644>
  401cc0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x19, [x8, #616]
  401cc8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401ccc:	add	x1, x1, #0xf37
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	bl	401600 <dcgettext@plt>
  401cd8:	ldrsw	x8, [x22, #632]
  401cdc:	add	x8, x21, x8, lsl #3
  401ce0:	ldur	x2, [x8, #-8]
  401ce4:	b	4025f0 <tigetstr@plt+0xf40>
  401ce8:	bl	4017ec <tigetstr@plt+0x13c>
  401cec:	b	402578 <tigetstr@plt+0xec8>
  401cf0:	mov	x0, xzr
  401cf4:	mov	w21, #0x1                   	// #1
  401cf8:	b	401d1c <tigetstr@plt+0x66c>
  401cfc:	add	x1, sp, #0x60
  401d00:	mov	w2, #0xa                   	// #10
  401d04:	bl	401590 <strtol@plt>
  401d08:	ldr	x8, [sp, #96]
  401d0c:	ldrb	w8, [x8]
  401d10:	cbnz	w8, 402664 <tigetstr@plt+0xfb4>
  401d14:	mov	x21, x0
  401d18:	mov	x0, xzr
  401d1c:	ldr	w8, [x22, #632]
  401d20:	str	x0, [sp, #64]
  401d24:	cmp	w8, w23
  401d28:	b.ne	402664 <tigetstr@plt+0xfb4>  // b.any
  401d2c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401d30:	ldrb	w8, [x8, #668]
  401d34:	ldrsw	x9, [x26, #448]
  401d38:	ldrb	w10, [x25, #660]
  401d3c:	mov	w11, #0x2001                	// #8193
  401d40:	cmp	w8, #0x0
  401d44:	csinc	x22, x11, x9, ne  // ne = any
  401d48:	cmp	w10, #0x1
  401d4c:	b.ne	401d6c <tigetstr@plt+0x6bc>  // b.any
  401d50:	mov	x0, x22
  401d54:	bl	401450 <malloc@plt>
  401d58:	str	x0, [sp, #72]
  401d5c:	cbnz	x0, 401d70 <tigetstr@plt+0x6c0>
  401d60:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  401d64:	add	x0, x0, #0x542
  401d68:	b	402680 <tigetstr@plt+0xfd0>
  401d6c:	str	xzr, [sp, #72]
  401d70:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  401d74:	add	x0, x0, #0x549
  401d78:	bl	4013e0 <opendir@plt>
  401d7c:	cbz	x0, 402678 <tigetstr@plt+0xfc8>
  401d80:	mov	x25, x0
  401d84:	str	x21, [sp, #88]
  401d88:	bl	4014b0 <readdir@plt>
  401d8c:	cbz	x0, 402230 <tigetstr@plt+0xb80>
  401d90:	str	x22, [sp, #40]
  401d94:	adrp	x22, 404000 <tigetstr@plt+0x2950>
  401d98:	mov	w26, #0x1                   	// #1
  401d9c:	add	x22, x22, #0x549
  401da0:	add	x21, x0, #0x13
  401da4:	add	x1, sp, #0x78
  401da8:	mov	w2, #0xa                   	// #10
  401dac:	mov	x0, x21
  401db0:	bl	401590 <strtol@plt>
  401db4:	ldr	x8, [sp, #120]
  401db8:	cmp	x8, x21
  401dbc:	b.eq	401e7c <tigetstr@plt+0x7cc>  // b.none
  401dc0:	ldrb	w8, [x8]
  401dc4:	cbnz	w8, 401e7c <tigetstr@plt+0x7cc>
  401dc8:	mov	x23, x0
  401dcc:	mov	x0, x21
  401dd0:	bl	401370 <strlen@plt>
  401dd4:	add	x0, x0, #0xf
  401dd8:	bl	401450 <malloc@plt>
  401ddc:	cbz	x0, 402668 <tigetstr@plt+0xfb8>
  401de0:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401de4:	add	x1, x1, #0x54f
  401de8:	mov	x2, x22
  401dec:	mov	w3, w23
  401df0:	mov	x24, x0
  401df4:	bl	4013d0 <sprintf@plt>
  401df8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401dfc:	mov	x0, x24
  401e00:	add	x1, x1, #0xf90
  401e04:	bl	401440 <fopen@plt>
  401e08:	cbz	x0, 401e74 <tigetstr@plt+0x7c4>
  401e0c:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401e10:	mov	x21, x0
  401e14:	mov	x0, x24
  401e18:	add	x1, x1, #0x55a
  401e1c:	mov	x2, x22
  401e20:	mov	w3, w23
  401e24:	mov	x28, x22
  401e28:	bl	4013d0 <sprintf@plt>
  401e2c:	add	x1, sp, #0x2, lsl #12
  401e30:	add	x1, x1, #0x6e8
  401e34:	mov	x0, x24
  401e38:	bl	403980 <tigetstr@plt+0x22d0>
  401e3c:	tbnz	w0, #31, 402670 <tigetstr@plt+0xfc0>
  401e40:	add	x0, sp, #0x6e0
  401e44:	mov	w1, #0x1                   	// #1
  401e48:	mov	w2, #0x2000                	// #8192
  401e4c:	mov	x3, x21
  401e50:	bl	401530 <fread_unlocked@plt>
  401e54:	mov	x22, x0
  401e58:	mov	x0, x21
  401e5c:	bl	4016a0 <ferror@plt>
  401e60:	cbz	w0, 401e8c <tigetstr@plt+0x7dc>
  401e64:	mov	x0, x21
  401e68:	bl	401400 <fclose@plt>
  401e6c:	mov	w26, wzr
  401e70:	mov	x22, x28
  401e74:	mov	x0, x24
  401e78:	bl	4015a0 <free@plt>
  401e7c:	mov	x0, x25
  401e80:	bl	4014b0 <readdir@plt>
  401e84:	cbnz	x0, 401da0 <tigetstr@plt+0x6f0>
  401e88:	b	402234 <tigetstr@plt+0xb84>
  401e8c:	add	x8, sp, #0x6e0
  401e90:	add	x0, sp, #0x6e0
  401e94:	mov	w1, #0x28                  	// #40
  401e98:	strb	wzr, [x8, w22, sxtw]
  401e9c:	bl	4015c0 <strchr@plt>
  401ea0:	cbz	x0, 401e64 <tigetstr@plt+0x7b4>
  401ea4:	mov	w1, #0x29                  	// #41
  401ea8:	mov	x22, x0
  401eac:	bl	401500 <strrchr@plt>
  401eb0:	cbz	x0, 401e64 <tigetstr@plt+0x7b4>
  401eb4:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401eb8:	strb	wzr, [x0], #2
  401ebc:	add	x2, sp, #0x74
  401ec0:	add	x3, sp, #0x70
  401ec4:	add	x1, x1, #0x560
  401ec8:	bl	401610 <__isoc99_sscanf@plt>
  401ecc:	cmp	w0, #0x2
  401ed0:	b.ne	401e64 <tigetstr@plt+0x7b4>  // b.any
  401ed4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401ed8:	ldrb	w8, [x8, #696]
  401edc:	add	x9, x22, #0x1
  401ee0:	mov	x22, x28
  401ee4:	str	x9, [sp, #48]
  401ee8:	tbnz	w8, #0, 40215c <tigetstr@plt+0xaac>
  401eec:	mov	x0, x24
  401ef0:	bl	401370 <strlen@plt>
  401ef4:	add	x0, x0, #0xa
  401ef8:	bl	401450 <malloc@plt>
  401efc:	cbz	x0, 402668 <tigetstr@plt+0xfb8>
  401f00:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  401f04:	add	x1, x1, #0x56a
  401f08:	mov	x2, x24
  401f0c:	mov	x26, x0
  401f10:	bl	4013d0 <sprintf@plt>
  401f14:	mov	x0, x26
  401f18:	str	x26, [sp]
  401f1c:	bl	4013e0 <opendir@plt>
  401f20:	cbz	x0, 402154 <tigetstr@plt+0xaa4>
  401f24:	mov	x26, x0
  401f28:	bl	4014b0 <readdir@plt>
  401f2c:	cbz	x0, 40214c <tigetstr@plt+0xa9c>
  401f30:	ldr	w8, [sp, #9984]
  401f34:	str	w20, [sp, #12]
  401f38:	str	x26, [sp, #32]
  401f3c:	str	w8, [sp, #28]
  401f40:	add	x0, x0, #0x13
  401f44:	bl	401410 <atoi@plt>
  401f48:	cbz	w0, 40212c <tigetstr@plt+0xa7c>
  401f4c:	cmp	w0, w23
  401f50:	b.eq	40212c <tigetstr@plt+0xa7c>  // b.none
  401f54:	str	w0, [sp, #84]
  401f58:	mov	w0, #0x43                  	// #67
  401f5c:	bl	401450 <malloc@plt>
  401f60:	cbz	x0, 402668 <tigetstr@plt+0xfb8>
  401f64:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f68:	ldrb	w8, [x8, #692]
  401f6c:	mov	x26, x0
  401f70:	tbz	w8, #0, 402070 <tigetstr@plt+0x9c0>
  401f74:	str	x26, [sp, #16]
  401f78:	ldr	w26, [sp, #84]
  401f7c:	adrp	x20, 404000 <tigetstr@plt+0x2950>
  401f80:	add	x20, x20, #0x5a4
  401f84:	mov	x0, xzr
  401f88:	mov	x1, xzr
  401f8c:	mov	x2, x20
  401f90:	mov	x3, x22
  401f94:	mov	w4, w23
  401f98:	mov	w5, w26
  401f9c:	bl	4013f0 <snprintf@plt>
  401fa0:	sxtw	x8, w0
  401fa4:	mov	x27, x22
  401fa8:	add	x22, x8, #0x1
  401fac:	mov	x0, x22
  401fb0:	bl	401450 <malloc@plt>
  401fb4:	cbz	x0, 402668 <tigetstr@plt+0xfb8>
  401fb8:	mov	x1, x22
  401fbc:	mov	x2, x20
  401fc0:	mov	x3, x27
  401fc4:	mov	w4, w23
  401fc8:	mov	w5, w26
  401fcc:	str	x0, [sp, #56]
  401fd0:	bl	4013f0 <snprintf@plt>
  401fd4:	tbnz	w0, #31, 40213c <tigetstr@plt+0xa8c>
  401fd8:	sxtw	x8, w0
  401fdc:	cmp	x22, x8
  401fe0:	b.ls	40213c <tigetstr@plt+0xa8c>  // b.plast
  401fe4:	ldr	x0, [sp, #56]
  401fe8:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  401fec:	add	x1, x1, #0xf90
  401ff0:	bl	401440 <fopen@plt>
  401ff4:	ldr	w20, [sp, #12]
  401ff8:	ldr	x26, [sp, #16]
  401ffc:	cbz	x0, 402094 <tigetstr@plt+0x9e4>
  402000:	mov	x22, x0
  402004:	add	x0, sp, #0x2, lsl #12
  402008:	add	x0, x0, #0x768
  40200c:	mov	w1, #0x2000                	// #8192
  402010:	mov	x2, x22
  402014:	bl	4013c0 <fgets_unlocked@plt>
  402018:	cbz	x0, 40208c <tigetstr@plt+0x9dc>
  40201c:	add	x0, sp, #0x2, lsl #12
  402020:	add	x0, x0, #0x768
  402024:	mov	w1, #0x28                  	// #40
  402028:	bl	4015c0 <strchr@plt>
  40202c:	cbz	x0, 40208c <tigetstr@plt+0x9dc>
  402030:	mov	w1, #0x29                  	// #41
  402034:	mov	x27, x0
  402038:	bl	401500 <strrchr@plt>
  40203c:	cbz	x0, 40208c <tigetstr@plt+0x9dc>
  402040:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402044:	add	x3, x27, #0x1
  402048:	strb	wzr, [x0]
  40204c:	mov	w2, #0x40                  	// #64
  402050:	mov	x0, x26
  402054:	add	x1, x1, #0x59d
  402058:	bl	4013d0 <sprintf@plt>
  40205c:	mov	x0, x22
  402060:	bl	401400 <fclose@plt>
  402064:	ldr	x0, [sp, #56]
  402068:	bl	4015a0 <free@plt>
  40206c:	b	4020b4 <tigetstr@plt+0xa04>
  402070:	ldr	x3, [sp, #48]
  402074:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402078:	mov	w2, #0x40                  	// #64
  40207c:	mov	x0, x26
  402080:	add	x1, x1, #0x59d
  402084:	bl	4013d0 <sprintf@plt>
  402088:	b	4020b8 <tigetstr@plt+0xa08>
  40208c:	mov	x0, x22
  402090:	bl	401400 <fclose@plt>
  402094:	ldr	x0, [sp, #56]
  402098:	bl	4015a0 <free@plt>
  40209c:	ldr	x3, [sp, #48]
  4020a0:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  4020a4:	mov	w2, #0x40                  	// #64
  4020a8:	mov	x0, x26
  4020ac:	add	x1, x1, #0x59d
  4020b0:	bl	4013d0 <sprintf@plt>
  4020b4:	adrp	x27, 415000 <memcpy@GLIBC_2.17>
  4020b8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4020bc:	ldrb	w8, [x8, #660]
  4020c0:	ldr	w22, [sp, #112]
  4020c4:	cmp	w8, #0x1
  4020c8:	b.ne	4020f8 <tigetstr@plt+0xa48>  // b.any
  4020cc:	mov	x0, x26
  4020d0:	bl	401370 <strlen@plt>
  4020d4:	ldr	w1, [sp, #84]
  4020d8:	ldr	w4, [sp, #28]
  4020dc:	add	w6, w0, #0x1
  4020e0:	mov	w7, #0x1                   	// #1
  4020e4:	mov	x0, x26
  4020e8:	mov	w2, w23
  4020ec:	mov	w3, w22
  4020f0:	mov	x5, x26
  4020f4:	b	402118 <tigetstr@plt+0xa68>
  4020f8:	ldr	w1, [sp, #84]
  4020fc:	ldr	w4, [sp, #28]
  402100:	mov	w7, #0x1                   	// #1
  402104:	mov	x0, x26
  402108:	mov	w2, w23
  40210c:	mov	w3, w22
  402110:	mov	x5, xzr
  402114:	mov	w6, wzr
  402118:	bl	403138 <tigetstr@plt+0x1a88>
  40211c:	mov	x0, x26
  402120:	bl	4015a0 <free@plt>
  402124:	ldr	x26, [sp, #32]
  402128:	mov	x22, x28
  40212c:	mov	x0, x26
  402130:	bl	4014b0 <readdir@plt>
  402134:	cbnz	x0, 401f40 <tigetstr@plt+0x890>
  402138:	b	40214c <tigetstr@plt+0xa9c>
  40213c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402140:	add	x0, x0, #0x5b7
  402144:	bl	4013a0 <perror@plt>
  402148:	b	401fe4 <tigetstr@plt+0x934>
  40214c:	mov	x0, x26
  402150:	bl	4014d0 <closedir@plt>
  402154:	ldr	x0, [sp]
  402158:	bl	4015a0 <free@plt>
  40215c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402160:	ldrb	w8, [x8, #660]
  402164:	tbz	w8, #0, 4021d4 <tigetstr@plt+0xb24>
  402168:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  40216c:	mov	x0, x24
  402170:	add	x1, x1, #0x572
  402174:	mov	x2, x22
  402178:	mov	w3, w23
  40217c:	bl	4013d0 <sprintf@plt>
  402180:	mov	x0, x24
  402184:	mov	w1, wzr
  402188:	bl	401460 <open@plt>
  40218c:	tbnz	w0, #31, 4021f0 <tigetstr@plt+0xb40>
  402190:	ldr	x1, [sp, #72]
  402194:	ldr	x2, [sp, #40]
  402198:	mov	w22, w0
  40219c:	bl	4015d0 <read@plt>
  4021a0:	mov	x26, x0
  4021a4:	mov	w0, w22
  4021a8:	bl	4014f0 <close@plt>
  4021ac:	tbnz	w26, #31, 4021f0 <tigetstr@plt+0xb40>
  4021b0:	ldr	x8, [sp, #40]
  4021b4:	cmp	w26, w8
  4021b8:	cset	w8, ge  // ge = tcont
  4021bc:	subs	w8, w26, w8
  4021c0:	b.eq	40220c <tigetstr@plt+0xb5c>  // b.none
  4021c4:	ldr	x5, [sp, #72]
  4021c8:	add	w6, w8, #0x1
  4021cc:	strb	wzr, [x5, w8, sxtw]
  4021d0:	b	402214 <tigetstr@plt+0xb64>
  4021d4:	ldp	w3, w2, [sp, #112]
  4021d8:	ldr	w4, [sp, #9984]
  4021dc:	ldr	x0, [sp, #48]
  4021e0:	mov	w1, w23
  4021e4:	mov	x5, xzr
  4021e8:	mov	w6, wzr
  4021ec:	b	402224 <tigetstr@plt+0xb74>
  4021f0:	mov	x0, x21
  4021f4:	bl	401400 <fclose@plt>
  4021f8:	mov	x0, x24
  4021fc:	bl	4015a0 <free@plt>
  402200:	mov	w26, wzr
  402204:	mov	x22, x28
  402208:	b	401e7c <tigetstr@plt+0x7cc>
  40220c:	ldr	x5, [sp, #72]
  402210:	mov	w6, wzr
  402214:	ldp	w3, w2, [sp, #112]
  402218:	ldr	w4, [sp, #9984]
  40221c:	ldr	x0, [sp, #48]
  402220:	mov	w1, w23
  402224:	mov	w7, wzr
  402228:	bl	403138 <tigetstr@plt+0x1a88>
  40222c:	b	401e64 <tigetstr@plt+0x7b4>
  402230:	mov	w26, #0x1                   	// #1
  402234:	mov	x0, x25
  402238:	bl	4014d0 <closedir@plt>
  40223c:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  402240:	ldr	x21, [x22, #712]
  402244:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  402248:	cbz	x21, 402264 <tigetstr@plt+0xbb4>
  40224c:	mov	x23, x21
  402250:	ldr	w8, [x23, #84]
  402254:	cmp	w8, #0x1
  402258:	b.eq	402280 <tigetstr@plt+0xbd0>  // b.none
  40225c:	ldr	x23, [x23, #184]
  402260:	cbnz	x23, 402250 <tigetstr@plt+0xba0>
  402264:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402268:	add	x0, x0, #0x5d0
  40226c:	mov	w1, #0x1                   	// #1
  402270:	mov	w2, wzr
  402274:	bl	4033c0 <tigetstr@plt+0x1d10>
  402278:	ldr	x21, [x22, #712]
  40227c:	mov	x23, x0
  402280:	cbz	x21, 4022b0 <tigetstr@plt+0xc00>
  402284:	ldr	w8, [x21, #84]
  402288:	cmp	w8, #0x2
  40228c:	b.cc	4022a8 <tigetstr@plt+0xbf8>  // b.lo, b.ul, b.last
  402290:	ldr	x8, [x21, #176]
  402294:	cbnz	x8, 4022a8 <tigetstr@plt+0xbf8>
  402298:	mov	x0, x23
  40229c:	mov	x1, x21
  4022a0:	bl	4034d8 <tigetstr@plt+0x1e28>
  4022a4:	str	x23, [x21, #176]
  4022a8:	ldr	x21, [x21, #184]
  4022ac:	cbnz	x21, 402284 <tigetstr@plt+0xbd4>
  4022b0:	ldrb	w8, [x24, #660]
  4022b4:	cmp	w8, #0x1
  4022b8:	b.ne	4022c4 <tigetstr@plt+0xc14>  // b.any
  4022bc:	ldr	x0, [sp, #72]
  4022c0:	bl	4015a0 <free@plt>
  4022c4:	cbnz	w26, 40268c <tigetstr@plt+0xfdc>
  4022c8:	ldr	x21, [x22, #712]
  4022cc:	cbz	x21, 402330 <tigetstr@plt+0xc80>
  4022d0:	ldr	x10, [sp, #88]
  4022d4:	mov	x8, x21
  4022d8:	ldr	w9, [x8, #84]
  4022dc:	cmp	w9, w20
  4022e0:	b.eq	4022f0 <tigetstr@plt+0xc40>  // b.none
  4022e4:	ldr	x8, [x8, #184]
  4022e8:	cbnz	x8, 4022d8 <tigetstr@plt+0xc28>
  4022ec:	b	402304 <tigetstr@plt+0xc54>
  4022f0:	ldrb	w9, [x8, #160]
  4022f4:	orr	w9, w9, #0x1
  4022f8:	strb	w9, [x8, #160]
  4022fc:	ldr	x8, [x8, #176]
  402300:	cbnz	x8, 4022f0 <tigetstr@plt+0xc40>
  402304:	ldrb	w9, [x27, #684]
  402308:	cmp	w9, #0x0
  40230c:	csinc	w8, w10, wzr, eq  // eq = none
  402310:	cbz	x21, 402388 <tigetstr@plt+0xcd8>
  402314:	cbz	w9, 402388 <tigetstr@plt+0xcd8>
  402318:	ldr	w8, [x21, #84]
  40231c:	cmp	w8, w10
  402320:	b.eq	402344 <tigetstr@plt+0xc94>  // b.none
  402324:	ldr	x21, [x21, #184]
  402328:	cbnz	x21, 402318 <tigetstr@plt+0xc68>
  40232c:	b	402384 <tigetstr@plt+0xcd4>
  402330:	ldrb	w8, [x27, #684]
  402334:	cmp	w8, #0x0
  402338:	ldr	x8, [sp, #88]
  40233c:	csinc	w8, w8, wzr, eq  // eq = none
  402340:	b	402388 <tigetstr@plt+0xcd8>
  402344:	ldr	x8, [x21, #176]
  402348:	cbz	x8, 402384 <tigetstr@plt+0xcd4>
  40234c:	ldr	x0, [x8, #168]
  402350:	mov	x20, x8
  402354:	cbz	x0, 402368 <tigetstr@plt+0xcb8>
  402358:	ldr	x23, [x0, #8]
  40235c:	bl	4015a0 <free@plt>
  402360:	mov	x0, x23
  402364:	cbnz	x23, 402358 <tigetstr@plt+0xca8>
  402368:	mov	x0, x20
  40236c:	mov	x1, x21
  402370:	str	xzr, [x20, #168]
  402374:	bl	4034d8 <tigetstr@plt+0x1e28>
  402378:	ldr	x8, [x20, #176]
  40237c:	mov	x21, x20
  402380:	cbnz	x8, 40234c <tigetstr@plt+0xc9c>
  402384:	mov	w8, #0x1                   	// #1
  402388:	cmp	w19, #0x7
  40238c:	b.ne	4023dc <tigetstr@plt+0xd2c>  // b.any
  402390:	ldr	x0, [x22, #712]
  402394:	ldr	x9, [sp, #64]
  402398:	cbz	x9, 402480 <tigetstr@plt+0xdd0>
  40239c:	cbz	x0, 4023b4 <tigetstr@plt+0xd04>
  4023a0:	ldr	w8, [x0, #84]
  4023a4:	cmp	w8, #0x1
  4023a8:	b.eq	4023b4 <tigetstr@plt+0xd04>  // b.none
  4023ac:	ldr	x0, [x0, #184]
  4023b0:	cbnz	x0, 4023a0 <tigetstr@plt+0xcf0>
  4023b4:	ldr	w1, [x9, #16]
  4023b8:	bl	4030a0 <tigetstr@plt+0x19f0>
  4023bc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4023c0:	ldrb	w8, [x8, #704]
  4023c4:	tbnz	w8, #0, 4024b4 <tigetstr@plt+0xe04>
  4023c8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4023cc:	ldr	x19, [x8, #616]
  4023d0:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4023d4:	add	x1, x1, #0xf4e
  4023d8:	b	402640 <tigetstr@plt+0xf90>
  4023dc:	add	x2, sp, #0x68
  4023e0:	mov	x0, xzr
  4023e4:	mov	w1, w19
  4023e8:	bl	402720 <tigetstr@plt+0x1070>
  4023ec:	ldr	x19, [sp, #104]
  4023f0:	cbz	x19, 4024b8 <tigetstr@plt+0xe08>
  4023f4:	add	x8, sp, #0x2, lsl #12
  4023f8:	add	x8, x8, #0x768
  4023fc:	adrp	x20, 404000 <tigetstr@plt+0x2950>
  402400:	orr	x21, x8, #0x1
  402404:	add	x20, x20, #0x5d2
  402408:	mov	x23, x19
  40240c:	ldr	x3, [x23]
  402410:	add	x0, sp, #0x2, lsl #12
  402414:	add	x0, x0, #0x768
  402418:	mov	w1, #0xe                   	// #14
  40241c:	mov	x2, x20
  402420:	bl	4013f0 <snprintf@plt>
  402424:	add	x8, sp, #0x1, lsl #12
  402428:	add	x8, x8, #0x769
  40242c:	ldrb	w0, [x8, #4095]
  402430:	cbz	w0, 402444 <tigetstr@plt+0xd94>
  402434:	mov	x24, x21
  402438:	bl	4035a0 <tigetstr@plt+0x1ef0>
  40243c:	ldrb	w0, [x24], #1
  402440:	cbnz	w0, 402438 <tigetstr@plt+0xd88>
  402444:	ldr	x24, [x23, #8]
  402448:	cbz	x24, 402474 <tigetstr@plt+0xdc4>
  40244c:	ldr	x0, [x24]
  402450:	mov	w2, #0x1                   	// #1
  402454:	mov	w3, #0x1                   	// #1
  402458:	mov	w4, #0x1                   	// #1
  40245c:	mov	w1, wzr
  402460:	mov	w5, wzr
  402464:	mov	w6, wzr
  402468:	bl	402894 <tigetstr@plt+0x11e4>
  40246c:	ldr	x24, [x24, #8]
  402470:	cbnz	x24, 40244c <tigetstr@plt+0xd9c>
  402474:	ldr	x23, [x23, #16]
  402478:	cbnz	x23, 40240c <tigetstr@plt+0xd5c>
  40247c:	b	4024b8 <tigetstr@plt+0xe08>
  402480:	cbz	x0, 402498 <tigetstr@plt+0xde8>
  402484:	ldr	w9, [x0, #84]
  402488:	cmp	w9, w8
  40248c:	b.eq	402498 <tigetstr@plt+0xde8>  // b.none
  402490:	ldr	x0, [x0, #184]
  402494:	cbnz	x0, 402484 <tigetstr@plt+0xdd4>
  402498:	mov	w2, #0x1                   	// #1
  40249c:	mov	w3, #0x1                   	// #1
  4024a0:	mov	w4, #0x1                   	// #1
  4024a4:	mov	w1, wzr
  4024a8:	mov	w5, wzr
  4024ac:	mov	w6, wzr
  4024b0:	bl	402894 <tigetstr@plt+0x11e4>
  4024b4:	mov	x19, xzr
  4024b8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4024bc:	ldr	x0, [x20, #728]
  4024c0:	cbz	x0, 4024cc <tigetstr@plt+0xe1c>
  4024c4:	bl	4015a0 <free@plt>
  4024c8:	str	xzr, [x20, #728]
  4024cc:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4024d0:	ldr	x0, [x20, #736]
  4024d4:	cbz	x0, 4024e0 <tigetstr@plt+0xe30>
  4024d8:	bl	4015a0 <free@plt>
  4024dc:	str	xzr, [x20, #736]
  4024e0:	ldr	x20, [x22, #712]
  4024e4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4024e8:	str	wzr, [x8, #744]
  4024ec:	cbz	x20, 402534 <tigetstr@plt+0xe84>
  4024f0:	ldr	x0, [x20, #168]
  4024f4:	ldr	x21, [x20, #184]
  4024f8:	cbz	x0, 40250c <tigetstr@plt+0xe5c>
  4024fc:	ldr	x23, [x0, #8]
  402500:	bl	4015a0 <free@plt>
  402504:	mov	x0, x23
  402508:	cbnz	x23, 4024fc <tigetstr@plt+0xe4c>
  40250c:	ldr	x8, [x20, #72]
  402510:	cbz	x8, 402524 <tigetstr@plt+0xe74>
  402514:	ldr	x0, [x8]
  402518:	bl	4015a0 <free@plt>
  40251c:	ldr	x0, [x20, #72]
  402520:	bl	4015a0 <free@plt>
  402524:	mov	x0, x20
  402528:	bl	4015a0 <free@plt>
  40252c:	mov	x20, x21
  402530:	cbnz	x21, 4024f0 <tigetstr@plt+0xe40>
  402534:	str	xzr, [x22, #712]
  402538:	cbz	x19, 402564 <tigetstr@plt+0xeb4>
  40253c:	ldp	x0, x20, [x19, #8]
  402540:	cbz	x0, 402554 <tigetstr@plt+0xea4>
  402544:	ldr	x21, [x0, #8]
  402548:	bl	4015a0 <free@plt>
  40254c:	mov	x0, x21
  402550:	cbnz	x21, 402544 <tigetstr@plt+0xe94>
  402554:	mov	x0, x19
  402558:	bl	4015a0 <free@plt>
  40255c:	mov	x19, x20
  402560:	cbnz	x20, 40253c <tigetstr@plt+0xe8c>
  402564:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402568:	ldrb	w8, [x8, #656]
  40256c:	str	xzr, [sp, #104]
  402570:	cmp	w8, #0x1
  402574:	b.eq	402600 <tigetstr@plt+0xf50>  // b.none
  402578:	mov	w0, wzr
  40257c:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  402580:	ldur	x8, [x29, #-16]
  402584:	ldr	x9, [x9, #3536]
  402588:	cmp	x9, x8
  40258c:	b.ne	402660 <tigetstr@plt+0xfb0>  // b.any
  402590:	add	sp, sp, #0x4, lsl #12
  402594:	add	sp, sp, #0x780
  402598:	ldp	x20, x19, [sp, #80]
  40259c:	ldp	x22, x21, [sp, #64]
  4025a0:	ldp	x24, x23, [sp, #48]
  4025a4:	ldp	x26, x25, [sp, #32]
  4025a8:	ldp	x28, x27, [sp, #16]
  4025ac:	ldp	x29, x30, [sp], #96
  4025b0:	ret
  4025b4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4025b8:	ldr	x19, [x8, #616]
  4025bc:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4025c0:	add	x1, x1, #0xed9
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	b	402648 <tigetstr@plt+0xf98>
  4025cc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4025d0:	ldr	x19, [x8, #616]
  4025d4:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  4025d8:	add	x1, x1, #0xf0b
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	401600 <dcgettext@plt>
  4025e8:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4025ec:	ldr	x2, [x8, #624]
  4025f0:	mov	x1, x0
  4025f4:	mov	x0, x19
  4025f8:	bl	401670 <fprintf@plt>
  4025fc:	b	402658 <tigetstr@plt+0xfa8>
  402600:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402604:	ldr	x19, [x8, #616]
  402608:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  40260c:	add	x1, x1, #0xf63
  402610:	mov	w2, #0x5                   	// #5
  402614:	mov	x0, xzr
  402618:	bl	401600 <dcgettext@plt>
  40261c:	mov	x1, x0
  402620:	mov	x0, x19
  402624:	bl	401670 <fprintf@plt>
  402628:	bl	4015b0 <getchar@plt>
  40262c:	b	402578 <tigetstr@plt+0xec8>
  402630:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402634:	ldr	x19, [x8, #616]
  402638:	adrp	x1, 403000 <tigetstr@plt+0x1950>
  40263c:	add	x1, x1, #0xeea
  402640:	mov	w2, #0x5                   	// #5
  402644:	mov	x0, xzr
  402648:	bl	401600 <dcgettext@plt>
  40264c:	mov	x1, x0
  402650:	mov	x0, x19
  402654:	bl	401670 <fprintf@plt>
  402658:	mov	w0, #0x1                   	// #1
  40265c:	b	40257c <tigetstr@plt+0xecc>
  402660:	bl	4014e0 <__stack_chk_fail@plt>
  402664:	bl	4026c0 <tigetstr@plt+0x1010>
  402668:	mov	w0, #0x2                   	// #2
  40266c:	bl	401380 <exit@plt>
  402670:	mov	x0, x24
  402674:	b	402680 <tigetstr@plt+0xfd0>
  402678:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  40267c:	add	x0, x0, #0x549
  402680:	bl	4013a0 <perror@plt>
  402684:	mov	w0, #0x1                   	// #1
  402688:	bl	401380 <exit@plt>
  40268c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402690:	ldr	x19, [x8, #616]
  402694:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  402698:	add	x1, x1, #0x580
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	bl	401600 <dcgettext@plt>
  4026a8:	adrp	x2, 404000 <tigetstr@plt+0x2950>
  4026ac:	mov	x1, x0
  4026b0:	add	x2, x2, #0x549
  4026b4:	mov	x0, x19
  4026b8:	bl	401670 <fprintf@plt>
  4026bc:	b	402684 <tigetstr@plt+0xfd4>
  4026c0:	stp	x29, x30, [sp, #-32]!
  4026c4:	stp	x20, x19, [sp, #16]
  4026c8:	mov	x29, sp
  4026cc:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4026d0:	ldr	x19, [x20, #616]
  4026d4:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  4026d8:	add	x1, x1, #0xd
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401600 <dcgettext@plt>
  4026e8:	mov	x1, x0
  4026ec:	mov	x0, x19
  4026f0:	bl	401670 <fprintf@plt>
  4026f4:	ldr	x19, [x20, #616]
  4026f8:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  4026fc:	add	x1, x1, #0x4c7
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401600 <dcgettext@plt>
  40270c:	mov	x1, x0
  402710:	mov	x0, x19
  402714:	bl	401670 <fprintf@plt>
  402718:	mov	w0, #0x1                   	// #1
  40271c:	bl	401380 <exit@plt>
  402720:	stp	x29, x30, [sp, #-64]!
  402724:	stp	x24, x23, [sp, #16]
  402728:	stp	x22, x21, [sp, #32]
  40272c:	stp	x20, x19, [sp, #48]
  402730:	mov	x29, sp
  402734:	mov	x19, x2
  402738:	mov	w20, w1
  40273c:	mov	x21, x0
  402740:	cbz	x0, 402790 <tigetstr@plt+0x10e0>
  402744:	ldr	x8, [x21, #176]
  402748:	add	x22, x21, w20, uxtw #3
  40274c:	cbz	x8, 402764 <tigetstr@plt+0x10b4>
  402750:	add	x8, x8, w20, uxtw #3
  402754:	ldr	x8, [x8, #104]
  402758:	ldr	x9, [x22, #104]
  40275c:	cmp	x8, x9
  402760:	b.eq	40284c <tigetstr@plt+0x119c>  // b.none
  402764:	ldr	x23, [x19]
  402768:	cbz	x23, 4027b4 <tigetstr@plt+0x1104>
  40276c:	ldr	x8, [x22, #104]
  402770:	mov	x9, x23
  402774:	mov	x24, x9
  402778:	ldr	x9, [x9]
  40277c:	cmp	x9, x8
  402780:	b.eq	4027e4 <tigetstr@plt+0x1134>  // b.none
  402784:	ldr	x9, [x24, #16]
  402788:	cbnz	x9, 402774 <tigetstr@plt+0x10c4>
  40278c:	b	4027b8 <tigetstr@plt+0x1108>
  402790:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402794:	ldr	x21, [x8, #712]
  402798:	cbz	x21, 40286c <tigetstr@plt+0x11bc>
  40279c:	ldr	w8, [x21, #84]
  4027a0:	cmp	w8, #0x1
  4027a4:	b.eq	402744 <tigetstr@plt+0x1094>  // b.none
  4027a8:	ldr	x21, [x21, #184]
  4027ac:	cbnz	x21, 40279c <tigetstr@plt+0x10ec>
  4027b0:	b	40286c <tigetstr@plt+0x11bc>
  4027b4:	mov	x24, xzr
  4027b8:	mov	w0, #0x18                  	// #24
  4027bc:	bl	401450 <malloc@plt>
  4027c0:	cbz	x0, 402880 <tigetstr@plt+0x11d0>
  4027c4:	stp	xzr, xzr, [x0, #8]
  4027c8:	ldr	x8, [x22, #104]
  4027cc:	add	x9, x24, #0x10
  4027d0:	cmp	x23, #0x0
  4027d4:	csel	x9, x19, x9, eq  // eq = none
  4027d8:	mov	x24, x0
  4027dc:	str	x8, [x0]
  4027e0:	str	x0, [x9]
  4027e4:	add	x8, x24, #0x8
  4027e8:	ldr	x9, [x8]
  4027ec:	mov	x22, x8
  4027f0:	add	x8, x9, #0x8
  4027f4:	cbnz	x9, 4027e8 <tigetstr@plt+0x1138>
  4027f8:	mov	w0, #0x10                  	// #16
  4027fc:	bl	401450 <malloc@plt>
  402800:	str	x0, [x22]
  402804:	cbz	x0, 402880 <tigetstr@plt+0x11d0>
  402808:	str	x21, [x0]
  40280c:	ldr	x8, [x22]
  402810:	str	xzr, [x8, #8]
  402814:	ldr	x8, [x21, #176]
  402818:	cbz	x8, 40284c <tigetstr@plt+0x119c>
  40281c:	add	x8, x8, #0xa8
  402820:	ldr	x0, [x8]
  402824:	cbz	x0, 402848 <tigetstr@plt+0x1198>
  402828:	mov	x22, x8
  40282c:	mov	x8, x0
  402830:	ldr	x9, [x8], #8
  402834:	cmp	x9, x21
  402838:	b.ne	402820 <tigetstr@plt+0x1170>  // b.any
  40283c:	ldr	x23, [x0, #8]
  402840:	bl	4015a0 <free@plt>
  402844:	str	x23, [x22]
  402848:	str	xzr, [x21, #176]
  40284c:	ldr	x8, [x21, #168]
  402850:	cbz	x8, 40286c <tigetstr@plt+0x11bc>
  402854:	ldp	x0, x21, [x8]
  402858:	mov	w1, w20
  40285c:	mov	x2, x19
  402860:	bl	402720 <tigetstr@plt+0x1070>
  402864:	mov	x8, x21
  402868:	cbnz	x21, 402854 <tigetstr@plt+0x11a4>
  40286c:	ldp	x20, x19, [sp, #48]
  402870:	ldp	x22, x21, [sp, #32]
  402874:	ldp	x24, x23, [sp, #16]
  402878:	ldp	x29, x30, [sp], #64
  40287c:	ret
  402880:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402884:	add	x0, x0, #0x542
  402888:	bl	4013a0 <perror@plt>
  40288c:	mov	w0, #0x1                   	// #1
  402890:	bl	401380 <exit@plt>
  402894:	sub	sp, sp, #0x90
  402898:	stp	x29, x30, [sp, #48]
  40289c:	stp	x28, x27, [sp, #64]
  4028a0:	stp	x26, x25, [sp, #80]
  4028a4:	stp	x24, x23, [sp, #96]
  4028a8:	stp	x22, x21, [sp, #112]
  4028ac:	stp	x20, x19, [sp, #128]
  4028b0:	add	x29, sp, #0x30
  4028b4:	stur	w4, [x29, #-4]
  4028b8:	tbnz	w6, #31, 40306c <tigetstr@plt+0x19bc>
  4028bc:	mov	x19, x0
  4028c0:	cbz	x0, 403040 <tigetstr@plt+0x1990>
  4028c4:	mov	w20, w6
  4028c8:	mov	w23, w2
  4028cc:	str	w5, [sp, #12]
  4028d0:	stur	x1, [x29, #-16]
  4028d4:	cbnz	w3, 402980 <tigetstr@plt+0x12d0>
  4028d8:	ldur	x8, [x29, #-16]
  4028dc:	subs	w25, w8, #0x1
  4028e0:	b.lt	402980 <tigetstr@plt+0x12d0>  // b.tstop
  4028e4:	ldur	x8, [x29, #-16]
  4028e8:	mov	x26, xzr
  4028ec:	adrp	x28, 415000 <memcpy@GLIBC_2.17>
  4028f0:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  4028f4:	mov	w27, w8
  4028f8:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4028fc:	ldr	x8, [x28, #728]
  402900:	ldr	w8, [x8, x26, lsl #2]
  402904:	adds	w22, w8, #0x1
  402908:	b.cs	40291c <tigetstr@plt+0x126c>  // b.hs, b.nlast
  40290c:	mov	w0, #0x20                  	// #32
  402910:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402914:	subs	w22, w22, #0x1
  402918:	b.ne	40290c <tigetstr@plt+0x125c>  // b.any
  40291c:	cmp	x26, x25
  402920:	b.ne	402938 <tigetstr@plt+0x1288>  // b.any
  402924:	ldr	x8, [x24, #504]
  402928:	ldur	w9, [x29, #-4]
  40292c:	cbz	w9, 402954 <tigetstr@plt+0x12a4>
  402930:	add	x8, x8, #0x18
  402934:	b	402958 <tigetstr@plt+0x12a8>
  402938:	ldr	x8, [x21, #736]
  40293c:	add	x8, x8, x26, lsl #2
  402940:	ldr	w9, [x8, #4]
  402944:	ldr	x8, [x24, #504]
  402948:	cbz	w9, 402958 <tigetstr@plt+0x12a8>
  40294c:	add	x8, x8, #0x10
  402950:	b	402958 <tigetstr@plt+0x12a8>
  402954:	add	x8, x8, #0x8
  402958:	ldr	x8, [x8]
  40295c:	ldrb	w0, [x8]
  402960:	cbz	w0, 402974 <tigetstr@plt+0x12c4>
  402964:	add	x22, x8, #0x1
  402968:	bl	4035a0 <tigetstr@plt+0x1ef0>
  40296c:	ldrb	w0, [x22], #1
  402970:	cbnz	w0, 402968 <tigetstr@plt+0x12b8>
  402974:	add	x26, x26, #0x1
  402978:	cmp	x26, x27
  40297c:	b.ne	4028fc <tigetstr@plt+0x124c>  // b.any
  402980:	cmp	w23, #0x1
  402984:	b.gt	402990 <tigetstr@plt+0x12e0>
  402988:	str	wzr, [sp, #20]
  40298c:	b	4029cc <tigetstr@plt+0x131c>
  402990:	mov	w0, w23
  402994:	bl	403654 <tigetstr@plt+0x1fa4>
  402998:	adrp	x24, 404000 <tigetstr@plt+0x2950>
  40299c:	mov	w23, w0
  4029a0:	mov	x21, xzr
  4029a4:	mov	w0, #0x2a                  	// #42
  4029a8:	add	x24, x24, #0x62a
  4029ac:	add	x22, x24, x21
  4029b0:	bl	4035a0 <tigetstr@plt+0x1ef0>
  4029b4:	ldrb	w0, [x22, #1]
  4029b8:	add	x21, x21, #0x1
  4029bc:	cmp	x21, #0x2
  4029c0:	b.ne	4029ac <tigetstr@plt+0x12fc>  // b.any
  4029c4:	add	w8, w23, #0x2
  4029c8:	str	w8, [sp, #20]
  4029cc:	ldrb	w8, [x19, #160]
  4029d0:	tbz	w8, #0, 4029f8 <tigetstr@plt+0x1348>
  4029d4:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4029d8:	add	x0, x0, #0x62d
  4029dc:	mov	x1, xzr
  4029e0:	bl	4015f0 <tgetstr@plt>
  4029e4:	cbz	x0, 4029f8 <tigetstr@plt+0x1348>
  4029e8:	adrp	x2, 401000 <memcpy@plt-0x360>
  4029ec:	add	x2, x2, #0x650
  4029f0:	mov	w1, #0x1                   	// #1
  4029f4:	bl	4013b0 <tputs@plt>
  4029f8:	adrp	x23, 415000 <memcpy@GLIBC_2.17>
  4029fc:	ldrb	w24, [x23, #660]
  402a00:	cmp	w24, #0x1
  402a04:	b.ne	402a18 <tigetstr@plt+0x1368>  // b.any
  402a08:	ldr	w8, [x19, #80]
  402a0c:	tbz	w8, #31, 402a18 <tigetstr@plt+0x1368>
  402a10:	mov	w0, #0x28                  	// #40
  402a14:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402a18:	mov	x0, x19
  402a1c:	bl	403710 <tigetstr@plt+0x2060>
  402a20:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402a24:	ldrb	w8, [x8, #676]
  402a28:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402a2c:	ldr	w26, [x9, #608]
  402a30:	mov	w25, w0
  402a34:	cmp	w8, #0x1
  402a38:	mov	w21, w24
  402a3c:	b.ne	402a60 <tigetstr@plt+0x13b0>  // b.any
  402a40:	cmp	w24, #0x0
  402a44:	mov	w9, #0x28                  	// #40
  402a48:	mov	w10, #0x2c                  	// #44
  402a4c:	csel	w0, w10, w9, ne  // ne = any
  402a50:	cinc	w21, w8, ne  // ne = any
  402a54:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402a58:	ldr	w0, [x19, #84]
  402a5c:	bl	403654 <tigetstr@plt+0x1fa4>
  402a60:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402a64:	ldrb	w8, [x8, #680]
  402a68:	cmp	w8, #0x1
  402a6c:	b.ne	402a94 <tigetstr@plt+0x13e4>  // b.any
  402a70:	cmp	w21, #0x0
  402a74:	mov	w8, #0x2c                  	// #44
  402a78:	mov	w9, #0x28                  	// #40
  402a7c:	csel	w0, w9, w8, eq  // eq = none
  402a80:	add	w22, w21, #0x1
  402a84:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402a88:	ldr	w0, [x19, #88]
  402a8c:	bl	403654 <tigetstr@plt+0x1fa4>
  402a90:	mov	w21, w22
  402a94:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402a98:	ldrb	w8, [x8, #700]
  402a9c:	stur	w24, [x29, #-20]
  402aa0:	str	w25, [sp, #24]
  402aa4:	str	w26, [sp, #16]
  402aa8:	cmp	w8, #0x1
  402aac:	b.ne	402ac0 <tigetstr@plt+0x1410>  // b.any
  402ab0:	ldr	w8, [x19, #92]
  402ab4:	ldr	w9, [sp, #12]
  402ab8:	cmp	w8, w9
  402abc:	b.ne	402c70 <tigetstr@plt+0x15c0>  // b.any
  402ac0:	mov	w26, w21
  402ac4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402ac8:	ldrb	w8, [x8, #688]
  402acc:	cmp	w8, #0x1
  402ad0:	b.ne	402b50 <tigetstr@plt+0x14a0>  // b.any
  402ad4:	ldr	x8, [x19, #176]
  402ad8:	cbz	x8, 402b50 <tigetstr@plt+0x14a0>
  402adc:	adrp	x28, 403000 <tigetstr@plt+0x1950>
  402ae0:	mov	x21, xzr
  402ae4:	mov	w27, #0x2c                  	// #44
  402ae8:	mov	w25, #0x28                  	// #40
  402aec:	add	x28, x28, #0xa08
  402af0:	add	x8, x19, x21, lsl #3
  402af4:	ldr	x8, [x8, #104]
  402af8:	cbz	x8, 402b44 <tigetstr@plt+0x1494>
  402afc:	ldr	x9, [x19, #176]
  402b00:	add	x9, x9, x21, lsl #3
  402b04:	ldr	x9, [x9, #104]
  402b08:	cbz	x9, 402b44 <tigetstr@plt+0x1494>
  402b0c:	cmp	x8, x9
  402b10:	b.eq	402b44 <tigetstr@plt+0x1494>  // b.none
  402b14:	cmp	w26, #0x0
  402b18:	csel	w0, w25, w27, eq  // eq = none
  402b1c:	add	w24, w26, #0x1
  402b20:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402b24:	ldr	x8, [x28, x21, lsl #3]
  402b28:	ldrb	w0, [x8]
  402b2c:	cbz	w0, 402b40 <tigetstr@plt+0x1490>
  402b30:	add	x22, x8, #0x1
  402b34:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402b38:	ldrb	w0, [x22], #1
  402b3c:	cbnz	w0, 402b34 <tigetstr@plt+0x1484>
  402b40:	mov	w26, w24
  402b44:	add	x21, x21, #0x1
  402b48:	cmp	x21, #0x7
  402b4c:	b.ne	402af0 <tigetstr@plt+0x1440>  // b.any
  402b50:	ldur	w27, [x29, #-20]
  402b54:	cbz	w27, 402b68 <tigetstr@plt+0x14b8>
  402b58:	ldrb	w8, [x23, #660]
  402b5c:	cbz	w8, 402b68 <tigetstr@plt+0x14b8>
  402b60:	ldr	w8, [x19, #80]
  402b64:	tbnz	w8, #31, 402b70 <tigetstr@plt+0x14c0>
  402b68:	cbz	w26, 402b78 <tigetstr@plt+0x14c8>
  402b6c:	cbnz	w27, 402b78 <tigetstr@plt+0x14c8>
  402b70:	mov	w0, #0x29                  	// #41
  402b74:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402b78:	ldrb	w8, [x19, #160]
  402b7c:	ldur	x28, [x29, #-16]
  402b80:	tbz	w8, #0, 402ba8 <tigetstr@plt+0x14f8>
  402b84:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  402b88:	add	x0, x0, #0x630
  402b8c:	mov	x1, xzr
  402b90:	bl	4015f0 <tgetstr@plt>
  402b94:	cbz	x0, 402ba8 <tigetstr@plt+0x14f8>
  402b98:	adrp	x2, 401000 <memcpy@plt-0x360>
  402b9c:	add	x2, x2, #0x650
  402ba0:	mov	w1, #0x1                   	// #1
  402ba4:	bl	4013b0 <tputs@plt>
  402ba8:	ldrb	w8, [x23, #660]
  402bac:	adrp	x26, 415000 <memcpy@GLIBC_2.17>
  402bb0:	cmp	w8, #0x1
  402bb4:	b.ne	402ce4 <tigetstr@plt+0x1634>  // b.any
  402bb8:	ldr	w8, [x19, #80]
  402bbc:	cmp	w8, #0x1
  402bc0:	b.lt	402cec <tigetstr@plt+0x163c>  // b.tstop
  402bc4:	mov	x22, x23
  402bc8:	mov	x24, xzr
  402bcc:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  402bd0:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  402bd4:	mov	w23, #0x4                   	// #4
  402bd8:	sub	w8, w8, #0x1
  402bdc:	cmp	x24, w8, sxtw
  402be0:	b.ge	402bec <tigetstr@plt+0x153c>  // b.tcont
  402be4:	mov	w0, #0x20                  	// #32
  402be8:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402bec:	ldr	x8, [x19, #72]
  402bf0:	ldr	x0, [x8, x24, lsl #3]
  402bf4:	ldrb	w10, [x0]
  402bf8:	cbz	w10, 402c24 <tigetstr@plt+0x1574>
  402bfc:	mov	w8, wzr
  402c00:	add	x9, x0, #0x1
  402c04:	sub	w11, w10, #0x20
  402c08:	ldrb	w10, [x9], #1
  402c0c:	and	w11, w11, #0xff
  402c10:	cmp	w11, #0x5f
  402c14:	csinc	w11, w23, wzr, cs  // cs = hs, nlast
  402c18:	add	w8, w11, w8
  402c1c:	cbnz	w10, 402c04 <tigetstr@plt+0x1554>
  402c20:	b	402c28 <tigetstr@plt+0x1578>
  402c24:	mov	w8, wzr
  402c28:	ldr	w9, [x26, #608]
  402c2c:	ldr	w10, [x19, #80]
  402c30:	ldr	w11, [x21, #448]
  402c34:	add	w8, w9, w8
  402c38:	sub	w9, w10, #0x1
  402c3c:	cmp	x24, x9
  402c40:	cset	w9, ne  // ne = any
  402c44:	sub	w9, w11, w9, lsl #2
  402c48:	cmp	w8, w9
  402c4c:	b.le	402c58 <tigetstr@plt+0x15a8>
  402c50:	ldrb	w8, [x25, #668]
  402c54:	cbz	w8, 402cb4 <tigetstr@plt+0x1604>
  402c58:	bl	403710 <tigetstr@plt+0x2060>
  402c5c:	ldrsw	x8, [x19, #80]
  402c60:	add	x24, x24, #0x1
  402c64:	cmp	x24, x8
  402c68:	b.lt	402bd8 <tigetstr@plt+0x1528>  // b.tstop
  402c6c:	b	402cd8 <tigetstr@plt+0x1628>
  402c70:	cmp	w21, #0x0
  402c74:	mov	w8, #0x2c                  	// #44
  402c78:	mov	w9, #0x28                  	// #40
  402c7c:	csel	w0, w9, w8, eq  // eq = none
  402c80:	add	w26, w21, #0x1
  402c84:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402c88:	ldr	w0, [x19, #92]
  402c8c:	bl	401570 <getpwuid@plt>
  402c90:	cbz	x0, 403060 <tigetstr@plt+0x19b0>
  402c94:	ldr	x8, [x0]
  402c98:	ldrb	w0, [x8]
  402c9c:	cbz	w0, 402ac4 <tigetstr@plt+0x1414>
  402ca0:	add	x21, x8, #0x1
  402ca4:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402ca8:	ldrb	w0, [x21], #1
  402cac:	cbnz	w0, 402ca4 <tigetstr@plt+0x15f4>
  402cb0:	b	402ac4 <tigetstr@plt+0x1414>
  402cb4:	adrp	x23, 404000 <tigetstr@plt+0x2950>
  402cb8:	mov	w0, #0x2e                  	// #46
  402cbc:	mov	w21, #0x1                   	// #1
  402cc0:	add	x23, x23, #0x633
  402cc4:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402cc8:	ldrb	w0, [x23, x21]
  402ccc:	add	x21, x21, #0x1
  402cd0:	cmp	x21, #0x4
  402cd4:	b.ne	402cc4 <tigetstr@plt+0x1614>  // b.any
  402cd8:	ldrb	w8, [x22, #660]
  402cdc:	mov	x23, x22
  402ce0:	tbnz	w8, #0, 402cec <tigetstr@plt+0x163c>
  402ce4:	ldr	x8, [x19, #168]
  402ce8:	cbnz	x8, 402d14 <tigetstr@plt+0x1664>
  402cec:	cbz	w20, 402d00 <tigetstr@plt+0x1650>
  402cf0:	mov	w0, #0x5d                  	// #93
  402cf4:	sub	w20, w20, #0x1
  402cf8:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402cfc:	cbnz	w20, 402cf0 <tigetstr@plt+0x1640>
  402d00:	mov	w0, #0xa                   	// #10
  402d04:	bl	401650 <putchar@plt>
  402d08:	mov	w8, #0x1                   	// #1
  402d0c:	mov	w20, #0xffffffff            	// #-1
  402d10:	str	w8, [x26, #608]
  402d14:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  402d18:	ldr	w8, [x21, #744]
  402d1c:	cmp	w8, w28
  402d20:	b.le	402d30 <tigetstr@plt+0x1680>
  402d24:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402d28:	ldr	x0, [x8, #736]
  402d2c:	b	402d78 <tigetstr@plt+0x16c8>
  402d30:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  402d34:	ldr	x0, [x22, #728]
  402d38:	lsl	w9, w8, #1
  402d3c:	cmp	w8, #0x0
  402d40:	mov	w8, #0x64                  	// #100
  402d44:	csel	w8, w8, w9, eq  // eq = none
  402d48:	sbfiz	x1, x8, #2, #32
  402d4c:	str	w8, [x21, #744]
  402d50:	bl	4014c0 <realloc@plt>
  402d54:	str	x0, [x22, #728]
  402d58:	cbz	x0, 40308c <tigetstr@plt+0x19dc>
  402d5c:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  402d60:	ldrsw	x8, [x21, #744]
  402d64:	ldr	x0, [x22, #736]
  402d68:	lsl	x1, x8, #2
  402d6c:	bl	4014c0 <realloc@plt>
  402d70:	str	x0, [x22, #736]
  402d74:	cbz	x0, 40308c <tigetstr@plt+0x19dc>
  402d78:	ldur	w8, [x29, #-4]
  402d7c:	cmp	w8, #0x0
  402d80:	cset	w8, eq  // eq = none
  402d84:	str	w8, [x0, w28, sxtw #2]
  402d88:	ldrb	w8, [x23, #660]
  402d8c:	cmp	w8, #0x1
  402d90:	sxtw	x8, w28
  402d94:	b.ne	402ecc <tigetstr@plt+0x181c>  // b.any
  402d98:	ldr	w10, [sp, #24]
  402d9c:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  402da0:	ldr	x9, [x9, #728]
  402da4:	cmp	w10, #0x2
  402da8:	cset	w10, lt  // lt = tstop
  402dac:	sub	w10, w27, w10
  402db0:	str	w10, [x9, x8, lsl #2]
  402db4:	ldr	x26, [x19, #168]
  402db8:	cbz	x26, 403040 <tigetstr@plt+0x1990>
  402dbc:	add	w21, w28, #0x1
  402dc0:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  402dc4:	mov	x27, x26
  402dc8:	ldr	x23, [x27, #8]!
  402dcc:	ldrb	w8, [x25, #664]
  402dd0:	ldr	x22, [x26]
  402dd4:	tbnz	w8, #0, 402de0 <tigetstr@plt+0x1730>
  402dd8:	ldrb	w8, [x22, #160]
  402ddc:	tbnz	w8, #1, 402e08 <tigetstr@plt+0x1758>
  402de0:	ldr	w5, [x19, #92]
  402de4:	cmp	x23, #0x0
  402de8:	cset	w4, eq  // eq = none
  402dec:	mov	w2, #0x1                   	// #1
  402df0:	mov	x0, x22
  402df4:	mov	w1, w21
  402df8:	mov	w3, wzr
  402dfc:	mov	w6, wzr
  402e00:	bl	402894 <tigetstr@plt+0x11e4>
  402e04:	b	402ec0 <tigetstr@plt+0x1810>
  402e08:	cbz	x23, 402e8c <tigetstr@plt+0x17dc>
  402e0c:	mov	w28, wzr
  402e10:	mov	x24, x23
  402e14:	ldr	x1, [x23]
  402e18:	mov	x0, x22
  402e1c:	bl	403818 <tigetstr@plt+0x2168>
  402e20:	cbz	w0, 402e34 <tigetstr@plt+0x1784>
  402e24:	cmp	x24, x23
  402e28:	b.eq	402e48 <tigetstr@plt+0x1798>  // b.none
  402e2c:	ldr	x25, [x23, #8]
  402e30:	b	402e50 <tigetstr@plt+0x17a0>
  402e34:	ldr	x8, [x23, #8]!
  402e38:	mov	x27, x23
  402e3c:	mov	x23, x8
  402e40:	cbnz	x23, 402e14 <tigetstr@plt+0x1764>
  402e44:	b	402e6c <tigetstr@plt+0x17bc>
  402e48:	ldr	x25, [x23, #8]
  402e4c:	mov	x24, x25
  402e50:	mov	x0, x23
  402e54:	add	w28, w28, #0x1
  402e58:	bl	4015a0 <free@plt>
  402e5c:	str	x25, [x27]
  402e60:	ldr	x22, [x26]
  402e64:	mov	x23, x25
  402e68:	cbnz	x23, 402e14 <tigetstr@plt+0x1764>
  402e6c:	ldr	w5, [x19, #92]
  402e70:	cmp	x24, #0x0
  402e74:	cset	w4, eq  // eq = none
  402e78:	cbz	w28, 402e9c <tigetstr@plt+0x17ec>
  402e7c:	add	w2, w28, #0x1
  402e80:	mov	w8, #0x2                   	// #2
  402e84:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  402e88:	b	402ea8 <tigetstr@plt+0x17f8>
  402e8c:	ldr	w5, [x19, #92]
  402e90:	mov	x24, xzr
  402e94:	mov	w4, #0x1                   	// #1
  402e98:	b	402ea0 <tigetstr@plt+0x17f0>
  402e9c:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  402ea0:	mov	w2, #0x1                   	// #1
  402ea4:	mov	w8, #0x1                   	// #1
  402ea8:	add	w6, w8, w20
  402eac:	mov	x0, x22
  402eb0:	mov	w1, w21
  402eb4:	mov	w3, wzr
  402eb8:	bl	402894 <tigetstr@plt+0x11e4>
  402ebc:	mov	x23, x24
  402ec0:	mov	x26, x23
  402ec4:	cbnz	x23, 402dc4 <tigetstr@plt+0x1714>
  402ec8:	b	403040 <tigetstr@plt+0x1990>
  402ecc:	ldp	w11, w12, [sp, #20]
  402ed0:	ldr	w9, [x26, #608]
  402ed4:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  402ed8:	ldr	x10, [x10, #728]
  402edc:	add	w11, w12, w11
  402ee0:	ldr	w12, [sp, #16]
  402ee4:	sub	w11, w11, w12
  402ee8:	add	w11, w11, w9
  402eec:	str	w11, [x10, x8, lsl #2]
  402ef0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402ef4:	ldr	w8, [x8, #448]
  402ef8:	cmp	w9, w8
  402efc:	b.lt	402f4c <tigetstr@plt+0x189c>  // b.tstop
  402f00:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402f04:	ldrb	w8, [x8, #668]
  402f08:	cbnz	w8, 402f4c <tigetstr@plt+0x189c>
  402f0c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402f10:	ldr	x8, [x8, #504]
  402f14:	ldr	x8, [x8, #40]
  402f18:	ldrb	w0, [x8]
  402f1c:	cbz	w0, 402f30 <tigetstr@plt+0x1880>
  402f20:	add	x19, x8, #0x1
  402f24:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402f28:	ldrb	w0, [x19], #1
  402f2c:	cbnz	w0, 402f24 <tigetstr@plt+0x1874>
  402f30:	mov	w0, #0x2b                  	// #43
  402f34:	bl	4035a0 <tigetstr@plt+0x1ef0>
  402f38:	mov	w0, #0xa                   	// #10
  402f3c:	bl	401650 <putchar@plt>
  402f40:	mov	w8, #0x1                   	// #1
  402f44:	str	w8, [x26, #608]
  402f48:	b	403040 <tigetstr@plt+0x1990>
  402f4c:	ldr	x27, [x19, #168]
  402f50:	cbz	x27, 403040 <tigetstr@plt+0x1990>
  402f54:	add	w21, w28, #0x1
  402f58:	mov	w26, #0x1                   	// #1
  402f5c:	mov	x28, x27
  402f60:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402f64:	mov	x23, x27
  402f68:	ldr	x27, [x28, #8]!
  402f6c:	ldrb	w8, [x8, #664]
  402f70:	mov	w25, wzr
  402f74:	tbnz	w8, #0, 402fd0 <tigetstr@plt+0x1920>
  402f78:	cbz	x27, 402fd0 <tigetstr@plt+0x1920>
  402f7c:	mov	w25, wzr
  402f80:	mov	x22, x27
  402f84:	ldr	x0, [x23]
  402f88:	ldr	x1, [x22]
  402f8c:	bl	403818 <tigetstr@plt+0x2168>
  402f90:	cbz	w0, 402fc0 <tigetstr@plt+0x1910>
  402f94:	cmp	x27, x22
  402f98:	b.ne	402fa0 <tigetstr@plt+0x18f0>  // b.any
  402f9c:	ldr	x27, [x27, #8]
  402fa0:	ldr	x24, [x22, #8]
  402fa4:	mov	x0, x22
  402fa8:	add	w25, w25, #0x1
  402fac:	bl	4015a0 <free@plt>
  402fb0:	mov	x22, x24
  402fb4:	str	x24, [x28]
  402fb8:	cbnz	x22, 402f84 <tigetstr@plt+0x18d4>
  402fbc:	b	402fd0 <tigetstr@plt+0x1920>
  402fc0:	ldr	x8, [x22, #8]!
  402fc4:	mov	x28, x22
  402fc8:	mov	x22, x8
  402fcc:	cbnz	x22, 402f84 <tigetstr@plt+0x18d4>
  402fd0:	cbz	w26, 403008 <tigetstr@plt+0x1958>
  402fd4:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402fd8:	ldr	x8, [x8, #504]
  402fdc:	cmp	x27, #0x0
  402fe0:	mov	w9, #0x28                  	// #40
  402fe4:	mov	w10, #0x20                  	// #32
  402fe8:	csel	x9, x10, x9, eq  // eq = none
  402fec:	ldr	x8, [x8, x9]
  402ff0:	ldrb	w0, [x8]
  402ff4:	cbz	w0, 403008 <tigetstr@plt+0x1958>
  402ff8:	add	x22, x8, #0x1
  402ffc:	bl	4035a0 <tigetstr@plt+0x1ef0>
  403000:	ldrb	w0, [x22], #1
  403004:	cbnz	w0, 402ffc <tigetstr@plt+0x194c>
  403008:	ldr	x8, [x19, #168]
  40300c:	ldr	x0, [x23]
  403010:	ldr	w5, [x19, #92]
  403014:	add	w2, w25, #0x1
  403018:	cmp	x23, x8
  40301c:	cset	w3, eq  // eq = none
  403020:	cmp	x27, #0x0
  403024:	cset	w4, eq  // eq = none
  403028:	cmp	w25, #0x0
  40302c:	cinc	w6, w20, ne  // ne = any
  403030:	mov	w1, w21
  403034:	bl	402894 <tigetstr@plt+0x11e4>
  403038:	mov	w26, wzr
  40303c:	cbnz	x27, 402f5c <tigetstr@plt+0x18ac>
  403040:	ldp	x20, x19, [sp, #128]
  403044:	ldp	x22, x21, [sp, #112]
  403048:	ldp	x24, x23, [sp, #96]
  40304c:	ldp	x26, x25, [sp, #80]
  403050:	ldp	x28, x27, [sp, #64]
  403054:	ldp	x29, x30, [sp, #48]
  403058:	add	sp, sp, #0x90
  40305c:	ret
  403060:	ldr	w0, [x19, #92]
  403064:	bl	403654 <tigetstr@plt+0x1fa4>
  403068:	b	402ac4 <tigetstr@plt+0x1414>
  40306c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403070:	adrp	x1, 404000 <tigetstr@plt+0x2950>
  403074:	adrp	x3, 404000 <tigetstr@plt+0x2950>
  403078:	add	x0, x0, #0x5d9
  40307c:	add	x1, x1, #0x5e6
  403080:	add	x3, x3, #0x5f3
  403084:	mov	w2, #0x292                 	// #658
  403088:	bl	401630 <__assert_fail@plt>
  40308c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403090:	add	x0, x0, #0x640
  403094:	bl	4013a0 <perror@plt>
  403098:	mov	w0, #0x1                   	// #1
  40309c:	bl	401380 <exit@plt>
  4030a0:	stp	x29, x30, [sp, #-48]!
  4030a4:	stp	x22, x21, [sp, #16]
  4030a8:	stp	x20, x19, [sp, #32]
  4030ac:	mov	x29, sp
  4030b0:	cbz	x0, 403128 <tigetstr@plt+0x1a78>
  4030b4:	ldr	w8, [x0, #92]
  4030b8:	mov	w19, w1
  4030bc:	mov	x20, x0
  4030c0:	cmp	w8, w1
  4030c4:	b.ne	40310c <tigetstr@plt+0x1a5c>  // b.any
  4030c8:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4030cc:	ldrb	w8, [x21, #704]
  4030d0:	cmp	w8, #0x1
  4030d4:	b.ne	4030e0 <tigetstr@plt+0x1a30>  // b.any
  4030d8:	mov	w0, #0xa                   	// #10
  4030dc:	bl	401650 <putchar@plt>
  4030e0:	mov	w2, #0x1                   	// #1
  4030e4:	mov	w3, #0x1                   	// #1
  4030e8:	mov	w4, #0x1                   	// #1
  4030ec:	mov	x0, x20
  4030f0:	mov	w1, wzr
  4030f4:	mov	w5, w19
  4030f8:	mov	w6, wzr
  4030fc:	mov	w22, #0x1                   	// #1
  403100:	bl	402894 <tigetstr@plt+0x11e4>
  403104:	strb	w22, [x21, #704]
  403108:	b	403128 <tigetstr@plt+0x1a78>
  40310c:	ldr	x20, [x20, #168]
  403110:	cbz	x20, 403128 <tigetstr@plt+0x1a78>
  403114:	ldr	x0, [x20]
  403118:	mov	w1, w19
  40311c:	bl	4030a0 <tigetstr@plt+0x19f0>
  403120:	ldr	x20, [x20, #8]
  403124:	cbnz	x20, 403114 <tigetstr@plt+0x1a64>
  403128:	ldp	x20, x19, [sp, #32]
  40312c:	ldp	x22, x21, [sp, #16]
  403130:	ldp	x29, x30, [sp], #48
  403134:	ret
  403138:	sub	sp, sp, #0x70
  40313c:	stp	x29, x30, [sp, #16]
  403140:	stp	x28, x27, [sp, #32]
  403144:	stp	x26, x25, [sp, #48]
  403148:	stp	x24, x23, [sp, #64]
  40314c:	stp	x22, x21, [sp, #80]
  403150:	stp	x20, x19, [sp, #96]
  403154:	add	x29, sp, #0x10
  403158:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  40315c:	ldr	x20, [x8, #712]
  403160:	mov	w24, w6
  403164:	mov	x25, x5
  403168:	mov	w26, w4
  40316c:	mov	w23, w2
  403170:	mov	w19, w1
  403174:	mov	x1, x0
  403178:	mov	w22, w7
  40317c:	mov	w27, w3
  403180:	stur	w7, [x29, #-4]
  403184:	str	w3, [sp, #8]
  403188:	cbz	x20, 4031a0 <tigetstr@plt+0x1af0>
  40318c:	ldr	w8, [x20, #84]
  403190:	cmp	w8, w19
  403194:	b.eq	403298 <tigetstr@plt+0x1be8>  // b.none
  403198:	ldr	x20, [x20, #184]
  40319c:	cbnz	x20, 40318c <tigetstr@plt+0x1adc>
  4031a0:	mov	x0, x1
  4031a4:	mov	w1, w19
  4031a8:	mov	w2, w26
  4031ac:	bl	4033c0 <tigetstr@plt+0x1d10>
  4031b0:	mov	x20, x0
  4031b4:	cbz	x25, 40331c <tigetstr@plt+0x1c6c>
  4031b8:	cbz	w24, 403314 <tigetstr@plt+0x1c64>
  4031bc:	cmp	w24, #0x2
  4031c0:	str	wzr, [x20, #80]
  4031c4:	b.lt	40331c <tigetstr@plt+0x1c6c>  // b.tstop
  4031c8:	mov	w28, wzr
  4031cc:	mov	x8, xzr
  4031d0:	sub	w9, w24, #0x1
  4031d4:	ldrb	w10, [x25, x8]
  4031d8:	cbnz	w10, 4031e4 <tigetstr@plt+0x1b34>
  4031dc:	add	w28, w28, #0x1
  4031e0:	str	w28, [x20, #80]
  4031e4:	add	x8, x8, #0x1
  4031e8:	cmp	x9, x8
  4031ec:	b.ne	4031d4 <tigetstr@plt+0x1b24>  // b.any
  4031f0:	cbz	w28, 40331c <tigetstr@plt+0x1c6c>
  4031f4:	sbfiz	x0, x28, #3, #32
  4031f8:	bl	401450 <malloc@plt>
  4031fc:	str	x0, [x20, #72]
  403200:	cbz	x0, 4033ac <tigetstr@plt+0x1cfc>
  403204:	mov	x26, x0
  403208:	mov	x0, x25
  40320c:	bl	401370 <strlen@plt>
  403210:	add	x8, x25, x0
  403214:	add	x27, x8, #0x1
  403218:	sub	w8, w25, w27
  40321c:	add	w8, w8, w24
  403220:	sxtw	x25, w8
  403224:	mov	x0, x25
  403228:	bl	401450 <malloc@plt>
  40322c:	str	x0, [x26]
  403230:	cbz	x0, 4033ac <tigetstr@plt+0x1cfc>
  403234:	mov	x1, x27
  403238:	mov	x2, x25
  40323c:	mov	x24, x0
  403240:	bl	401360 <memcpy@plt>
  403244:	cmp	w28, #0x2
  403248:	b.lt	40331c <tigetstr@plt+0x1c6c>  // b.tstop
  40324c:	mov	x0, x24
  403250:	bl	401370 <strlen@plt>
  403254:	add	x8, x24, x0
  403258:	add	x24, x8, #0x1
  40325c:	cmp	w28, #0x2
  403260:	str	x24, [x26, #8]
  403264:	b.eq	40331c <tigetstr@plt+0x1c6c>  // b.none
  403268:	sxtw	x21, w28
  40326c:	mov	w22, #0x2                   	// #2
  403270:	ldr	x25, [x20, #72]
  403274:	mov	x0, x24
  403278:	bl	401370 <strlen@plt>
  40327c:	add	x8, x24, x0
  403280:	add	x24, x8, #0x1
  403284:	str	x24, [x25, x22, lsl #3]
  403288:	add	x22, x22, #0x1
  40328c:	cmp	x22, x21
  403290:	b.lt	403270 <tigetstr@plt+0x1bc0>  // b.tstop
  403294:	b	40331c <tigetstr@plt+0x1c6c>
  403298:	mov	w2, #0x42                  	// #66
  40329c:	mov	x0, x20
  4032a0:	bl	401620 <strncpy@plt>
  4032a4:	strb	wzr, [x20, #65]
  4032a8:	str	w26, [x20, #92]
  4032ac:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4032b0:	ldrb	w8, [x8, #672]
  4032b4:	tbnz	w8, #0, 4031b4 <tigetstr@plt+0x1b04>
  4032b8:	ldr	x21, [x20, #176]
  4032bc:	cbz	x21, 4031b4 <tigetstr@plt+0x1b04>
  4032c0:	ldr	x22, [x21, #168]!
  4032c4:	cbz	x22, 4031b4 <tigetstr@plt+0x1b04>
  4032c8:	ldr	x28, [x22, #8]
  4032cc:	cbz	x28, 4031b4 <tigetstr@plt+0x1b04>
  4032d0:	ldr	x26, [x22]
  4032d4:	ldr	x27, [x28]
  4032d8:	mov	x0, x26
  4032dc:	mov	x1, x27
  4032e0:	bl	401560 <strcmp@plt>
  4032e4:	cmp	w0, #0x1
  4032e8:	b.lt	403304 <tigetstr@plt+0x1c54>  // b.tstop
  4032ec:	str	x27, [x22]
  4032f0:	ldr	x8, [x21]
  4032f4:	ldr	x8, [x8, #8]
  4032f8:	str	x26, [x8]
  4032fc:	ldr	x22, [x21]
  403300:	ldr	x28, [x22, #8]
  403304:	add	x21, x22, #0x8
  403308:	mov	x22, x28
  40330c:	cbnz	x28, 4032c8 <tigetstr@plt+0x1c18>
  403310:	b	4031b4 <tigetstr@plt+0x1b04>
  403314:	mov	w8, #0xffffffff            	// #-1
  403318:	str	w8, [x20, #80]
  40331c:	ldur	w8, [x29, #-4]
  403320:	cmp	w19, w23
  403324:	csel	w1, wzr, w23, eq  // eq = none
  403328:	tst	w8, #0xff
  40332c:	ldr	w8, [sp, #8]
  403330:	str	w8, [x20, #88]
  403334:	b.eq	403344 <tigetstr@plt+0x1c94>  // b.none
  403338:	ldrb	w8, [x20, #160]
  40333c:	orr	w8, w8, #0x2
  403340:	strb	w8, [x20, #160]
  403344:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403348:	ldr	x21, [x8, #712]
  40334c:	cbz	x21, 403364 <tigetstr@plt+0x1cb4>
  403350:	ldr	w8, [x21, #84]
  403354:	cmp	w8, w1
  403358:	b.eq	403378 <tigetstr@plt+0x1cc8>  // b.none
  40335c:	ldr	x21, [x21, #184]
  403360:	cbnz	x21, 403350 <tigetstr@plt+0x1ca0>
  403364:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403368:	add	x0, x0, #0x5d0
  40336c:	mov	w2, wzr
  403370:	bl	4033c0 <tigetstr@plt+0x1d10>
  403374:	mov	x21, x0
  403378:	cbz	w19, 40338c <tigetstr@plt+0x1cdc>
  40337c:	mov	x0, x21
  403380:	mov	x1, x20
  403384:	bl	4034d8 <tigetstr@plt+0x1e28>
  403388:	str	x21, [x20, #176]
  40338c:	ldp	x20, x19, [sp, #96]
  403390:	ldp	x22, x21, [sp, #80]
  403394:	ldp	x24, x23, [sp, #64]
  403398:	ldp	x26, x25, [sp, #48]
  40339c:	ldp	x28, x27, [sp, #32]
  4033a0:	ldp	x29, x30, [sp, #16]
  4033a4:	add	sp, sp, #0x70
  4033a8:	ret
  4033ac:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4033b0:	add	x0, x0, #0x542
  4033b4:	bl	4013a0 <perror@plt>
  4033b8:	mov	w0, #0x1                   	// #1
  4033bc:	bl	401380 <exit@plt>
  4033c0:	sub	sp, sp, #0x100
  4033c4:	stp	x29, x30, [sp, #192]
  4033c8:	stp	x24, x23, [sp, #208]
  4033cc:	stp	x22, x21, [sp, #224]
  4033d0:	stp	x20, x19, [sp, #240]
  4033d4:	add	x29, sp, #0xc0
  4033d8:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  4033dc:	ldr	x8, [x8, #3536]
  4033e0:	mov	x22, x0
  4033e4:	mov	w0, #0xc0                  	// #192
  4033e8:	mov	w21, w2
  4033ec:	mov	w19, w1
  4033f0:	stur	x8, [x29, #-8]
  4033f4:	bl	401450 <malloc@plt>
  4033f8:	cbz	x0, 4034c4 <tigetstr@plt+0x1e14>
  4033fc:	mov	w2, #0x42                  	// #66
  403400:	mov	x1, x22
  403404:	mov	x20, x0
  403408:	bl	401620 <strncpy@plt>
  40340c:	adrp	x23, 415000 <memcpy@GLIBC_2.17>
  403410:	ldr	x8, [x23, #712]
  403414:	str	w21, [x0, #92]
  403418:	adrp	x24, 403000 <tigetstr@plt+0x1950>
  40341c:	adrp	x21, 404000 <tigetstr@plt+0x2950>
  403420:	mov	x22, xzr
  403424:	add	x24, x24, #0xa08
  403428:	add	x21, x21, #0x533
  40342c:	strb	wzr, [x0, #65]
  403430:	strb	wzr, [x0, #160]
  403434:	stp	wzr, w19, [x0, #80]
  403438:	str	xzr, [x0, #72]
  40343c:	str	xzr, [x0, #96]
  403440:	stp	xzr, xzr, [x0, #168]
  403444:	str	x8, [x0, #184]
  403448:	ldr	x4, [x24, x22]
  40344c:	add	x0, sp, #0x4
  403450:	mov	w1, #0x32                  	// #50
  403454:	mov	x2, x21
  403458:	mov	w3, w19
  40345c:	bl	4013f0 <snprintf@plt>
  403460:	add	x0, sp, #0x4
  403464:	add	x1, sp, #0x38
  403468:	bl	403980 <tigetstr@plt+0x22d0>
  40346c:	ldr	x8, [sp, #64]
  403470:	cmp	w0, #0x0
  403474:	add	x9, x20, x22
  403478:	add	x22, x22, #0x8
  40347c:	csel	x8, x8, xzr, eq  // eq = none
  403480:	cmp	x22, #0x38
  403484:	str	x8, [x9, #104]
  403488:	b.ne	403448 <tigetstr@plt+0x1d98>  // b.any
  40348c:	str	x20, [x23, #712]
  403490:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  403494:	ldur	x8, [x29, #-8]
  403498:	ldr	x9, [x9, #3536]
  40349c:	cmp	x9, x8
  4034a0:	b.ne	4034c0 <tigetstr@plt+0x1e10>  // b.any
  4034a4:	mov	x0, x20
  4034a8:	ldp	x20, x19, [sp, #240]
  4034ac:	ldp	x22, x21, [sp, #224]
  4034b0:	ldp	x24, x23, [sp, #208]
  4034b4:	ldp	x29, x30, [sp, #192]
  4034b8:	add	sp, sp, #0x100
  4034bc:	ret
  4034c0:	bl	4014e0 <__stack_chk_fail@plt>
  4034c4:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  4034c8:	add	x0, x0, #0x542
  4034cc:	bl	4013a0 <perror@plt>
  4034d0:	mov	w0, #0x1                   	// #1
  4034d4:	bl	401380 <exit@plt>
  4034d8:	stp	x29, x30, [sp, #-64]!
  4034dc:	stp	x24, x23, [sp, #16]
  4034e0:	stp	x22, x21, [sp, #32]
  4034e4:	stp	x20, x19, [sp, #48]
  4034e8:	mov	x29, sp
  4034ec:	mov	x19, x0
  4034f0:	mov	w0, #0x10                  	// #16
  4034f4:	mov	x21, x1
  4034f8:	bl	401450 <malloc@plt>
  4034fc:	cbz	x0, 40358c <tigetstr@plt+0x1edc>
  403500:	str	x21, [x0]
  403504:	ldr	x23, [x19, #168]!
  403508:	mov	x20, x0
  40350c:	cbz	x23, 40356c <tigetstr@plt+0x1ebc>
  403510:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403514:	ldrb	w24, [x8, #672]
  403518:	ldr	x22, [x23]
  40351c:	cbz	w24, 403534 <tigetstr@plt+0x1e84>
  403520:	ldr	w8, [x22, #84]
  403524:	ldr	w9, [x21, #84]
  403528:	cmp	w8, w9
  40352c:	b.le	40355c <tigetstr@plt+0x1eac>
  403530:	b	40356c <tigetstr@plt+0x1ebc>
  403534:	mov	x0, x22
  403538:	mov	x1, x21
  40353c:	bl	401560 <strcmp@plt>
  403540:	cmp	w0, #0x0
  403544:	b.gt	40356c <tigetstr@plt+0x1ebc>
  403548:	cbnz	w0, 40355c <tigetstr@plt+0x1eac>
  40354c:	ldr	w8, [x22, #92]
  403550:	ldr	w9, [x21, #92]
  403554:	cmp	w8, w9
  403558:	b.hi	40356c <tigetstr@plt+0x1ebc>  // b.pmore
  40355c:	ldr	x8, [x23, #8]!
  403560:	mov	x19, x23
  403564:	mov	x23, x8
  403568:	cbnz	x8, 403518 <tigetstr@plt+0x1e68>
  40356c:	ldr	x8, [x19]
  403570:	str	x8, [x20, #8]
  403574:	str	x20, [x19]
  403578:	ldp	x20, x19, [sp, #48]
  40357c:	ldp	x22, x21, [sp, #32]
  403580:	ldp	x24, x23, [sp, #16]
  403584:	ldp	x29, x30, [sp], #64
  403588:	ret
  40358c:	adrp	x0, 404000 <tigetstr@plt+0x2950>
  403590:	add	x0, x0, #0x542
  403594:	bl	4013a0 <perror@plt>
  403598:	mov	w0, #0x1                   	// #1
  40359c:	bl	401380 <exit@plt>
  4035a0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	w9, [x8, #720]
  4035a8:	cbnz	w9, 403608 <tigetstr@plt+0x1f58>
  4035ac:	tbnz	w0, #7, 4035b8 <tigetstr@plt+0x1f08>
  4035b0:	mov	w9, #0x1                   	// #1
  4035b4:	b	4035f4 <tigetstr@plt+0x1f44>
  4035b8:	and	w9, w0, #0xff
  4035bc:	and	w10, w9, #0xe0
  4035c0:	cmp	w10, #0xc0
  4035c4:	b.ne	4035d0 <tigetstr@plt+0x1f20>  // b.any
  4035c8:	mov	w9, #0x2                   	// #2
  4035cc:	b	4035f4 <tigetstr@plt+0x1f44>
  4035d0:	and	w10, w9, #0xf0
  4035d4:	cmp	w10, #0xe0
  4035d8:	b.ne	4035e4 <tigetstr@plt+0x1f34>  // b.any
  4035dc:	mov	w9, #0x3                   	// #3
  4035e0:	b	4035f4 <tigetstr@plt+0x1f44>
  4035e4:	and	w9, w9, #0xf8
  4035e8:	cmp	w9, #0xf0
  4035ec:	mov	w9, #0x4                   	// #4
  4035f0:	csinc	w9, w9, wzr, eq  // eq = none
  4035f4:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  4035f8:	ldr	w11, [x10, #608]
  4035fc:	str	w9, [x8, #720]
  403600:	add	w11, w11, #0x1
  403604:	str	w11, [x10, #608]
  403608:	adrp	x10, 415000 <memcpy@GLIBC_2.17>
  40360c:	ldrb	w10, [x10, #668]
  403610:	sub	w9, w9, #0x1
  403614:	str	w9, [x8, #720]
  403618:	tbnz	w10, #0, 403648 <tigetstr@plt+0x1f98>
  40361c:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403620:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  403624:	ldr	w8, [x8, #608]
  403628:	ldr	w9, [x9, #448]
  40362c:	cmp	w8, w9
  403630:	b.le	403648 <tigetstr@plt+0x1f98>
  403634:	add	w9, w9, #0x1
  403638:	cmp	w8, w9
  40363c:	b.ne	403650 <tigetstr@plt+0x1fa0>  // b.any
  403640:	mov	w0, #0x2b                  	// #43
  403644:	b	401650 <putchar@plt>
  403648:	and	w0, w0, #0xff
  40364c:	b	401650 <putchar@plt>
  403650:	ret
  403654:	stp	x29, x30, [sp, #-64]!
  403658:	str	x23, [sp, #16]
  40365c:	stp	x22, x21, [sp, #32]
  403660:	stp	x20, x19, [sp, #48]
  403664:	mov	x29, sp
  403668:	cbz	w0, 4036f4 <tigetstr@plt+0x2044>
  40366c:	mov	w20, w0
  403670:	mov	w19, wzr
  403674:	mov	w8, #0x1                   	// #1
  403678:	add	w8, w8, w8, lsl #2
  40367c:	lsl	w8, w8, #1
  403680:	sdiv	w9, w20, w8
  403684:	add	w19, w19, #0x1
  403688:	cbnz	w9, 403678 <tigetstr@plt+0x1fc8>
  40368c:	cmp	w8, #0xa
  403690:	b.cc	4036f8 <tigetstr@plt+0x2048>  // b.lo, b.ul, b.last
  403694:	mov	w9, #0xcccd                	// #52429
  403698:	movk	w9, #0xcccc, lsl #16
  40369c:	mov	w21, #0x6667                	// #26215
  4036a0:	umull	x8, w8, w9
  4036a4:	movk	w21, #0x6666, lsl #16
  4036a8:	lsr	x23, x8, #35
  4036ac:	mov	w22, #0xa                   	// #10
  4036b0:	sdiv	w8, w20, w23
  4036b4:	smull	x9, w8, w21
  4036b8:	lsr	x10, x9, #63
  4036bc:	asr	x9, x9, #34
  4036c0:	add	w9, w9, w10
  4036c4:	msub	w8, w9, w22, w8
  4036c8:	add	w0, w8, #0x30
  4036cc:	bl	4035a0 <tigetstr@plt+0x1ef0>
  4036d0:	smull	x8, w23, w21
  4036d4:	lsr	x10, x8, #63
  4036d8:	asr	x8, x8, #34
  4036dc:	add	w9, w23, #0x9
  4036e0:	add	w8, w8, w10
  4036e4:	cmp	w9, #0x12
  4036e8:	mov	w23, w8
  4036ec:	b.hi	4036b0 <tigetstr@plt+0x2000>  // b.pmore
  4036f0:	b	4036f8 <tigetstr@plt+0x2048>
  4036f4:	mov	w19, #0x1                   	// #1
  4036f8:	mov	w0, w19
  4036fc:	ldp	x20, x19, [sp, #48]
  403700:	ldp	x22, x21, [sp, #32]
  403704:	ldr	x23, [sp, #16]
  403708:	ldp	x29, x30, [sp], #64
  40370c:	ret
  403710:	sub	sp, sp, #0x60
  403714:	stp	x29, x30, [sp, #16]
  403718:	str	x25, [sp, #32]
  40371c:	stp	x24, x23, [sp, #48]
  403720:	stp	x22, x21, [sp, #64]
  403724:	stp	x20, x19, [sp, #80]
  403728:	add	x29, sp, #0x10
  40372c:	adrp	x8, 414000 <tigetstr@plt+0x12950>
  403730:	ldr	x8, [x8, #3536]
  403734:	mov	x9, sp
  403738:	adrp	x22, 404000 <tigetstr@plt+0x2950>
  40373c:	adrp	x21, 404000 <tigetstr@plt+0x2950>
  403740:	mov	x20, x0
  403744:	mov	w19, wzr
  403748:	add	x22, x22, #0x637
  40374c:	orr	x23, x9, #0x1
  403750:	add	x21, x21, #0x63a
  403754:	str	x8, [sp, #8]
  403758:	ldrb	w2, [x20]
  40375c:	cmp	w2, #0x5c
  403760:	b.eq	403784 <tigetstr@plt+0x20d4>  // b.none
  403764:	cbz	w2, 4037e0 <tigetstr@plt+0x2130>
  403768:	sub	w8, w2, #0x20
  40376c:	cmp	w8, #0x5e
  403770:	b.hi	4037ac <tigetstr@plt+0x20fc>  // b.pmore
  403774:	mov	w0, w2
  403778:	bl	4035a0 <tigetstr@plt+0x1ef0>
  40377c:	mov	w8, #0x1                   	// #1
  403780:	b	4037d4 <tigetstr@plt+0x2124>
  403784:	mov	x24, xzr
  403788:	mov	w0, w2
  40378c:	add	x25, x22, x24
  403790:	bl	4035a0 <tigetstr@plt+0x1ef0>
  403794:	ldrb	w2, [x25, #1]
  403798:	add	x24, x24, #0x1
  40379c:	cmp	x24, #0x2
  4037a0:	b.ne	403788 <tigetstr@plt+0x20d8>  // b.any
  4037a4:	mov	w8, #0x2                   	// #2
  4037a8:	b	4037d4 <tigetstr@plt+0x2124>
  4037ac:	mov	x0, sp
  4037b0:	mov	x1, x21
  4037b4:	bl	4013d0 <sprintf@plt>
  4037b8:	ldrb	w0, [sp]
  4037bc:	cbz	w0, 4037d0 <tigetstr@plt+0x2120>
  4037c0:	mov	x24, x23
  4037c4:	bl	4035a0 <tigetstr@plt+0x1ef0>
  4037c8:	ldrb	w0, [x24], #1
  4037cc:	cbnz	w0, 4037c4 <tigetstr@plt+0x2114>
  4037d0:	mov	w8, #0x4                   	// #4
  4037d4:	add	w19, w19, w8
  4037d8:	add	x20, x20, #0x1
  4037dc:	b	403758 <tigetstr@plt+0x20a8>
  4037e0:	adrp	x9, 414000 <tigetstr@plt+0x12950>
  4037e4:	ldr	x8, [sp, #8]
  4037e8:	ldr	x9, [x9, #3536]
  4037ec:	cmp	x9, x8
  4037f0:	b.ne	403814 <tigetstr@plt+0x2164>  // b.any
  4037f4:	mov	w0, w19
  4037f8:	ldp	x20, x19, [sp, #80]
  4037fc:	ldp	x22, x21, [sp, #64]
  403800:	ldp	x24, x23, [sp, #48]
  403804:	ldr	x25, [sp, #32]
  403808:	ldp	x29, x30, [sp, #16]
  40380c:	add	sp, sp, #0x60
  403810:	ret
  403814:	bl	4014e0 <__stack_chk_fail@plt>
  403818:	stp	x29, x30, [sp, #-32]!
  40381c:	stp	x20, x19, [sp, #16]
  403820:	mov	x29, sp
  403824:	mov	x19, x1
  403828:	mov	x20, x0
  40382c:	bl	401560 <strcmp@plt>
  403830:	cbz	w0, 403844 <tigetstr@plt+0x2194>
  403834:	mov	w0, wzr
  403838:	ldp	x20, x19, [sp, #16]
  40383c:	ldp	x29, x30, [sp], #32
  403840:	ret
  403844:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403848:	ldrb	w8, [x8, #700]
  40384c:	cmp	w8, #0x1
  403850:	b.ne	403864 <tigetstr@plt+0x21b4>  // b.any
  403854:	ldr	w8, [x20, #92]
  403858:	ldr	w9, [x19, #92]
  40385c:	cmp	w8, w9
  403860:	b.ne	403834 <tigetstr@plt+0x2184>  // b.any
  403864:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  403868:	ldrb	w8, [x8, #688]
  40386c:	cmp	w8, #0x1
  403870:	b.ne	40389c <tigetstr@plt+0x21ec>  // b.any
  403874:	mov	x8, xzr
  403878:	add	x9, x20, #0x68
  40387c:	add	x10, x19, #0x68
  403880:	ldr	x11, [x9, x8]
  403884:	ldr	x12, [x10, x8]
  403888:	cmp	x11, x12
  40388c:	b.ne	403834 <tigetstr@plt+0x2184>  // b.any
  403890:	add	x8, x8, #0x8
  403894:	cmp	x8, #0x38
  403898:	b.ne	403880 <tigetstr@plt+0x21d0>  // b.any
  40389c:	ldr	x20, [x20, #168]
  4038a0:	ldr	x19, [x19, #168]
  4038a4:	cmp	x20, #0x0
  4038a8:	cset	w8, ne  // ne = any
  4038ac:	cmp	x19, #0x0
  4038b0:	cset	w9, ne  // ne = any
  4038b4:	cbz	x19, 4038ec <tigetstr@plt+0x223c>
  4038b8:	cbz	x20, 4038ec <tigetstr@plt+0x223c>
  4038bc:	ldr	x0, [x20]
  4038c0:	ldr	x1, [x19]
  4038c4:	bl	403818 <tigetstr@plt+0x2168>
  4038c8:	cbz	w0, 403838 <tigetstr@plt+0x2188>
  4038cc:	ldr	x20, [x20, #8]
  4038d0:	ldr	x19, [x19, #8]
  4038d4:	cmp	x20, #0x0
  4038d8:	cset	w8, ne  // ne = any
  4038dc:	cmp	x19, #0x0
  4038e0:	cset	w9, ne  // ne = any
  4038e4:	cbz	x19, 4038ec <tigetstr@plt+0x223c>
  4038e8:	cbnz	x20, 4038bc <tigetstr@plt+0x220c>
  4038ec:	orr	w8, w9, w8
  4038f0:	eor	w0, w8, #0x1
  4038f4:	b	403838 <tigetstr@plt+0x2188>
  4038f8:	stp	x29, x30, [sp, #-64]!
  4038fc:	mov	x29, sp
  403900:	stp	x19, x20, [sp, #16]
  403904:	adrp	x20, 414000 <tigetstr@plt+0x12950>
  403908:	add	x20, x20, #0xdc8
  40390c:	stp	x21, x22, [sp, #32]
  403910:	adrp	x21, 414000 <tigetstr@plt+0x12950>
  403914:	add	x21, x21, #0xdc0
  403918:	sub	x20, x20, x21
  40391c:	mov	w22, w0
  403920:	stp	x23, x24, [sp, #48]
  403924:	mov	x23, x1
  403928:	mov	x24, x2
  40392c:	bl	401328 <memcpy@plt-0x38>
  403930:	cmp	xzr, x20, asr #3
  403934:	b.eq	403960 <tigetstr@plt+0x22b0>  // b.none
  403938:	asr	x20, x20, #3
  40393c:	mov	x19, #0x0                   	// #0
  403940:	ldr	x3, [x21, x19, lsl #3]
  403944:	mov	x2, x24
  403948:	add	x19, x19, #0x1
  40394c:	mov	x1, x23
  403950:	mov	w0, w22
  403954:	blr	x3
  403958:	cmp	x20, x19
  40395c:	b.ne	403940 <tigetstr@plt+0x2290>  // b.any
  403960:	ldp	x19, x20, [sp, #16]
  403964:	ldp	x21, x22, [sp, #32]
  403968:	ldp	x23, x24, [sp, #48]
  40396c:	ldp	x29, x30, [sp], #64
  403970:	ret
  403974:	nop
  403978:	ret
  40397c:	nop
  403980:	mov	x2, x1
  403984:	mov	x1, x0
  403988:	mov	w0, #0x0                   	// #0
  40398c:	b	401660 <__xstat@plt>

Disassembly of section .fini:

0000000000403990 <.fini>:
  403990:	stp	x29, x30, [sp, #-16]!
  403994:	mov	x29, sp
  403998:	ldp	x29, x30, [sp], #16
  40399c:	ret
