// Seed: 2264143256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout supply0 id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_14 = id_4 == id_2;
  wire id_18;
  wire id_19 = id_13;
  wire id_20;
  wire id_21;
endmodule
module module_1;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  id_11 :
  assert property (@(posedge -1 == id_6) id_2)
  else;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11,
      id_8,
      id_3,
      id_11,
      id_11,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9,
      id_11
  );
  assign id_6 = id_2;
endmodule
