INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 149 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:153]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 87 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:172]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:185]
WARNING: [VRFC 10-2938] 'doutA' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
