{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "ec00d513",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "8668cd81",
   "metadata": {},
   "outputs": [],
   "source": [
    "from tutorial_utils import magma_to_verilog_string, smt_to_smtlib_string\n",
    "\n",
    "import hwtypes as hw\n",
    "import magma as m"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cb5f7f95",
   "metadata": {},
   "source": [
    "The core of PEak is the expression language of hwtypes. HWtypes defines abstract interfaces and type constructors for a number of types and kinds. This includes fixwidth bitvector, algebraic data types, and a bit (bool) type.\n",
    "\n",
    "A `BitVector` of length `n` is constucted with `BitVector[n]`.  The construct of ADTs will be discuss later.\n",
    "`BitVector` has two key subtypes `Unsigned` and `Signed`.\n",
    "\n",
    "Bitvectors provide an interface equivelent to the smtlib standard.\n",
    "\n",
    "Further as a convenience these methods are defined as operators where applicable.\n",
    "\n",
    "For example:\n",
    "`x.bvadd(y)` can be invoked with `x + y`\n",
    "\n",
    "The semantics of sign dependent operators are defined by their type.\n",
    "For example `x < y` invokes `x.bvslt(y)` for signed `x` and `x.bvult(y)` for unsigned `y`.\n",
    "For legacy reasons the the base `BitVector` has the behavior of an `Unsigned`.\n",
    "In general mixing of signed and unsigned operands has undefined behavior for legacy reasons.\n",
    "\n",
    "Most operators and methods attempt to coerce their arguments.  This was done to allow for\n",
    "the use of python integer constants e.g. `bv + 1`.\n",
    "\n",
    "Hwtypes provides two main implementations of the bitvector and bit types.  The first implementation is provides a pure python functional model over constant values.  The second wraps pysmt to generate smt expressions.\n",
    "\n",
    "Magma provides a third implementation which allows for the definition of circuits.\n",
    "\n",
    "This uniform interface allows for the same hwtypes programs to be interpretted multiple ways.  First to the pure python can be use to simulate a circuit, the SMT implementation can be used to generate a formal model, and the last to generate actual rtl.  This single source of truth is powerful for designers as they need not implement the same thing multiple times. \n",
    "\n",
    "Hwtypes is an expression language only, all statements are executed in pure python following typical python semantics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae198158",
   "metadata": {},
   "source": [
    "In the following we see how the same function can be invoked with constant python values, symbolic smt values, or to build a magma circuit:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "3e6aa786",
   "metadata": {},
   "outputs": [],
   "source": [
    "def add(x, y):\n",
    "    return x + y"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "56bb0614",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BitVector[8](3)\n",
      "---\n",
      "(bvadd x y)\n",
      "---\n",
      "/tmp/tmpxg6qyudk/out.json\n",
      "module coreir_add #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = in0 + in1;\n",
      "endmodule\n",
      "\n",
      "module Adder (\n",
      "    input [7:0] x,\n",
      "    input [7:0] y,\n",
      "    output [7:0] results\n",
      ");\n",
      "wire [7:0] magma_Bits_8_add_inst0_out;\n",
      "coreir_add #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_add_inst0 (\n",
      "    .in0(x),\n",
      "    .in1(y),\n",
      "    .out(magma_Bits_8_add_inst0_out)\n",
      ");\n",
      "assign results = magma_Bits_8_add_inst0_out;\n",
      "endmodule\n",
      "\n",
      "\n",
      "---\n"
     ]
    }
   ],
   "source": [
    "PyDataT = hw.BitVector[8]\n",
    "SmtDataT = hw.SMTBitVector[8]\n",
    "MagmaDataT = m.Bits[8]\n",
    "\n",
    "x = PyDataT(1)\n",
    "y = PyDataT(2)\n",
    "results = add(x, y) \n",
    "print(repr(results))\n",
    "print('---')\n",
    "\n",
    "x = SmtDataT(name='x')\n",
    "y = SmtDataT(name='y')\n",
    "results = add(x, y)\n",
    "print(smt_to_smtlib_string(results))\n",
    "print('---')\n",
    "# del because jupyter seems to keep references alive longer than it should which breaks SMT variables\n",
    "del x\n",
    "del y\n",
    "\n",
    "class Adder(m.Circuit):\n",
    "    io = m.IO(x=m.In(MagmaDataT), y=m.In(MagmaDataT), results=m.Out(MagmaDataT))\n",
    "    io.results @= add(io.x, io.y)\n",
    "    \n",
    "print(magma_to_verilog_string(Adder))\n",
    "print('---')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8aec148d",
   "metadata": {},
   "source": [
    "The real power of hwtypes comes from embedding python which facilates the generation of more complex formula. For example we can generalize add to builder an adder tree over any number of inputs with the use of the of a recursive funtion:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "7c1f05b3",
   "metadata": {},
   "outputs": [],
   "source": [
    "def add_n(*args):\n",
    "    n = len(args)\n",
    "    if n == 0:\n",
    "        return 0\n",
    "    elif n == 1:\n",
    "        return args[0]\n",
    "    else:\n",
    "        return add_n(*args[:n//2]) + add_n(*args[n//2:])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "758d1e4f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BitVector[8](6)\n",
      "---\n",
      "(bvadd x (bvadd y z))\n",
      "---\n",
      "/tmp/tmpjr0uutio/out.json\n",
      "module coreir_add #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = in0 + in1;\n",
      "endmodule\n",
      "\n",
      "module Adder3 (\n",
      "    input [7:0] x,\n",
      "    input [7:0] y,\n",
      "    input [7:0] z,\n",
      "    output [7:0] results\n",
      ");\n",
      "wire [7:0] magma_Bits_8_add_inst0_out;\n",
      "wire [7:0] magma_Bits_8_add_inst1_out;\n",
      "coreir_add #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_add_inst0 (\n",
      "    .in0(y),\n",
      "    .in1(z),\n",
      "    .out(magma_Bits_8_add_inst0_out)\n",
      ");\n",
      "coreir_add #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_add_inst1 (\n",
      "    .in0(x),\n",
      "    .in1(magma_Bits_8_add_inst0_out),\n",
      "    .out(magma_Bits_8_add_inst1_out)\n",
      ");\n",
      "assign results = magma_Bits_8_add_inst1_out;\n",
      "endmodule\n",
      "\n",
      "\n",
      "---\n"
     ]
    }
   ],
   "source": [
    "x = PyDataT(1)\n",
    "y = PyDataT(2)\n",
    "z = PyDataT(3)\n",
    "results = add_n(x, y, z) \n",
    "print(repr(results))\n",
    "print('---')\n",
    "\n",
    "x = SmtDataT(name='x')\n",
    "y = SmtDataT(name='y')\n",
    "z = SmtDataT(name='z')\n",
    "results = add_n(x, y, z) \n",
    "print(smt_to_smtlib_string(results))\n",
    "print('---')\n",
    "del x\n",
    "del y\n",
    "del z\n",
    "\n",
    "class Adder3(m.Circuit):\n",
    "    io = m.IO(x=m.In(MagmaDataT), \n",
    "              y=m.In(MagmaDataT), \n",
    "              z=m.In(MagmaDataT), \n",
    "              results=m.Out(MagmaDataT))\n",
    "    io.results @= add_n(io.x, io.y, io.z)\n",
    "    \n",
    "print(magma_to_verilog_string(Adder3))\n",
    "print('---')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d7ed9b8",
   "metadata": {},
   "source": [
    "We can easily further generalize this to build reduction trees over any function. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "1270e5f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "_MISSING = object() # a sentinel object\n",
    "\n",
    "def gen_tree_reducer(f, ident=_MISSING):\n",
    "    '''\n",
    "    f :: T -> T -> T\n",
    "    ident :: Optional[T]\n",
    "    '''\n",
    "    def reducer(*args):\n",
    "        '''\n",
    "         *args :: List[T]\n",
    "        '''\n",
    "        n = len(args)\n",
    "        if n == 0:\n",
    "            if ident is _MISSING:\n",
    "                raise ValueError('cannot reduce empty list')\n",
    "            return ident\n",
    "        elif n == 1:\n",
    "            return args[0]\n",
    "        else:\n",
    "            return f(reducer(*args[:n//2]), reducer(*args[n//2:]))\n",
    "    return reducer"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e8a7ced",
   "metadata": {},
   "source": [
    "Using builtin higher order functions (e.g. `map`) is also supported"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "0b990ef8",
   "metadata": {},
   "outputs": [],
   "source": [
    "add_n = gen_tree_reducer(add, 0)\n",
    "\n",
    "def sum_of_sq(*args):\n",
    "    return add_n(*map(lambda x : x*x, args))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "86aaa624",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BitVector[8](14)\n",
      "---\n",
      "(bvadd (bvmul x x) (bvadd (bvmul y y) (bvmul z z)))\n",
      "---\n",
      "/tmp/tmp43tfp6pm/out.json\n",
      "module coreir_mul #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = in0 * in1;\n",
      "endmodule\n",
      "\n",
      "module coreir_add #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = in0 + in1;\n",
      "endmodule\n",
      "\n",
      "module SumOfSq3 (\n",
      "    input [7:0] x,\n",
      "    input [7:0] y,\n",
      "    input [7:0] z,\n",
      "    output [7:0] results\n",
      ");\n",
      "wire [7:0] magma_Bits_8_add_inst0_out;\n",
      "wire [7:0] magma_Bits_8_add_inst1_out;\n",
      "wire [7:0] magma_Bits_8_mul_inst0_out;\n",
      "wire [7:0] magma_Bits_8_mul_inst1_out;\n",
      "wire [7:0] magma_Bits_8_mul_inst2_out;\n",
      "coreir_add #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_add_inst0 (\n",
      "    .in0(magma_Bits_8_mul_inst1_out),\n",
      "    .in1(magma_Bits_8_mul_inst2_out),\n",
      "    .out(magma_Bits_8_add_inst0_out)\n",
      ");\n",
      "coreir_add #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_add_inst1 (\n",
      "    .in0(magma_Bits_8_mul_inst0_out),\n",
      "    .in1(magma_Bits_8_add_inst0_out),\n",
      "    .out(magma_Bits_8_add_inst1_out)\n",
      ");\n",
      "coreir_mul #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_mul_inst0 (\n",
      "    .in0(x),\n",
      "    .in1(x),\n",
      "    .out(magma_Bits_8_mul_inst0_out)\n",
      ");\n",
      "coreir_mul #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_mul_inst1 (\n",
      "    .in0(y),\n",
      "    .in1(y),\n",
      "    .out(magma_Bits_8_mul_inst1_out)\n",
      ");\n",
      "coreir_mul #(\n",
      "    .width(8)\n",
      ") magma_Bits_8_mul_inst2 (\n",
      "    .in0(z),\n",
      "    .in1(z),\n",
      "    .out(magma_Bits_8_mul_inst2_out)\n",
      ");\n",
      "assign results = magma_Bits_8_add_inst1_out;\n",
      "endmodule\n",
      "\n",
      "\n",
      "---\n"
     ]
    }
   ],
   "source": [
    "x = PyDataT(1)\n",
    "y = PyDataT(2)\n",
    "z = PyDataT(3)\n",
    "results = sum_of_sq(x, y, z) \n",
    "print(repr(results))\n",
    "print('---')\n",
    "\n",
    "x = SmtDataT(name='x')\n",
    "y = SmtDataT(name='y')\n",
    "z = SmtDataT(name='z')\n",
    "results = sum_of_sq(x, y, z) \n",
    "print(smt_to_smtlib_string(results))\n",
    "print('---')\n",
    "del x\n",
    "del y\n",
    "del z\n",
    "\n",
    "class SumOfSq3(m.Circuit):\n",
    "    io = m.IO(x=m.In(MagmaDataT), \n",
    "              y=m.In(MagmaDataT), \n",
    "              z=m.In(MagmaDataT), \n",
    "              results=m.Out(MagmaDataT))\n",
    "    io.results @= sum_of_sq(io.x, io.y, io.z)\n",
    "    \n",
    "print(magma_to_verilog_string(SumOfSq3))\n",
    "print('---')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3df9efea",
   "metadata": {},
   "source": [
    "Note how all `if`'s are resolved without respect to the value's of the data. The hwtypes expression language allows for conditionals using the `ite` method on the bit type.  For example one might write an absolute value function as follows:  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "23729dba",
   "metadata": {},
   "outputs": [],
   "source": [
    "def abs(x):\n",
    "    return (x < 0).ite(-x, x)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "027c7359",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SIntVector[8](1)\n",
      "---\n",
      "(ite (bvslt x #b00000000) (bvneg x) x)\n",
      "---\n",
      "/tmp/tmp87oycvza/out.json\n",
      "module coreir_slt #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    output out\n",
      ");\n",
      "  assign out = $signed(in0) < $signed(in1);\n",
      "endmodule\n",
      "\n",
      "module coreir_neg #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = -in;\n",
      "endmodule\n",
      "\n",
      "module coreir_mux #(\n",
      "    parameter width = 1\n",
      ") (\n",
      "    input [width-1:0] in0,\n",
      "    input [width-1:0] in1,\n",
      "    input sel,\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = sel ? in1 : in0;\n",
      "endmodule\n",
      "\n",
      "module coreir_const #(\n",
      "    parameter width = 1,\n",
      "    parameter value = 1\n",
      ") (\n",
      "    output [width-1:0] out\n",
      ");\n",
      "  assign out = value;\n",
      "endmodule\n",
      "\n",
      "module commonlib_muxn__N2__width8 (\n",
      "    input [7:0] in_data [1:0],\n",
      "    input [0:0] in_sel,\n",
      "    output [7:0] out\n",
      ");\n",
      "wire [7:0] _join_out;\n",
      "coreir_mux #(\n",
      "    .width(8)\n",
      ") _join (\n",
      "    .in0(in_data[0]),\n",
      "    .in1(in_data[1]),\n",
      "    .sel(in_sel[0]),\n",
      "    .out(_join_out)\n",
      ");\n",
      "assign out = _join_out;\n",
      "endmodule\n",
      "\n",
      "module Mux2xSInt8 (\n",
      "    input [7:0] I0,\n",
      "    input [7:0] I1,\n",
      "    input S,\n",
      "    output [7:0] O\n",
      ");\n",
      "wire [7:0] coreir_commonlib_mux2x8_inst0_out;\n",
      "wire [7:0] coreir_commonlib_mux2x8_inst0_in_data [1:0];\n",
      "assign coreir_commonlib_mux2x8_inst0_in_data[1] = I1;\n",
      "assign coreir_commonlib_mux2x8_inst0_in_data[0] = I0;\n",
      "commonlib_muxn__N2__width8 coreir_commonlib_mux2x8_inst0 (\n",
      "    .in_data(coreir_commonlib_mux2x8_inst0_in_data),\n",
      "    .in_sel(S),\n",
      "    .out(coreir_commonlib_mux2x8_inst0_out)\n",
      ");\n",
      "assign O = coreir_commonlib_mux2x8_inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Abs (\n",
      "    input [7:0] x,\n",
      "    output [7:0] results\n",
      ");\n",
      "wire [7:0] Mux2xSInt8_inst0_O;\n",
      "wire [7:0] const_0_8_out;\n",
      "wire [7:0] magma_SInt_8_neg_inst0_out;\n",
      "wire magma_SInt_8_slt_inst0_out;\n",
      "Mux2xSInt8 Mux2xSInt8_inst0 (\n",
      "    .I0(x),\n",
      "    .I1(magma_SInt_8_neg_inst0_out),\n",
      "    .S(magma_SInt_8_slt_inst0_out),\n",
      "    .O(Mux2xSInt8_inst0_O)\n",
      ");\n",
      "coreir_const #(\n",
      "    .value(8'h00),\n",
      "    .width(8)\n",
      ") const_0_8 (\n",
      "    .out(const_0_8_out)\n",
      ");\n",
      "coreir_neg #(\n",
      "    .width(8)\n",
      ") magma_SInt_8_neg_inst0 (\n",
      "    .in(x),\n",
      "    .out(magma_SInt_8_neg_inst0_out)\n",
      ");\n",
      "coreir_slt #(\n",
      "    .width(8)\n",
      ") magma_SInt_8_slt_inst0 (\n",
      "    .in0(x),\n",
      "    .in1(const_0_8_out),\n",
      "    .out(magma_SInt_8_slt_inst0_out)\n",
      ");\n",
      "assign results = Mux2xSInt8_inst0_O;\n",
      "endmodule\n",
      "\n",
      "\n",
      "---\n"
     ]
    }
   ],
   "source": [
    "PyDataT = hw.SIntVector[8]\n",
    "SmtDataT = hw.SMTSIntVector[8]\n",
    "MagmaDataT = m.SInt[8]\n",
    "\n",
    "x = PyDataT(-1)\n",
    "results = abs(x) \n",
    "print(repr(results))\n",
    "print('---')\n",
    "\n",
    "x = SmtDataT(name='x')\n",
    "results = abs(x) \n",
    "print(smt_to_smtlib_string(results))\n",
    "print('---')\n",
    "del x\n",
    "class Abs(m.Circuit):\n",
    "    io = m.IO(x=m.In(MagmaDataT), \n",
    "              results=m.Out(MagmaDataT))\n",
    "    io.results @= abs(io.x)\n",
    "    \n",
    "print(magma_to_verilog_string(Abs))\n",
    "print('---')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4c982a54",
   "metadata": {},
   "source": [
    "It is important to note that only constantly bounded recursion is possible. This ensures all hwtypes programs may be compiled to some finite circuit (and correspondingly some finite formula in first order logic). This restriction is easy to enforce as the `ite` method behaves like any other python method call. In particular its arguments will be evaluated eagerly, meaning unbounded data dependent recursion will recurse infinitely:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "ab35e178",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Error: maximum recursion depth exceeded in comparison\n"
     ]
    }
   ],
   "source": [
    "def factorial(x):\n",
    "    return (x == 1).ite(\n",
    "        x*factorial(x - 1), # factorial(x - 1) will always be evaluated leading to infinite recursion\n",
    "        type(x)(1),  # cast 1 to the type of x\n",
    "    )\n",
    "\n",
    "try:\n",
    "    x = factorial(PyDataT(5))\n",
    "except RecursionError as e:\n",
    "    print(f'Error: {e}')\n",
    "else:\n",
    "    print(f'5! = {x}')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7e2b5dad",
   "metadata": {},
   "source": [
    "Now the above program could be unrolled explicitly, which results in a quite large but finite circuit.  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "c7255f99",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "9! = 128\n"
     ]
    }
   ],
   "source": [
    "PyDataT = hw.UIntVector[8]\n",
    "\n",
    "def bounded_factorial(x):\n",
    "    if not isinstance(x, hw.AbstractBitVector):\n",
    "        raise TypeError()\n",
    "    T = type(x)\n",
    "    MAX_INT = 2**x.size - 1\n",
    "    def inner(x, ctr):\n",
    "        if ctr == 0:\n",
    "            return T(1)\n",
    "        else:\n",
    "            return (x == 1).ite(\n",
    "                T(1),\n",
    "                x*inner(x - 1, ctr - 1),\n",
    "            )\n",
    "    return inner(x, MAX_INT)\n",
    "\n",
    "x = PyDataT(9)\n",
    "try:\n",
    "    y = bounded_factorial(x)\n",
    "except RecursionError as e:\n",
    "    print(f'Error: {e}')\n",
    "else:\n",
    "    print(f'{x}! = {y}')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b58d4082",
   "metadata": {},
   "source": [
    "Note this circuit in fact does not perform the factorial function. Instead it performs: \n",
    "$$\n",
    "f(0) = 1 \\\\\n",
    "f(x) = x*f(x-1) \\mod 2^{\\text{bitwidth}(x)}$$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2e5eb88f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "03d51e51",
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "name 'family_closure' is not defined",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Input \u001b[0;32mIn [14]\u001b[0m, in \u001b[0;36m<cell line: 1>\u001b[0;34m()\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;129m@family_closure\u001b[39m\n\u001b[1;32m      2\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mclosure\u001b[39m(family):\n\u001b[1;32m      3\u001b[0m     DataT \u001b[38;5;241m=\u001b[39m family\u001b[38;5;241m.\u001b[39mBitVector[\u001b[38;5;241m8\u001b[39m]\n\u001b[1;32m      4\u001b[0m     Bit \u001b[38;5;241m=\u001b[39m family\u001b[38;5;241m.\u001b[39mBit\n",
      "\u001b[0;31mNameError\u001b[0m: name 'family_closure' is not defined"
     ]
    }
   ],
   "source": [
    "@family_closure\n",
    "def closure(family):\n",
    "    DataT = family.BitVector[8]\n",
    "    Bit = family.Bit\n",
    "    Reg = family.gen_register(DataT, 0)\n",
    "    @family.assemble(locals(), globals())\n",
    "    class Ctr(Peak):\n",
    "        def __init__(self):\n",
    "            self.reg = Reg()\n",
    "            \n",
    "        def __call__(self, i: DataT) -> DataT:\n",
    "            prev = self.reg\n",
    "            self.reg = prev + 1\n",
    "            return prev\n",
    "    return Ctr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "245ecfa5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# class T(enum): ...\n",
    "\n",
    "# class Ext(enum, extends=T): ... # copy elements of T into Ext\n",
    "    \n",
    "# T < Ext\n",
    "\n",
    "#from hwtypes import Sum\n",
    "#T = Sum[hw.Bit, hw.BitVector[4]]\n",
    "#S = Sum[hw.Bit, hw.BitVector[4], hw.BitVector[6]]\n",
    "#issubclass(S, T)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
