# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_PD2_run_msim_rtl_verilog.do
# if ![file isdirectory lab_PD2_iputf_libs] {
# 	file mkdir lab_PD2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib lab_PD2_iputf_libs/sc_fifo
# ** Warning: (vlib-34) Library already exists at "lab_PD2_iputf_libs/sc_fifo".
# vmap sc_fifo ./lab_PD2_iputf_libs/sc_fifo
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sc_fifo ./lab_PD2_iputf_libs/sc_fifo 
# Modifying modelsim.ini
# vlib lab_PD2_iputf_libs/MyST_source
# ** Warning: (vlib-34) Library already exists at "lab_PD2_iputf_libs/MyST_source".
# vmap MyST_source ./lab_PD2_iputf_libs/MyST_source
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap MyST_source ./lab_PD2_iputf_libs/MyST_source 
# Modifying modelsim.ini
# vlib lab_PD2_iputf_libs/MyST_sink
# ** Warning: (vlib-34) Library already exists at "lab_PD2_iputf_libs/MyST_sink".
# vmap MyST_sink ./lab_PD2_iputf_libs/MyST_sink
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap MyST_sink ./lab_PD2_iputf_libs/MyST_sink 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog     "D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/altera_avalon_sc_fifo.v" -work sc_fifo    
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:49 on Feb 17,2025
# vlog -reportprogress 300 D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/altera_avalon_sc_fifo.v -work sc_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:48:49 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/MyST_source.sv"          -work MyST_source
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:50 on Feb 17,2025
# vlog -reportprogress 300 -sv D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/MyST_source.sv -work MyST_source 
# -- Compiling module MyST_source
# 
# Top level modules:
# 	MyST_source
# End time: 15:48:50 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/MyST_sink.sv"            -work MyST_sink  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:50 on Feb 17,2025
# vlog -reportprogress 300 -sv D:/repos/verilog2/lab_PD2/lab_PD2/simulation/submodules/MyST_sink.sv -work MyST_sink 
# -- Compiling module MyST_sink
# 
# Top level modules:
# 	MyST_sink
# End time: 15:48:50 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/repos/verilog2/lab_PD2/lab_PD2/simulation/lab_PD2.v"                                           
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:50 on Feb 17,2025
# vlog -reportprogress 300 D:/repos/verilog2/lab_PD2/lab_PD2/simulation/lab_PD2.v 
# -- Compiling module lab_PD2
# 
# Top level modules:
# 	lab_PD2
# End time: 15:48:50 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/repos/verilog2/lab_PD2 {D:/repos/verilog2/lab_PD2/lab_PD2_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:50 on Feb 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/repos/verilog2/lab_PD2" D:/repos/verilog2/lab_PD2/lab_PD2_top.sv 
# -- Compiling module lab_PD2_top
# 
# Top level modules:
# 	lab_PD2_top
# End time: 15:48:50 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/repos/verilog2/lab_PD2 {D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:50 on Feb 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/repos/verilog2/lab_PD2" D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv 
# -- Compiling module tb_lab_PD2_top
# 
# Top level modules:
# 	tb_lab_PD2_top
# End time: 15:48:50 on Feb 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sc_fifo -L MyST_source -L MyST_sink -voptargs="+acc"  tb_lab_PD2_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L sc_fifo -L MyST_source -L MyST_sink -voptargs=""+acc"" tb_lab_PD2_top 
# Start time: 15:48:50 on Feb 17,2025
# Loading sv_std.std
# Loading work.tb_lab_PD2_top
# Loading work.lab_PD2_top
# Loading work.lab_PD2
# Loading MyST_sink.MyST_sink
# Loading MyST_source.MyST_source
# Loading sc_fifo.altera_avalon_sc_fifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv(16)
#    Time: 4500 ns  Iteration: 0  Instance: /tb_lab_PD2_top
# Break in Module tb_lab_PD2_top at D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv line 16
do D:/repos/verilog2/lab_PD2/waveLab2.do
restart
run -all
# ** Note: $stop    : D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv(16)
#    Time: 4500 ns  Iteration: 0  Instance: /tb_lab_PD2_top
# Break in Module tb_lab_PD2_top at D:/repos/verilog2/lab_PD2/tb_lab_PD2_top.sv line 16
# End time: 15:50:17 on Feb 17,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
