Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Dec 03 18:20:56 2020
| Host         : ExSqueez running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file out/post_route_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.254    -7541.168                   8308                31041       -2.163      -58.853                     28                31041        1.000        0.000                       0                 12340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -4.254    -7399.728                   8031                28657        0.055        0.000                      0                28657        2.750        0.000                       0                 11216  
  pll_dac_clk_1x        0.441        0.000                      0                   45        0.219        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.422       -1.438                      4                  412        0.143        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -2.019     -140.003                    273                 1839        0.106        0.000                      0                 1839        1.000        0.000                       0                   851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.940        0.000                      0                   28       -2.163      -58.853                     28                   28  
pll_adc_clk     pll_dac_clk_1x        2.299        0.000                      0                   28        0.421        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.327        0.000                      0                   94        0.120        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         8031  Failing Endpoints,  Worst Slack       -4.254ns,  Total Violation    -7399.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.254ns  (required time - arrival time)
  Source:                 i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/psdsp/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk5[7].iq_2_outputs/modulator/secondproduct1/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 5.237ns (49.448%)  route 5.354ns (50.552%))
  Logic Levels:           7  (DSP48E1=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 13.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=11227, routed)       1.674     5.907    i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/clk_i
    SLICE_X29Y5          FDRE                                         r  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/psdsp/Q
                         net (fo=3, routed)           0.797     7.160    i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/signal_i[23]
    SLICE_X29Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.284 f  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[0].lpf/signal_o[23]_INST_0/O
                         net (fo=3, routed)           0.163     7.447    i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[1].lpf/delta[23]_i_2_n_0
    SLICE_X29Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.571 f  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[1].lpf/signal_o[23]_INST_0/O
                         net (fo=3, routed)           0.448     8.019    i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[2].lpf/delta[23]_i_2_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.143 f  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[2].lpf/signal_o[23]_INST_0/O
                         net (fo=4, routed)           0.415     8.558    i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[3].lpf/delta[23]_i_2_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I1_O)        0.118     8.676 r  i_dsp/genblk5[7].iq_2_outputs/iqfilter[1]/genblk2[3].lpf/signal_o[23]_INST_0_replica/O
                         net (fo=14, routed)          0.844     9.519    i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/signal_o[23]_repN_alias
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[28]_P[34])
                                                      4.043    13.562 r  i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[34]
                         net (fo=2, routed)           1.300    14.862    i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/p_0_in[1]
    SLICE_X32Y4          LUT6 (Prop_lut6_I3_O)        0.124    14.986 r  i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product_o[12]_INST_0_i_1/O
                         net (fo=13, routed)          0.719    15.705    i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product_o[12]_INST_0_i_1_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.829 r  i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product_o[0]_INST_0/O
                         net (fo=1, routed)           0.669    16.498    i_dsp/genblk5[7].iq_2_outputs/modulator/firstproduct1[0]
    DSP48_X1Y0           DSP48E1                                      r  i_dsp/genblk5[7].iq_2_outputs/modulator/secondproduct1/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=11227, routed)       1.591    13.481    i_dsp/genblk5[7].iq_2_outputs/modulator/clk_i
    DSP48_X1Y0           DSP48E1                                      r  i_dsp/genblk5[7].iq_2_outputs/modulator/secondproduct1/CLK
                         clock pessimism              0.458    13.939    
                         clock uncertainty           -0.069    13.870    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -1.626    12.244    i_dsp/genblk5[7].iq_2_outputs/modulator/secondproduct1
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -16.498    
  -------------------------------------------------------------------
                         slack                                 -4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_dsp/genblk4[6].iq/iq_fgen/phase2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[6].iq/iq_fgen/sin_reg_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=11227, routed)       0.566     1.981    i_dsp/genblk4[6].iq/iq_fgen/clk_i
    SLICE_X7Y3           FDRE                                         r  i_dsp/genblk4[6].iq/iq_fgen/phase2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     2.122 r  i_dsp/genblk4[6].iq/iq_fgen/phase2_reg[8]/Q
                         net (fo=1, routed)           0.157     2.279    i_dsp/genblk4[6].iq/iq_fgen/phase2_reg__0[8]
    RAMB36_X0Y0          RAMB36E1                                     r  i_dsp/genblk4[6].iq/iq_fgen/sin_reg_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=11227, routed)       0.877     2.418    i_dsp/genblk4[6].iq/iq_fgen/clk_i
    RAMB36_X0Y0          RAMB36E1                                     r  i_dsp/genblk4[6].iq/iq_fgen/sin_reg_reg/CLKBWRCLK
                         clock pessimism             -0.378     2.041    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.224    i_dsp/genblk4[6].iq/iq_fgen/sin_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X0Y22     i_dsp/genblk2[2].i_pid/kp_mult0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_awfifo_reg_0_15_36_36/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.518ns (19.857%)  route 2.091ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X42Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     6.493 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.091     8.584    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.607%)  route 0.561ns (77.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X42Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     2.168 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.561     2.730    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y71    dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.422ns,  Total Violation       -1.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 pwm[0]/v_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.594ns (51.534%)  route 1.499ns (48.466%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.740     5.973    pwm[0]/clk
    SLICE_X38Y57         FDRE                                         r  pwm[0]/v_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.478     6.451 r  pwm[0]/v_r_reg[3]/Q
                         net (fo=2, routed)           0.731     7.182    pwm[0]/v_r[3]
    SLICE_X43Y56         LUT4 (Prop_lut4_I2_O)        0.295     7.477 r  pwm[0]/pwm_o_i_11/O
                         net (fo=1, routed)           0.000     7.477    pwm[0]/pwm_o_i_11_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.027 r  pwm[0]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.027    pwm[0]/pwm_o_reg_i_3_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.298 r  pwm[0]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, routed)           0.768     9.066    pwm[0]/p_1_in
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.557     9.447    pwm[0]/clk
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.343     9.790    
                         clock uncertainty           -0.063     9.727    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -1.083     8.644    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pwm[1]/v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/v_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.590     2.005    pwm[1]/clk
    SLICE_X43Y55         FDRE                                         r  pwm[1]/v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  pwm[1]/v_reg[6]/Q
                         net (fo=3, routed)           0.098     2.244    pwm[1]/v_reg_n_0_[6]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.048     2.292 r  pwm[1]/v_r[6]_i_1/O
                         net (fo=1, routed)           0.000     2.292    pwm[1]/v_r[6]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  pwm[1]/v_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.860     2.401    pwm[1]/clk
    SLICE_X42Y55         FDRE                                         r  pwm[1]/v_r_reg[6]/C
                         clock pessimism             -0.383     2.018    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.131     2.149    pwm[1]/v_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X36Y33    pwm[2]/b_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y56    pwm[0]/b_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          273  Failing Endpoints,  Worst Slack       -2.019ns,  Total Violation     -140.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 3.316ns (49.666%)  route 3.361ns (50.334%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 7.722 - 5.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.709     3.017    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/clk
    SLICE_X0Y88          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.478     3.495 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.469     3.964    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.295     4.259 f  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/next_pending_INST_0/O
                         net (fo=4, routed)           1.195     5.454    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.156     5.610 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, routed)          0.787     6.397    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.355     6.752 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     6.752    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.284    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.618 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.582     8.200    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.303     8.503 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     8.503    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.053    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.366 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.328     9.694    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X4Y80          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         1.530     7.722    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X4Y80          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.952    
                         clock uncertainty           -0.083     7.869    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.195     7.674    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                 -2.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.560     0.901    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X7Y84          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/Q
                         net (fo=1, routed)           0.054     1.096    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[11]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.141 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2/O
                         net (fo=1, routed)           0.000     1.141    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/p_1_in[11]
    SLICE_X6Y84          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, routed)         0.827     1.197    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X6Y84          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121     1.035    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y72  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y66  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.163ns,  Total Violation      -58.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=11227, routed)       0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001     9.828    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.163ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=11227, routed)       1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.368    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.163    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        2.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.642ns (12.441%)  route 4.519ns (87.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=11227, routed)       1.669     5.902    i_dsp/clk_i
    SLICE_X34Y36         FDRE                                         r  i_dsp/sum1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     6.420 f  i_dsp/sum1_reg[13]/Q
                         net (fo=14, routed)          1.181     7.601    i_dsp/dac_saturate[0]/input_i[13]
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.725 r  i_dsp/dac_saturate[0]/output_o[3]_INST_0/O
                         net (fo=15, routed)          3.338    11.063    dac_dat_a[3]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555    13.445    dac_clk_1x
    SLICE_X43Y70         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism              0.173    13.618    
                         clock uncertainty           -0.189    13.429    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)       -0.067    13.362    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 i_dsp/sum2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.770%)  route 0.805ns (81.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=11227, routed)       0.590     2.005    i_dsp/clk_i
    SLICE_X37Y43         FDRE                                         r  i_dsp/sum2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     2.146 f  i_dsp/sum2_reg[9]/Q
                         net (fo=1, routed)           0.275     2.421    i_dsp/dac_saturate[1]/input_i[9]
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.466 r  i_dsp/dac_saturate[1]/output_o[9]_INST_0/O
                         net (fo=15, routed)          0.530     2.996    dac_dat_b[9]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X42Y61         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.063     2.576    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.580ns (18.360%)  route 2.579ns (81.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 9.458 - 4.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=11227, routed)       1.753     5.986    i_ams/clk_i
    SLICE_X40Y41         FDRE                                         r  i_ams/dac_c_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     6.442 r  i_ams/dac_c_o_reg[4]/Q
                         net (fo=2, routed)           2.579     9.021    pwm[2]/cfg[4]
    SLICE_X39Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.145 r  pwm[2]/b[4]_i_1/O
                         net (fo=1, routed)           0.000     9.145    pwm[2]/b[4]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=215, routed)         1.568     9.458    pwm[2]/clk
    SLICE_X39Y33         FDRE                                         r  pwm[2]/b_reg[4]/C
                         clock pessimism              0.173     9.632    
                         clock uncertainty           -0.189     9.443    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.029     9.472    pwm[2]/b_reg[4]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_ams/dac_c_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.324%)  route 0.502ns (79.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=11227, routed)       0.586     2.001    i_ams/clk_i
    SLICE_X37Y34         FDRE                                         r  i_ams/dac_c_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128     2.129 r  i_ams/dac_c_o_reg[22]/Q
                         net (fo=2, routed)           0.502     2.631    pwm[2]/cfg[22]
    SLICE_X37Y18         FDRE                                         r  pwm[2]/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=215, routed)         0.850     2.391    pwm[2]/clk
    SLICE_X37Y18         FDRE                                         r  pwm[2]/v_reg[6]/C
                         clock pessimism             -0.075     2.316    
                         clock uncertainty            0.189     2.505    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.006     2.511    pwm[2]/v_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.120    





