
*** Running vivado
    with args -log axi_stream_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_stream_wrapper.tcl -notrace
Command: synth_design -top axi_stream_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25353 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.180 ; gain = 85.891 ; free physical = 5259 ; free virtual = 16735
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_stream_wrapper' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/new/axi_stream_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'AES_128_parallel' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:9' bound to instance 'AES' of component 'AES_128_parallel' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/new/axi_stream_wrapper.vhd:58]
INFO: [Synth 8-638] synthesizing module 'AES_128_parallel' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:19]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mux.vhd:3' bound to instance 'INST_IS_MUX_IN' of component 'MUX' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:129]
INFO: [Synth 8-638] synthesizing module 'MUX' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mux.vhd:12]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mux.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mux.vhd:12]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/reg.vhd:4' bound to instance 'INST_IS_REG' of component 'reg' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:138]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/reg.vhd:13]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/reg.vhd:13]
INFO: [Synth 8-3491] module 'subBytes' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:3' bound to instance 'INST_SBOX_LAYER' of component 'SubBytes' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:148]
INFO: [Synth 8-638] synthesizing module 'subBytes' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:9]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sbox' (3#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:13]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_subbytes' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'subBytes' (4#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/subBytes.vhd:9]
INFO: [Synth 8-3491] module 'Shiftrows' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/Shiftrows.vhd:3' bound to instance 'INST_SHIFTROWS' of component 'ShiftRows' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Shiftrows' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/Shiftrows.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Shiftrows' (5#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/Shiftrows.vhd:10]
INFO: [Synth 8-3491] module 'MixColumns' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:3' bound to instance 'INST_MixColumns' of component 'MixColumns' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:160]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:10]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:3' bound to instance 'inst_firstcolumn' of component 'mixcolumn' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:33]
INFO: [Synth 8-638] synthesizing module 'mixColumn' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'mixColumn' (6#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:8]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:3' bound to instance 'inst_secondcolumn' of component 'mixcolumn' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:39]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:3' bound to instance 'inst_thirdcolumn' of component 'mixcolumn' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:45]
INFO: [Synth 8-3491] module 'mixColumn' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mixcolumn.vhd:3' bound to instance 'inst_fourthcolumn' of component 'mixcolumn' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (7#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/MixColumns.vhd:10]
	Parameter datapath bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/mux.vhd:3' bound to instance 'INST_KEY_IN_MUX' of component 'MUX' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:166]
	Parameter length bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/reg.vhd:4' bound to instance 'INST_KEY_REG' of component 'reg' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:175]
INFO: [Synth 8-3491] module 'key_schedule' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:4' bound to instance 'INST_KEY_SCHEDULE' of component 'key_schedule' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:184]
INFO: [Synth 8-638] synthesizing module 'key_schedule' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:11]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:28]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:28]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:28]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/sbox.vhd:4' bound to instance 'inst_sub_column' of component 'sbox' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'key_schedule' (8#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/key_schedule.vhd:11]
INFO: [Synth 8-3491] module 'AddRoundKey' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:3' bound to instance 'INST_AddRoundKey' of component 'AddRoundKey' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:193]
INFO: [Synth 8-638] synthesizing module 'AddRoundKey' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'AddRoundKey' (9#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AddRoundKey.vhd:10]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/cnt.vhd:4' bound to instance 'INST_CNT' of component 'cnt' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:200]
INFO: [Synth 8-638] synthesizing module 'CNT' [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/cnt.vhd:14]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (10#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/cnt.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'AES_128_parallel' (11#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/imports/AES.srcs/sources_1/imports/src/AES_128_parallel.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element ip_start_reg was removed.  [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/new/axi_stream_wrapper.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_wrapper' (12#1) [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/sources_1/new/axi_stream_wrapper.vhd:20]
WARNING: [Synth 8-3331] design axi_stream_wrapper has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.789 ; gain = 130.500 ; free physical = 5267 ; free virtual = 16744
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.789 ; gain = 130.500 ; free physical = 5269 ; free virtual = 16746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.789 ; gain = 130.500 ; free physical = 5269 ; free virtual = 16746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.438 ; gain = 0.000 ; free physical = 5014 ; free virtual = 16491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 5095 ; free virtual = 16572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 5095 ; free virtual = 16572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 5097 ; free virtual = 16574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'AES_128_parallel'
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_stream_wrapper'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip_plaintext_buf_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip_plaintext_buf_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip_plaintext_buf_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXIS_TREADY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXIS_TVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loading |                               00 |                               00
              processing |                               01 |                               01
             end_encrypt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'AES_128_parallel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
          read_plaintext |                           000010 |                              001
                read_key |                           000100 |                              010
               stabilize |                           001000 |                              011
              processing |                           010000 |                              100
        write_ciphertext |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_stream_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 5087 ; free virtual = 16565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 31    
	   3 Input      8 Bit         XORs := 14    
	   5 Input      8 Bit         XORs := 8     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 12    
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mixColumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 3     
	   5 Input      8 Bit         XORs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module key_schedule 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 15    
	   3 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module AddRoundKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module AES_128_parallel 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_stream_wrapper has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 5056 ; free virtual = 16536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+--------------------------------------------+---------------+----------------+
|Module Name  | RTL Object                                 | Depth x Width | Implemented As | 
+-------------+--------------------------------------------+---------------+----------------+
|sbox         | SubBytes[0]                                | 256x8         | LUT            | 
|subBytes     | subbytes_gen[0].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[1].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[2].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[3].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[4].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[5].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[6].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[7].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[8].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[9].inst_subbytes/SubBytes[0]  | 256x8         | LUT            | 
|subBytes     | subbytes_gen[10].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[11].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[12].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[13].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[14].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|subBytes     | subbytes_gen[15].inst_subbytes/SubBytes[0] | 256x8         | LUT            | 
|key_schedule | apply_sbox[0].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
|key_schedule | apply_sbox[1].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
|key_schedule | apply_sbox[2].inst_sub_column/SubBytes[0]  | 256x8         | LUT            | 
+-------------+--------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1719.438 ; gain = 494.148 ; free physical = 4931 ; free virtual = 16410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4901 ; free virtual = 16380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4897 ; free virtual = 16376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     4|
|3     |LUT2  |     9|
|4     |LUT3  |     5|
|5     |LUT4  |   142|
|6     |LUT5  |   213|
|7     |LUT6  |  1080|
|8     |MUXF7 |   168|
|9     |MUXF8 |    32|
|10    |FDCE  |     4|
|11    |FDRE  |   689|
|12    |FDSE  |     2|
|13    |IBUF  |    36|
|14    |OBUF  |    35|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------+------+
|      |Instance                               |Module           |Cells |
+------+---------------------------------------+-----------------+------+
|1     |top                                    |                 |  2420|
|2     |  AES                                  |AES_128_parallel |  1843|
|3     |    INST_CNT                           |CNT              |    14|
|4     |    INST_IS_REG                        |\reg             |   933|
|5     |    INST_KEY_REG                       |reg_0            |   545|
|6     |    INST_KEY_SCHEDULE                  |key_schedule     |   108|
|7     |      \apply_sbox[0].inst_sub_column   |sbox_16          |    24|
|8     |      \apply_sbox[1].inst_sub_column   |sbox_17          |    24|
|9     |      \apply_sbox[2].inst_sub_column   |sbox_18          |    24|
|10    |      \apply_sbox[3].inst_sub_column   |sbox_19          |    24|
|11    |    INST_SBOX_LAYER                    |subBytes         |   232|
|12    |      \subbytes_gen[0].inst_subbytes   |sbox             |    14|
|13    |      \subbytes_gen[10].inst_subbytes  |sbox_1           |    14|
|14    |      \subbytes_gen[11].inst_subbytes  |sbox_2           |    14|
|15    |      \subbytes_gen[12].inst_subbytes  |sbox_3           |    14|
|16    |      \subbytes_gen[13].inst_subbytes  |sbox_4           |    14|
|17    |      \subbytes_gen[14].inst_subbytes  |sbox_5           |    14|
|18    |      \subbytes_gen[15].inst_subbytes  |sbox_6           |    14|
|19    |      \subbytes_gen[1].inst_subbytes   |sbox_7           |    14|
|20    |      \subbytes_gen[2].inst_subbytes   |sbox_8           |    14|
|21    |      \subbytes_gen[3].inst_subbytes   |sbox_9           |    14|
|22    |      \subbytes_gen[4].inst_subbytes   |sbox_10          |    16|
|23    |      \subbytes_gen[5].inst_subbytes   |sbox_11          |    16|
|24    |      \subbytes_gen[6].inst_subbytes   |sbox_12          |    16|
|25    |      \subbytes_gen[7].inst_subbytes   |sbox_13          |    16|
|26    |      \subbytes_gen[8].inst_subbytes   |sbox_14          |    14|
|27    |      \subbytes_gen[9].inst_subbytes   |sbox_15          |    14|
+------+---------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1738.812 ; gain = 513.523 ; free physical = 4898 ; free virtual = 16377
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1738.812 ; gain = 149.875 ; free physical = 4957 ; free virtual = 16437
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1738.820 ; gain = 513.523 ; free physical = 4958 ; free virtual = 16437
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1770.828 ; gain = 557.102 ; free physical = 4970 ; free virtual = 16449
INFO: [Common 17-1381] The checkpoint '/home/sam/vivado/AES_128_AXI_stream/AES_128_AXI_stream.runs/synth_1/axi_stream_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_wrapper_utilization_synth.rpt -pb axi_stream_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1794.840 ; gain = 0.000 ; free physical = 4969 ; free virtual = 16449
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 18:30:49 2018...
