Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 26 17:33:26 2025
| Host         : DESKTOP-UVJ6KEJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zero_99_timing_summary_routed.rpt -pb zero_99_timing_summary_routed.pb -rpx zero_99_timing_summary_routed.rpx -warn_on_violation
| Design       : zero_99
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.128        0.000                      0                   34        0.224        0.000                      0                   34        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.128        0.000                      0                   34        0.224        0.000                      0                   34        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 down_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.766ns (29.393%)  route 1.840ns (70.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  down_reg_reg/Q
                         net (fo=2, routed)           0.839     6.685    down_reg
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  second[3]_i_4/O
                         net (fo=1, routed)           0.670     7.479    down_enable1
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.603 r  second[3]_i_1/O
                         net (fo=4, routed)           0.331     7.934    second
    SLICE_X3Y91          FDCE                                         r  second_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.061    second_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 down_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.766ns (29.393%)  route 1.840ns (70.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  down_reg_reg/Q
                         net (fo=2, routed)           0.839     6.685    down_reg
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  second[3]_i_4/O
                         net (fo=1, routed)           0.670     7.479    down_enable1
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.603 r  second[3]_i_1/O
                         net (fo=4, routed)           0.331     7.934    second
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.061    second_reg[1]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 down_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.766ns (29.393%)  route 1.840ns (70.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  down_reg_reg/Q
                         net (fo=2, routed)           0.839     6.685    down_reg
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  second[3]_i_4/O
                         net (fo=1, routed)           0.670     7.479    down_enable1
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.603 r  second[3]_i_1/O
                         net (fo=4, routed)           0.331     7.934    second
    SLICE_X3Y91          FDCE                                         r  second_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.061    second_reg[2]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 down_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.766ns (29.393%)  route 1.840ns (70.607%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    clock_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  down_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  down_reg_reg/Q
                         net (fo=2, routed)           0.839     6.685    down_reg
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  second[3]_i_4/O
                         net (fo=1, routed)           0.670     7.479    down_enable1
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.603 r  second[3]_i_1/O
                         net (fo=4, routed)           0.331     7.934    second
    SLICE_X3Y91          FDCE                                         r  second_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_CE)      -0.205    15.061    second_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 up_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.580ns (25.734%)  route 1.674ns (74.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  up_reg_reg/Q
                         net (fo=8, routed)           1.143     6.926    up_reg
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.050 r  first[3]_i_1/O
                         net (fo=4, routed)           0.531     7.581    first[3]_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  first_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_CE)      -0.169    15.097    first_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.654ns (69.244%)  route 0.735ns (30.756%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    clock_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  count_reg[2]/Q
                         net (fo=1, routed)           0.735     6.516    count_reg_n_0_[2]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.038 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    count_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    count_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    count_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.714 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.714    count_reg[16]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    clock_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062    15.329    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 up_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.079%)  route 1.486ns (71.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  up_reg_reg/Q
                         net (fo=8, routed)           1.143     6.926    up_reg
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.050 r  first[3]_i_1/O
                         net (fo=4, routed)           0.342     7.392    first[3]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_CE)      -0.169    15.097    first_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 up_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.079%)  route 1.486ns (71.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  up_reg_reg/Q
                         net (fo=8, routed)           1.143     6.926    up_reg
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.050 r  first[3]_i_1/O
                         net (fo=4, routed)           0.342     7.392    first[3]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_CE)      -0.169    15.097    first_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 up_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.079%)  route 1.486ns (71.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    clock_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  up_reg_reg/Q
                         net (fo=8, routed)           1.143     6.926    up_reg
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.050 r  first[3]_i_1/O
                         net (fo=4, routed)           0.342     7.392    first[3]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_CE)      -0.169    15.097    first_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.543ns (67.745%)  route 0.735ns (32.255%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    clock_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  count_reg[2]/Q
                         net (fo=1, routed)           0.735     6.516    count_reg_n_0_[2]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.038 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    count_reg[0]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    count_reg[4]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.266    count_reg[8]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.380    count_reg[12]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.603 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.603    count_reg[16]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    clock_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062    15.329    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 first_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.041%)  route 0.151ns (41.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  first_reg[0]/Q
                         net (fo=6, routed)           0.151     1.837    first[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    first[1]_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  first_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  first_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.120     1.658    first_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 first_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  first_reg[0]/Q
                         net (fo=6, routed)           0.149     1.835    first[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  first[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    first[2]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.643    first_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 second_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.997%)  route 0.146ns (44.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  second_reg[3]/Q
                         net (fo=4, routed)           0.146     1.809    second_reg_n_0_[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  second[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    second[2]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  second_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     1.613    second_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 first_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 f  first_reg[0]/Q
                         net (fo=6, routed)           0.160     1.846    first[0]
    SLICE_X2Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  first[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    first[0]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.643    first_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 second_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  second_reg[1]/Q
                         net (fo=4, routed)           0.171     1.835    second_reg_n_0_[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  second[3]_i_2/O
                         net (fo=1, routed)           0.000     1.880    second[3]_i_2_n_0
    SLICE_X3Y91          FDCE                                         r  second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    second_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.785    count_reg_n_0_[10]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    count_reg[8]_i_1_n_5
    SLICE_X0Y91          FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  count_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.785    count_reg_n_0_[14]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    count_reg[12]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  count_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.105     1.627    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.785    count_reg_n_0_[6]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    count_reg[4]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  count_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 first_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.115%)  route 0.184ns (46.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  first_reg[2]/Q
                         net (fo=5, routed)           0.184     1.871    first[2]
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  first[3]_i_2/O
                         net (fo=1, routed)           0.000     1.916    first[3]_i_2_n_0
    SLICE_X2Y91          FDCE                                         r  first_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  first_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.643    first_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 second_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  second_reg[1]/Q
                         net (fo=4, routed)           0.182     1.846    second_reg_n_0_[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  second[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    second[1]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    clock_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  second_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    second_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     count_reg[17]/C



