

================================================================
== Vitis HLS Report for 'krnl_proj_split'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.100 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_input_split_fu_162                 |input_split               |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |call_ln215_Block_entry211_proc_fu_182  |Block_entry211_proc       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_matcher_engine_1720_16_s_fu_191    |matcher_engine_1720_16_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matcher_engine_957_214_s_fu_235    |matcher_engine_957_214_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_merge_matches_fu_249               |merge_matches             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%short_bytes = alloca i64 1"   --->   Operation 9 'alloca' 'short_bytes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%long_bytes = alloca i64 1"   --->   Operation 10 'alloca' 'long_bytes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%short_matches = alloca i64 1"   --->   Operation 11 'alloca' 'short_matches' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%long_matches = alloca i64 1"   --->   Operation 12 'alloca' 'long_matches' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ret = call i80 @input_split, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, i9 %short_bytes, i9 %long_bytes" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:215]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ret = call i80 @input_split, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, i9 %short_bytes, i9 %long_bytes" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:215]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%dest_channel = extractvalue i80 %call_ret" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:215]   --->   Operation 15 'extractvalue' 'dest_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%bytes_channel = extractvalue i80 %call_ret" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:215]   --->   Operation 16 'extractvalue' 'bytes_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (1.21ns)   --->   "%call_ln215 = call void @Block_entry211_proc, i64 %bytes_channel, i64 %processed_bytes, i64 %processed_cycles" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:215]   --->   Operation 17 'call' 'call_ln215' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln216 = call void @matcher_engine<1720, 16>, i9 %short_bytes, i33 %short_matches, i15 %state_1, i5 %pattern_len_SHORT, i8 %p_ZL19pattern_bytes_SHORT_0, i8 %p_ZL19pattern_bytes_SHORT_1, i8 %p_ZL19pattern_bytes_SHORT_2, i8 %p_ZL19pattern_bytes_SHORT_3, i8 %p_ZL19pattern_bytes_SHORT_4, i8 %p_ZL19pattern_bytes_SHORT_5, i8 %p_ZL19pattern_bytes_SHORT_6, i8 %p_ZL19pattern_bytes_SHORT_7, i8 %p_ZL19pattern_bytes_SHORT_8, i8 %p_ZL19pattern_bytes_SHORT_9, i8 %p_ZL19pattern_bytes_SHORT_10, i8 %p_ZL19pattern_bytes_SHORT_11, i8 %p_ZL19pattern_bytes_SHORT_12, i8 %p_ZL19pattern_bytes_SHORT_13, i8 %p_ZL19pattern_bytes_SHORT_14, i8 %p_ZL19pattern_bytes_SHORT_15, i12 %pattern_id_SHORT" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:216]   --->   Operation 18 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln218 = call void @matcher_engine<957, 214>, i9 %long_bytes, i33 %long_matches, i213 %state, i8 %pattern_len_LONG, i8 %pattern_bytes_LONG, i12 %pattern_id_LONG" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:218]   --->   Operation 19 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln216 = call void @matcher_engine<1720, 16>, i9 %short_bytes, i33 %short_matches, i15 %state_1, i5 %pattern_len_SHORT, i8 %p_ZL19pattern_bytes_SHORT_0, i8 %p_ZL19pattern_bytes_SHORT_1, i8 %p_ZL19pattern_bytes_SHORT_2, i8 %p_ZL19pattern_bytes_SHORT_3, i8 %p_ZL19pattern_bytes_SHORT_4, i8 %p_ZL19pattern_bytes_SHORT_5, i8 %p_ZL19pattern_bytes_SHORT_6, i8 %p_ZL19pattern_bytes_SHORT_7, i8 %p_ZL19pattern_bytes_SHORT_8, i8 %p_ZL19pattern_bytes_SHORT_9, i8 %p_ZL19pattern_bytes_SHORT_10, i8 %p_ZL19pattern_bytes_SHORT_11, i8 %p_ZL19pattern_bytes_SHORT_12, i8 %p_ZL19pattern_bytes_SHORT_13, i8 %p_ZL19pattern_bytes_SHORT_14, i8 %p_ZL19pattern_bytes_SHORT_15, i12 %pattern_id_SHORT" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:216]   --->   Operation 20 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln218 = call void @matcher_engine<957, 214>, i9 %long_bytes, i33 %long_matches, i213 %state, i8 %pattern_len_LONG, i8 %pattern_bytes_LONG, i12 %pattern_id_LONG" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:218]   --->   Operation 21 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 22 [2/2] (1.21ns)   --->   "%call_ln220 = call void @merge_matches, i33 %short_matches, i33 %long_matches, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i16 %dest_channel" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 22 'call' 'call_ln220' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln220 = call void @merge_matches, i33 %short_matches, i33 %long_matches, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i16 %dest_channel" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 23 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln201 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_5" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:201]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln192 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:192]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln192 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:192]   --->   Operation 26 'specinterface' 'specinterface_ln192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %input_stream_V_data_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_stream_V_keep_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_stream_V_strb_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_user_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_id_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_stream_V_dest_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %output_stream_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_stream_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_stream_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_user_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_id_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_stream_V_dest_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %processed_bytes"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %processed_bytes, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %processed_bytes, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %processed_cycles"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %processed_cycles, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %processed_cycles, void @empty_16, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @short_bytes_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i9 %short_bytes, i9 %short_bytes"   --->   Operation 50 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %short_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @long_bytes_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i9 %long_bytes, i9 %long_bytes"   --->   Operation 52 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %long_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @short_matches_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i33 %short_matches, i33 %short_matches"   --->   Operation 54 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %short_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @long_matches_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i33 %long_matches, i33 %long_matches"   --->   Operation 56 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %long_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln224 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_11" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:224]   --->   Operation 58 'specaxissidechannel' 'specaxissidechannel_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln224 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, void @empty_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:224]   --->   Operation 59 'specaxissidechannel' 'specaxissidechannel_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:224]   --->   Operation 60 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ processed_bytes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processed_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pattern_len_SHORT]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL19pattern_bytes_SHORT_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pattern_id_SHORT]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ state]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ pattern_len_LONG]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pattern_bytes_LONG]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pattern_id_LONG]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
short_bytes                (alloca              ) [ 001111111]
long_bytes                 (alloca              ) [ 001111111]
short_matches              (alloca              ) [ 001111111]
long_matches               (alloca              ) [ 001111111]
call_ret                   (call                ) [ 000000000]
dest_channel               (extractvalue        ) [ 000011110]
bytes_channel              (extractvalue        ) [ 000000000]
call_ln215                 (call                ) [ 000000000]
call_ln216                 (call                ) [ 000000000]
call_ln218                 (call                ) [ 000000000]
call_ln220                 (call                ) [ 000000000]
specdataflowpipeline_ln201 (specdataflowpipeline) [ 000000000]
spectopmodule_ln192        (spectopmodule       ) [ 000000000]
specinterface_ln192        (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_28                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_29                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_30                   (specchannel         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specaxissidechannel_ln224  (specaxissidechannel ) [ 000000000]
specaxissidechannel_ln224  (specaxissidechannel ) [ 000000000]
ret_ln224                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="processed_bytes">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processed_bytes"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="processed_cycles">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processed_cycles"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pattern_len_SHORT">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_len_SHORT"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZL19pattern_bytes_SHORT_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL19pattern_bytes_SHORT_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL19pattern_bytes_SHORT_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL19pattern_bytes_SHORT_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL19pattern_bytes_SHORT_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL19pattern_bytes_SHORT_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL19pattern_bytes_SHORT_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL19pattern_bytes_SHORT_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL19pattern_bytes_SHORT_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL19pattern_bytes_SHORT_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZL19pattern_bytes_SHORT_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZL19pattern_bytes_SHORT_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZL19pattern_bytes_SHORT_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZL19pattern_bytes_SHORT_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZL19pattern_bytes_SHORT_14">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZL19pattern_bytes_SHORT_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL19pattern_bytes_SHORT_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pattern_id_SHORT">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_id_SHORT"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="state">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="pattern_len_LONG">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_len_LONG"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pattern_bytes_LONG">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_bytes_LONG"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pattern_id_LONG">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pattern_id_LONG"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_split"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry211_proc"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matcher_engine<1720, 16>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matcher_engine<957, 214>"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_matches"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="short_bytes_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_bytes_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="short_matches_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_matches_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="short_bytes_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="short_bytes/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="long_bytes_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="long_bytes/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="short_matches_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="short_matches/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="long_matches_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="long_matches/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_input_split_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="80" slack="0"/>
<pin id="164" dir="0" index="1" bw="512" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="0" index="3" bw="64" slack="0"/>
<pin id="167" dir="0" index="4" bw="1" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="1" slack="0"/>
<pin id="170" dir="0" index="7" bw="16" slack="0"/>
<pin id="171" dir="0" index="8" bw="9" slack="1"/>
<pin id="172" dir="0" index="9" bw="9" slack="1"/>
<pin id="173" dir="1" index="10" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="call_ln215_Block_entry211_proc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="0" index="3" bw="64" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln215/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_matcher_engine_1720_16_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="3"/>
<pin id="194" dir="0" index="2" bw="33" slack="3"/>
<pin id="195" dir="0" index="3" bw="15" slack="0"/>
<pin id="196" dir="0" index="4" bw="5" slack="0"/>
<pin id="197" dir="0" index="5" bw="8" slack="0"/>
<pin id="198" dir="0" index="6" bw="8" slack="0"/>
<pin id="199" dir="0" index="7" bw="8" slack="0"/>
<pin id="200" dir="0" index="8" bw="8" slack="0"/>
<pin id="201" dir="0" index="9" bw="8" slack="0"/>
<pin id="202" dir="0" index="10" bw="8" slack="0"/>
<pin id="203" dir="0" index="11" bw="8" slack="0"/>
<pin id="204" dir="0" index="12" bw="8" slack="0"/>
<pin id="205" dir="0" index="13" bw="8" slack="0"/>
<pin id="206" dir="0" index="14" bw="8" slack="0"/>
<pin id="207" dir="0" index="15" bw="8" slack="0"/>
<pin id="208" dir="0" index="16" bw="8" slack="0"/>
<pin id="209" dir="0" index="17" bw="8" slack="0"/>
<pin id="210" dir="0" index="18" bw="8" slack="0"/>
<pin id="211" dir="0" index="19" bw="8" slack="0"/>
<pin id="212" dir="0" index="20" bw="8" slack="0"/>
<pin id="213" dir="0" index="21" bw="12" slack="0"/>
<pin id="214" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln216/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_matcher_engine_957_214_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="3"/>
<pin id="238" dir="0" index="2" bw="33" slack="3"/>
<pin id="239" dir="0" index="3" bw="213" slack="0"/>
<pin id="240" dir="0" index="4" bw="8" slack="0"/>
<pin id="241" dir="0" index="5" bw="8" slack="0"/>
<pin id="242" dir="0" index="6" bw="12" slack="0"/>
<pin id="243" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_merge_matches_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="33" slack="5"/>
<pin id="252" dir="0" index="2" bw="33" slack="5"/>
<pin id="253" dir="0" index="3" bw="512" slack="0"/>
<pin id="254" dir="0" index="4" bw="64" slack="0"/>
<pin id="255" dir="0" index="5" bw="64" slack="0"/>
<pin id="256" dir="0" index="6" bw="1" slack="0"/>
<pin id="257" dir="0" index="7" bw="1" slack="0"/>
<pin id="258" dir="0" index="8" bw="1" slack="0"/>
<pin id="259" dir="0" index="9" bw="16" slack="0"/>
<pin id="260" dir="0" index="10" bw="16" slack="3"/>
<pin id="261" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="dest_channel_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="80" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dest_channel/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bytes_channel_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="80" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bytes_channel/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="short_bytes_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="1"/>
<pin id="281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="short_bytes "/>
</bind>
</comp>

<comp id="285" class="1005" name="long_bytes_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="long_bytes "/>
</bind>
</comp>

<comp id="291" class="1005" name="short_matches_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="33" slack="3"/>
<pin id="293" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="short_matches "/>
</bind>
</comp>

<comp id="297" class="1005" name="long_matches_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="33" slack="3"/>
<pin id="299" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="long_matches "/>
</bind>
</comp>

<comp id="303" class="1005" name="dest_channel_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="3"/>
<pin id="305" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="dest_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="162" pin=7"/></net>

<net id="188"><net_src comp="82" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="191" pin=4"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="191" pin=5"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="191" pin=6"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="191" pin=7"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="191" pin=8"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="191" pin=11"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="191" pin=12"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="191" pin=13"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="191" pin=14"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="191" pin=15"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="191" pin=16"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="191" pin=17"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="191" pin=18"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="191" pin=19"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="191" pin=20"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="191" pin=21"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="247"><net_src comp="74" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="249" pin=5"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="249" pin=6"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="249" pin=7"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="249" pin=8"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="249" pin=9"/></net>

<net id="273"><net_src comp="162" pin="10"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="162" pin="10"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="282"><net_src comp="146" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="162" pin=8"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="288"><net_src comp="150" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="162" pin=9"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="294"><net_src comp="154" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="300"><net_src comp="158" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="306"><net_src comp="270" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="249" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {6 7 }
	Port: output_stream_V_keep_V | {6 7 }
	Port: output_stream_V_strb_V | {6 7 }
	Port: output_stream_V_user_V | {6 7 }
	Port: output_stream_V_last_V | {6 7 }
	Port: output_stream_V_id_V | {6 7 }
	Port: output_stream_V_dest_V | {6 7 }
	Port: processed_bytes | {3 }
	Port: processed_cycles | {3 }
	Port: state_1 | {4 5 }
	Port: state | {4 5 }
 - Input state : 
	Port: krnl_proj_split : input_stream_V_data_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_keep_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_strb_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_user_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_last_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_id_V | {2 3 }
	Port: krnl_proj_split : input_stream_V_dest_V | {2 3 }
	Port: krnl_proj_split : state_1 | {4 5 }
	Port: krnl_proj_split : pattern_len_SHORT | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_0 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_1 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_2 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_3 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_4 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_5 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_6 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_7 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_8 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_9 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_10 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_11 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_12 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_13 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_14 | {4 5 }
	Port: krnl_proj_split : p_ZL19pattern_bytes_SHORT_15 | {4 5 }
	Port: krnl_proj_split : pattern_id_SHORT | {4 5 }
	Port: krnl_proj_split : state | {4 5 }
	Port: krnl_proj_split : pattern_len_LONG | {4 5 }
	Port: krnl_proj_split : pattern_bytes_LONG | {4 5 }
	Port: krnl_proj_split : pattern_id_LONG | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
		dest_channel : 1
		bytes_channel : 1
		call_ln215 : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |         grp_input_split_fu_162        |    0    |   1569  |   2419  |
|          | call_ln215_Block_entry211_proc_fu_182 |    0    |    0    |    0    |
|   call   |  grp_matcher_engine_1720_16_s_fu_191  |  7.353  |   873   |  22375  |
|          |  grp_matcher_engine_957_214_s_fu_235  |  2.322  |   1584  |   2520  |
|          |        grp_merge_matches_fu_249       |  1.548  |   4971  |   4066  |
|----------|---------------------------------------|---------|---------|---------|
|extractvalue|          dest_channel_fu_270          |    0    |    0    |    0    |
|          |          bytes_channel_fu_274         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |  11.223 |   8997  |  31380  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+----------------------------+--------+--------+--------+
|                            |  BRAM  |   FF   |   LUT  |
+----------------------------+--------+--------+--------+
| p_ZL19pattern_bytes_SHORT_0|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_1|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_10|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_11|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_12|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_13|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_14|    1   |    0   |    0   |
|p_ZL19pattern_bytes_SHORT_15|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_2|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_3|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_4|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_5|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_6|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_7|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_8|    1   |    0   |    0   |
| p_ZL19pattern_bytes_SHORT_9|    1   |    0   |    0   |
|     pattern_bytes_LONG     |   100  |    0   |    0   |
|       pattern_id_LONG      |    1   |    0   |    0   |
|      pattern_id_SHORT      |    2   |    0   |    0   |
|      pattern_len_LONG      |    1   |    0   |    0   |
|      pattern_len_SHORT     |    1   |    0   |    0   |
|            state           |   15   |    0   |    0   |
|           state_1          |    2   |    0   |    0   |
+----------------------------+--------+--------+--------+
|            Total           |   138  |    0   |    0   |
+----------------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| dest_channel_reg_303|   16   |
|  long_bytes_reg_285 |    9   |
| long_matches_reg_297|   33   |
| short_bytes_reg_279 |    9   |
|short_matches_reg_291|   33   |
+---------------------+--------+
|        Total        |   100  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   11   |  8997  |  31380 |
|   Memory  |   138  |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   138  |   11   |  9097  |  31380 |
+-----------+--------+--------+--------+--------+
