<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: NVMCTRL_CTRLB_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">NVMCTRL_CTRLB_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___n_v_m_c_t_r_l.html">Non-Volatile Memory Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="NVMCTRL_CTRLB_Type" -->
<p><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae621e202dc6135df5d3d10b8436f4e64">__pad0__</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">RWS</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#acf531012ec013b339efdffa3cc005218">__pad1__</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">MANW</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">SLEEPPRM</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae9c6fb4b7621653ecfc8ba65270f6e62">__pad2__</a>:6</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">READMODE</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">CACHEDIS</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac8ba541a810e697491b592a23e574372">__pad3__</a>:13</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae738cd8a3b41eaed87881d7936ff2dd5">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ae621e202dc6135df5d3d10b8436f4e64"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::__pad0__" ref="ae621e202dc6135df5d3d10b8436f4e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae621e202dc6135df5d3d10b8436f4e64">NVMCTRL_CTRLB_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0 Reserved </p>

</div>
</div>
<a class="anchor" id="acf531012ec013b339efdffa3cc005218"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::__pad1__" ref="acf531012ec013b339efdffa3cc005218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#acf531012ec013b339efdffa3cc005218">NVMCTRL_CTRLB_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 5.. 6 Reserved </p>

</div>
</div>
<a class="anchor" id="ae9c6fb4b7621653ecfc8ba65270f6e62"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::__pad2__" ref="ae9c6fb4b7621653ecfc8ba65270f6e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae9c6fb4b7621653ecfc8ba65270f6e62">NVMCTRL_CTRLB_Type::__pad2__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 10..15 Reserved </p>

</div>
</div>
<a class="anchor" id="ac8ba541a810e697491b592a23e574372"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::__pad3__" ref="ac8ba541a810e697491b592a23e574372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac8ba541a810e697491b592a23e574372">NVMCTRL_CTRLB_Type::__pad3__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 19..31 Reserved </p>

</div>
</div>
<a class="anchor" id="ae738cd8a3b41eaed87881d7936ff2dd5"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::bit" ref="ae738cd8a3b41eaed87881d7936ff2dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae738cd8a3b41eaed87881d7936ff2dd5">NVMCTRL_CTRLB_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="a7c50ff4bfa3e009b2911aab925f5f6e6"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::CACHEDIS" ref="a7c50ff4bfa3e009b2911aab925f5f6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a7c50ff4bfa3e009b2911aab925f5f6e6">NVMCTRL_CTRLB_Type::CACHEDIS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 18 Cache Disable </p>

</div>
</div>
<a class="anchor" id="af669bd49d88eaacb7f1564fd89700ad3"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::MANW" ref="af669bd49d88eaacb7f1564fd89700ad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#af669bd49d88eaacb7f1564fd89700ad3">NVMCTRL_CTRLB_Type::MANW</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 7 Manual Write </p>

</div>
</div>
<a class="anchor" id="a673e28ee5698af3db2c4751faad12b7a"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::READMODE" ref="a673e28ee5698af3db2c4751faad12b7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a673e28ee5698af3db2c4751faad12b7a">NVMCTRL_CTRLB_Type::READMODE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16..17 NVMCTRL Read Mode </p>

</div>
</div>
<a class="anchor" id="ac3f0c0bf35097a45720f24d1e23d777d"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::reg" ref="ac3f0c0bf35097a45720f24d1e23d777d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ac3f0c0bf35097a45720f24d1e23d777d">NVMCTRL_CTRLB_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a9b351d665cd7d82819ed8f484d7293b1"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::RWS" ref="a9b351d665cd7d82819ed8f484d7293b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9b351d665cd7d82819ed8f484d7293b1">NVMCTRL_CTRLB_Type::RWS</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 1.. 4 NVM Read Wait States </p>

</div>
</div>
<a class="anchor" id="a83024f02edb3be98b6591bf79a251ee3"></a><!-- doxytag: member="NVMCTRL_CTRLB_Type::SLEEPPRM" ref="a83024f02edb3be98b6591bf79a251ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a83024f02edb3be98b6591bf79a251ee3">NVMCTRL_CTRLB_Type::SLEEPPRM</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8.. 9 Power Reduction Mode during Sleep </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__nvmctrl_8h_source.html">comp_nvmctrl.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
