\t (00:00:02) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:02)     Journal start - Fri May 26 22:56:36 2017
\t (00:00:02)         Host=DAXIONG-PC User=daxiong Pid=5208 CPUs=4
\t (00:00:02) 
\t (00:00:04) Opening existing design...
\d (00:00:04) Database opened: E:/嵌入式/git/PCB_MCU/pcb_lib/SOT-89.dra
\t (00:00:05) Grids are drawn 4.0, 4.0 apart for enhanced viewability.
\i (00:00:05) trapsize 42
\i (00:00:05) trapsize 40
\i (00:00:05) trapsize 42
\i (00:00:05) trapsize 43
\i (00:00:05) trapsize 43
\i (00:00:06) generaledit 
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -8.5 -19.7
\i (00:00:08) trapsize 22
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 50.0 2.7
\i (00:00:10) trapsize 43
\i (00:00:15) open 
\i (00:00:25) fillin "E:\嵌入式\git\PCB_MCU\boardv6_0\BBear_balance_carv2_0.brd"
\i (00:00:25) cd "E:\嵌入式\git\PCB_MCU\boardv6_0"
\t (00:00:25) Opening existing design...
\t (00:00:26) Grids are drawn 1.6256, 1.6256 apart for enhanced viewability.
\i (00:00:26) trapsize 13317
\i (00:00:26) trapsize 12875
\i (00:00:26) trapsize 13317
\i (00:00:27) trapsize 10481
\i (00:00:27) trapsize 10481
\t (00:00:27)     Journal end - Fri May 26 22:57:00 2017
