{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 23:35:13 2010 " "Info: Processing started: Mon Aug 30 23:35:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off beep1 -c beep1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off beep1 -c beep1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CARRIER " "Info: Detected ripple clock \"CARRIER\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CARRIER" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_4HZ " "Info: Detected ripple clock \"CLK_4HZ\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_4HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_4MHZ " "Info: Detected ripple clock \"CLK_4MHZ\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_4MHZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNTER\[3\] register DRIVER\[2\] 93.56 MHz 10.688 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 93.56 MHz between source register \"COUNTER\[3\]\" and destination register \"DRIVER\[2\]\" (period= 10.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.284 ns + Longest register register " "Info: + Longest register to register delay is 10.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[3\] 1 REG LCFF_X32_Y8_N17 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N17; Fanout = 31; REG Node = 'COUNTER\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[3] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.616 ns) 2.486 ns Mux4~2 2 COMB LCCOMB_X31_Y10_N20 1 " "Info: 2: + IC(1.870 ns) + CELL(0.616 ns) = 2.486 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'Mux4~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { COUNTER[3] Mux4~2 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 3.233 ns Mux4~3 3 COMB LCCOMB_X31_Y10_N14 1 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 1; COMB Node = 'Mux4~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Mux4~2 Mux4~3 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 4.223 ns Mux4~5 4 COMB LCCOMB_X31_Y10_N0 1 " "Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 4.223 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 1; COMB Node = 'Mux4~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux4~3 Mux4~5 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 4.798 ns Mux4~6 5 COMB LCCOMB_X31_Y10_N10 2 " "Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 4.798 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 2; COMB Node = 'Mux4~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Mux4~5 Mux4~6 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 5.378 ns Mux4~8 6 COMB LCCOMB_X31_Y10_N28 16 " "Info: 6: + IC(0.374 ns) + CELL(0.206 ns) = 5.378 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 16; COMB Node = 'Mux4~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { Mux4~6 Mux4~8 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.319 ns) 6.766 ns Mux17~7 7 COMB LCCOMB_X32_Y10_N26 1 " "Info: 7: + IC(1.069 ns) + CELL(0.319 ns) = 6.766 ns; Loc. = LCCOMB_X32_Y10_N26; Fanout = 1; COMB Node = 'Mux17~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { Mux4~8 Mux17~7 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 7.337 ns Mux17~3 8 COMB LCCOMB_X32_Y10_N18 1 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 7.337 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'Mux17~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Mux17~7 Mux17~3 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 8.330 ns Mux17~6 9 COMB LCCOMB_X32_Y10_N16 1 " "Info: 9: + IC(0.369 ns) + CELL(0.624 ns) = 8.330 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'Mux17~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Mux17~3 Mux17~6 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.460 ns) 10.284 ns DRIVER\[2\] 10 REG LCFF_X32_Y9_N11 3 " "Info: 10: + IC(1.494 ns) + CELL(0.460 ns) = 10.284 ns; Loc. = LCFF_X32_Y9_N11; Fanout = 3; REG Node = 'DRIVER\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { Mux17~6 DRIVER[2] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.631 ns ( 35.31 % ) " "Info: Total cell delay = 3.631 ns ( 35.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.653 ns ( 64.69 % ) " "Info: Total interconnect delay = 6.653 ns ( 64.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.284 ns" { COUNTER[3] Mux4~2 Mux4~3 Mux4~5 Mux4~6 Mux4~8 Mux17~7 Mux17~3 Mux17~6 DRIVER[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.284 ns" { COUNTER[3] {} Mux4~2 {} Mux4~3 {} Mux4~5 {} Mux4~6 {} Mux4~8 {} Mux17~7 {} Mux17~3 {} Mux17~6 {} DRIVER[2] {} } { 0.000ns 1.870ns 0.377ns 0.366ns 0.369ns 0.374ns 1.069ns 0.365ns 0.369ns 1.494ns } { 0.000ns 0.616ns 0.370ns 0.624ns 0.206ns 0.206ns 0.319ns 0.206ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.140 ns - Smallest " "Info: - Smallest clock skew is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.717 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.970 ns) 4.124 ns CLK_4MHZ 2 REG LCFF_X33_Y9_N31 2 " "Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X33_Y9_N31; Fanout = 2; REG Node = 'CLK_4MHZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.984 ns" { CLK CLK_4MHZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.000 ns) 6.170 ns CLK_4MHZ~clkctrl 3 COMB CLKCTRL_G6 13 " "Info: 3: + IC(2.046 ns) + CELL(0.000 ns) = 6.170 ns; Loc. = CLKCTRL_G6; Fanout = 13; COMB Node = 'CLK_4MHZ~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { CLK_4MHZ CLK_4MHZ~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 7.717 ns DRIVER\[2\] 4 REG LCFF_X32_Y9_N11 3 " "Info: 4: + IC(0.881 ns) + CELL(0.666 ns) = 7.717 ns; Loc. = LCFF_X32_Y9_N11; Fanout = 3; REG Node = 'DRIVER\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { CLK_4MHZ~clkctrl DRIVER[2] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.97 % ) " "Info: Total cell delay = 2.776 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.941 ns ( 64.03 % ) " "Info: Total interconnect delay = 4.941 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.717 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.717 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[2] {} } { 0.000ns 0.000ns 2.014ns 2.046ns 0.881ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.857 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.970 ns) 4.062 ns CLK_4HZ 2 REG LCFF_X24_Y7_N5 2 " "Info: 2: + IC(1.952 ns) + CELL(0.970 ns) = 4.062 ns; Loc. = LCFF_X24_Y7_N5; Fanout = 2; REG Node = 'CLK_4HZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { CLK CLK_4HZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.000 ns) 6.291 ns CLK_4HZ~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.229 ns) + CELL(0.000 ns) = 6.291 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'CLK_4HZ~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { CLK_4HZ CLK_4HZ~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.857 ns COUNTER\[3\] 4 REG LCFF_X32_Y8_N17 31 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.857 ns; Loc. = LCFF_X32_Y8_N17; Fanout = 31; REG Node = 'COUNTER\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.33 % ) " "Info: Total cell delay = 2.776 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.081 ns ( 64.67 % ) " "Info: Total interconnect delay = 5.081 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 1.952ns 2.229ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.717 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.717 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[2] {} } { 0.000ns 0.000ns 2.014ns 2.046ns 0.881ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 1.952ns 2.229ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.284 ns" { COUNTER[3] Mux4~2 Mux4~3 Mux4~5 Mux4~6 Mux4~8 Mux17~7 Mux17~3 Mux17~6 DRIVER[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.284 ns" { COUNTER[3] {} Mux4~2 {} Mux4~3 {} Mux4~5 {} Mux4~6 {} Mux4~8 {} Mux17~7 {} Mux17~3 {} Mux17~6 {} DRIVER[2] {} } { 0.000ns 1.870ns 0.377ns 0.366ns 0.369ns 0.374ns 1.069ns 0.365ns 0.369ns 1.494ns } { 0.000ns 0.616ns 0.370ns 0.624ns 0.206ns 0.206ns 0.319ns 0.206ns 0.624ns 0.460ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.717 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.717 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[2] {} } { 0.000ns 0.000ns 2.014ns 2.046ns 0.881ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 1.952ns 2.229ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SPEAKER SPEAKER~reg0 12.349 ns register " "Info: tco from clock \"CLK\" to destination pin \"SPEAKER\" through register \"SPEAKER~reg0\" is 12.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.243 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.970 ns) 4.124 ns CLK_4MHZ 2 REG LCFF_X33_Y9_N31 2 " "Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X33_Y9_N31; Fanout = 2; REG Node = 'CLK_4MHZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.984 ns" { CLK CLK_4MHZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.970 ns) 5.486 ns CARRIER 3 REG LCFF_X33_Y9_N15 1 " "Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.486 ns; Loc. = LCFF_X33_Y9_N15; Fanout = 1; REG Node = 'CARRIER'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { CLK_4MHZ CARRIER } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 6.658 ns CARRIER~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 6.658 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CARRIER~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { CARRIER CARRIER~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.243 ns SPEAKER~reg0 5 REG LCFF_X1_Y16_N9 1 " "Info: 5: + IC(0.919 ns) + CELL(0.666 ns) = 8.243 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 1; REG Node = 'SPEAKER~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 45.44 % ) " "Info: Total cell delay = 3.746 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 54.56 % ) " "Info: Total interconnect delay = 4.497 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { CLK CLK_4MHZ CARRIER CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CARRIER {} CARRIER~clkctrl {} SPEAKER~reg0 {} } { 0.000ns 0.000ns 2.014ns 0.392ns 1.172ns 0.919ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.802 ns + Longest register pin " "Info: + Longest register to pin delay is 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPEAKER~reg0 1 REG LCFF_X1_Y16_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 1; REG Node = 'SPEAKER~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEAKER~reg0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(3.096 ns) 3.802 ns SPEAKER 2 PIN PIN_11 0 " "Info: 2: + IC(0.706 ns) + CELL(3.096 ns) = 3.802 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'SPEAKER'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c8q208/demo6-beep/beep1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 81.43 % ) " "Info: Total cell delay = 3.096 ns ( 81.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 18.57 % ) " "Info: Total interconnect delay = 0.706 ns ( 18.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { SPEAKER~reg0 {} SPEAKER {} } { 0.000ns 0.706ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.243 ns" { CLK CLK_4MHZ CARRIER CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.243 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CARRIER {} CARRIER~clkctrl {} SPEAKER~reg0 {} } { 0.000ns 0.000ns 2.014ns 0.392ns 1.172ns 0.919ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.802 ns" { SPEAKER~reg0 {} SPEAKER {} } { 0.000ns 0.706ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 23:35:15 2010 " "Info: Processing ended: Mon Aug 30 23:35:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
