// Seed: 1549298177
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_4), .id_2(1'b0)
  );
  assign id_4 = id_3;
  assign id_5 = id_5;
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_5;
  tri0 id_6;
  assign id_5 = 1'b0;
  always @(id_6 or posedge 1) id_2 = #1 1;
  module_0();
endmodule
