##################################
# cp_misalign.py
#
# David_Harris@hmc.edu 2 Jan 2026
# SPDX-License-Identifier: Apache-2.0
##################################

"""cp_misalign coverpoint generator."""

from testgen.asm.helpers import load_float_reg, load_int_reg, write_sigupd
from testgen.constants import INDENT
from testgen.coverpoints.registry import add_coverpoint_generator
from testgen.data.state import TestData
from testgen.data.test_chunk import TestChunk


@add_coverpoint_generator("cp_misalign")
def make_misalign(instr_name: str, instr_type: str, coverpoint: str, test_data: TestData) -> list[TestChunk]:
    """Generate tests for misalignment coverpoints."""
    tc = test_data.begin_test_chunk()
    if coverpoint == "cp_misalign":
        alignments = [0, 1, 2, 3, 4, 5, 6, 7, 8]  # 8 is not strictly required by coverpoint, but shows wrapping works
    else:
        raise ValueError(f"Unknown cp_misalign coverpoint variant: {coverpoint} for {instr_name}")

    # Allocate some registers for testing.  Restrict them to [8,15] in case the registers are used for compressed instructions
    r1, r2 = test_data.int_regs.get_registers(2, exclude_regs=[0], reg_range=list(range(8, 16)))

    if instr_type in {"L", "FL", "CL", "CILS"}:
        tc.code.extend(
            [
                "# Start by placing 0x01234567_89ABCDEF_00112233_44556677 into 16 bytes starting at scratch address to facilitate misaligned load tests",
                f"LA(x{r1}, scratch) # load base address",
                load_int_reg("testdata_0", r2, 0x44556677, test_data),
                f"sw x{r2}, 0(x{r1}) # store at offset 0",
                load_int_reg("testdata_1", r2, 0x00112233, test_data),
                f"sw x{r2}, 4(x{r1}) # store at offset 4",
                load_int_reg("testdata_2", r2, 0x89ABCDEF, test_data),
                f"sw x{r2}, 8(x{r1}) # store at offset 8",
                load_int_reg("testdata_3", r2, 0x01234567, test_data),
                f"sw x{r2}, 12(x{r1}) # store at offset 12",
                "",
            ]
        )

    for alignment in alignments:
        if instr_type == "L":
            tc.code.extend(
                [
                    f"# Testcase: {coverpoint} (imm[2:0] = {alignment:03b})",
                    f"LA(x{r1}, scratch) # load base address",
                    test_data.add_testcase(f"{alignment}", coverpoint),
                    f"{instr_name} x{r2}, {alignment}(x{r1}) # perform load",
                    write_sigupd(r2, test_data, "int"),
                    "",
                ]
            )
        elif instr_type == "FL":
            tc.code.extend(
                [
                    f"# Testcase: {coverpoint} (imm[2:0] = {alignment:03b})",
                    f"LA(x{r1}, scratch) # load base address",
                    test_data.add_testcase(f"{alignment}", coverpoint),
                    f"{instr_name} f{r2}, {alignment}(x{r1}) # perform load",
                    write_sigupd(r2, test_data, "float"),
                    "",
                ]
            )
        elif instr_type == "CL":
            tc.code.extend(
                [
                    f"# Testcase: {coverpoint} (addr[2:0] = {alignment:03b})",
                    f"LA(x{r1}, scratch) # load base address",
                    f"addi x{r1}, x{r1}, {alignment} # adjust for alignment",
                    test_data.add_testcase(f"{alignment}", coverpoint),
                    f"{instr_name} x{r2}, 0(x{r1}) # perform load",
                    write_sigupd(r2, test_data, "int"),
                    "",
                ]
            )
        elif instr_type == "CILS":
            asm = test_data.int_regs.consume_registers([2])
            tc.code.append(f"# Testcase: {coverpoint} (imm[2:0] = {alignment:03b})")
            if asm:
                tc.code.append(asm)
            tc.code.extend(
                [
                    "LA(sp, scratch) # load base address",
                    f"addi sp, sp, {alignment} # adjust for alignment",
                    test_data.add_testcase(f"{alignment}", coverpoint),
                    f"{instr_name} x{r2}, 0(sp) # perform load",
                    write_sigupd(r2, test_data, "int"),
                    "",
                ]
            )
            test_data.int_regs.return_registers([2])
        elif instr_type in {"S", "FS", "CS", "CSS"}:
            val = (
                0x0F1E2D3C if test_data.xlen == 32 else 0x0F1E2D3C4B5A6978
            )  # bytes to store all differ from values placed in scratch
            tc.code.extend(
                [
                    f"# Testcase: {coverpoint} (imm[2:0] = {alignment:03b})",
                    f"{INDENT}# Start by placing 0x01234567_89ABCDEF_00112233_44556677 into 16 bytes starting at scratch address to facilitate misaligned load tests",
                    f"LA(x{r1}, scratch) # load base address",
                    load_int_reg("testdata_0", r2, 0x44556677, test_data),
                    f"sw x{r2}, 0(x{r1}) # store at offset 0",
                    load_int_reg("testdata_0", r2, 0x00112233, test_data),
                    f"sw x{r2}, 4(x{r1}) # store at offset 4",
                    load_int_reg("testdata_0", r2, 0x89ABCDEF, test_data),
                    f"sw x{r2}, 8(x{r1}) # store at offset 8",
                    load_int_reg("testdata_0", r2, 0x01234567, test_data),
                    f"sw x{r2}, 12(x{r1}) # store at offset 12",
                ]
            )
            if instr_type == "S":
                tc.code.extend(
                    [
                        load_int_reg("rs2", r2, val, test_data),
                        test_data.add_testcase(f"{alignment}", coverpoint),
                        f"{instr_name} x{r2}, {alignment}(x{r1}) # perform store to scratch memory",
                    ]
                )
            elif instr_type == "FS":
                # The stored operand is an FP register, so it must be loaded as one.
                tc.code.extend(
                    [
                        load_float_reg("fs2", r2, val, test_data),
                        test_data.add_testcase(f"{alignment}", coverpoint),
                        f"{instr_name} f{r2}, {alignment}(x{r1}) # perform store to scratch memory",
                    ]
                )
            elif instr_type == "CS":
                tc.code.extend(
                    [
                        load_int_reg("rs2", r2, val, test_data),
                        f"addi x{r1}, x{r1}, {alignment} # adjust for alignment",
                        test_data.add_testcase(f"{alignment}", coverpoint),
                        f"{instr_name} x{r2}, 0(x{r1}) # perform store",
                        f"addi x{r1}, x{r1}, {-alignment} # restore base address",
                    ]
                )
            elif instr_type == "CSS":
                tc.code.append(load_int_reg("rs2", r2, val, test_data))
                asm = test_data.int_regs.consume_registers([2])
                if asm:
                    tc.code.append(asm)
                tc.code.extend(
                    [
                        "LA(sp, scratch) # load base address",
                        f"addi sp, sp, {alignment} # adjust for alignment",
                        test_data.add_testcase(f"{alignment}", coverpoint),
                        f"{instr_name} x{r2}, 0(sp) # perform store",
                    ]
                )
                test_data.int_regs.return_registers([2])
            if test_data.xlen == 32:
                tc.code.extend(
                    [
                        f"{INDENT}# Check all 16 bytes as signature",
                        f"LREG x{r2}, 0(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        f"LREG x{r2}, 4(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        f"LREG x{r2}, 8(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        f"LREG x{r2}, 12(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        "",
                    ]
                )
            else:  # RV64
                tc.code.extend(
                    [
                        f"{INDENT}# Check all 16 bytes as signature",
                        f"LREG x{r2}, 0(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        f"LREG x{r2}, 8(x{r1})",
                        write_sigupd(r2, test_data, "int"),
                        "",
                    ]
                )
        else:
            raise ValueError(f"Unknown instruction type: {instr_type} for cp_misalign.")

    test_data.int_regs.return_registers([r1, r2])

    return [test_data.end_test_chunk()]
