// Seed: 2884603768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  supply1 id_10 = id_4;
  wire id_11;
  wire id_12, id_13, id_14;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri id_8,
    input supply1 id_9
);
  wire id_11;
  assign id_1 = !1;
  wire id_12, id_13, id_14;
  wor id_15 = id_15;
  wire id_16, id_17;
  assign id_15 = 1;
  module_0(
      id_14, id_12, id_14, id_17, id_16, id_15, id_14, id_13, id_17
  );
  wire id_18, id_19, id_20;
endmodule
