
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'user' on host 'RTX4090' (Linux_x86_64 version 6.8.0-52-generic) on Fri Apr 11 01:12:44 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project'.
INFO: [HLS 200-1510] Running: set_top dut 
INFO: [HLS 200-1510] Running: add_files combined.cpp 
INFO: [HLS 200-10] Adding design file 'combined.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 226.230 MB.
INFO: [HLS 200-10] Analyzing design file 'combined.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.79 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.08 seconds; current allocated memory: 228.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/user/zedongpeng/workspace/Vitis-HLS-Introductory-Examples-flatten/split_round_robin/project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 's.out': Complete partitioning on dimension 1. (combined.cpp:91:50)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_80_1> at combined.cpp:80:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_72_1> at combined.cpp:72:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_1> at combined.cpp:64:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_56_1> at combined.cpp:56:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_1> at combined.cpp:48:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.86 seconds. CPU system time: 0.44 seconds. Elapsed time: 9.2 seconds; current allocated memory: 230.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.500 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'dut' (combined.cpp:86:1), detected/extracted 5 process function(s): 
	 'producer'
	 'consumer1'
	 'consumer2'
	 'consumer3'
	 'consumer4'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 252.559 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'producer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 293.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'consumer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'producer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'producer' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'producer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'consumer1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'consumer2' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'consumer3' pipeline 'VITIS_LOOP_72_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'consumer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'consumer4' pipeline 'VITIS_LOOP_80_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'consumer4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 296.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/in1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/out4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process producer is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process consumer2 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process consumer3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process consumer4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_consumer1_U0_U(dut_start_for_consumer1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 297.148 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 300.152 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 302.738 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 350.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.3 seconds. CPU system time: 0.97 seconds. Elapsed time: 15.07 seconds; current allocated memory: 76.914 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-112] Total CPU user time: 8.41 seconds. Total CPU system time: 1.09 seconds. Total elapsed time: 16.98 seconds; peak allocated memory: 303.145 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 01:13:00 2025...
