// Code your design here
module dual_port_ram (
    input clk,
    input [3:0] wr_addr, rd_addr,
    input [7:0] wr_data,
    input wr_en,
    output reg [7:0] rd_data
);
    reg [7:0] mem [0:15];

    always @(posedge clk) begin
        if (wr_en) mem[wr_addr] <= wr_data;
        rd_data <= mem[rd_addr];
    end
endmodule
