;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <-127, 100
	SPL <-127, 100
	SUB 100, -1
	SPL 0, #2
	SUB <-1, <-22
	SPL 0, #2
	JMZ 0, #10
	ADD 12, @10
	SUB @327, 100
	SLT @121, 170
	SPL 0, <-28
	SUB #10, 4
	DAT #130, #29
	CMP #72, 200
	SUB 3, @280
	JMZ 0, #10
	SUB 13, 0
	SUB 32, @10
	SLT 116, 20
	SUB -7, <-729
	CMP #72, 200
	SUB -7, <-729
	SUB -207, <-120
	SUB #72, 200
	CMP @-127, 102
	SUB 13, 0
	CMP @-127, 100
	SUB #72, 200
	SUB -207, <-120
	CMP @-127, 100
	SUB 32, @10
	SUB 32, @10
	CMP @327, 100
	SUB 32, @10
	CMP -7, <-20
	ADD @-127, 100
	ADD 3, @280
	MOV -1, <-20
	DAT <12, <221
	MOV -1, <-20
	CMP -207, <-120
	ADD 3, @280
	SPL 0, <-28
	CMP -207, <-120
	SPL 0, #2
	CMP -207, <-120
