Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 12:03:48 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.099        0.000                      0                 1048        0.035        0.000                      0                 1048        2.313        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.099        0.000                      0                 1048        0.035        0.000                      0                 1048        2.313        0.000                       0                   364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.642ns (29.509%)  route 1.534ns (70.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.774     7.674    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.642ns (29.509%)  route 1.534ns (70.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.774     7.674    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.642ns (29.907%)  route 1.505ns (70.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.745     7.645    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.642ns (30.592%)  route 1.457ns (69.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.995     7.011    fft/delay_value_w_i/genblk1[0].param/mult_1_out0
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  fft/delay_value_w_i/genblk1[0].param/mult_1_out0_i_28/O
                         net (fo=1, routed)           0.462     7.597    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_0[3]
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/re_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.626ns (30.180%)  route 3.762ns (69.820%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.050 - 6.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.826     5.588    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     6.022 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/P[21]
                         net (fo=4, routed)           1.309     7.331    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_reg_1[6]
    SLICE_X10Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.455 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.781     8.236    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.621 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.621    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.735 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.735    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.974 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__2/O[2]
                         net (fo=1, routed)           1.022     9.996    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out2_carry__2_n_5
    SLICE_X10Y31         LUT3 (Prop_lut3_I2_O)        0.330    10.326 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/re_reg[13]_i_1/O
                         net (fo=2, routed)           0.649    10.976    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/sub_1_out[13]
    SLICE_X8Y31          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/re_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.567    11.050    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/re_reg_reg[13]/C
                         clock pessimism              0.394    11.444    
                         clock uncertainty           -0.035    11.409    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.252    11.157    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/re_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.701%)  route 1.449ns (69.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.690     7.590    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.642ns (30.701%)  route 1.449ns (69.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.690     7.590    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.356%)  route 1.405ns (68.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.646     7.546    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.642ns (31.482%)  route 1.397ns (68.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.638     7.538    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.642ns (31.586%)  route 1.391ns (68.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 11.136 - 6.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.736     5.498    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     6.016 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]/Q
                         net (fo=71, routed)          0.759     6.776    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/pipe_cnt_reg[0]_0
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.900 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16/O
                         net (fo=15, routed)          0.631     7.531    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0_i_16_n_0
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.653    11.136    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
                         clock pessimism              0.394    11.530    
                         clock uncertainty           -0.035    11.495    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722     7.773    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  0.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.390%)  route 0.185ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.590     1.537    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     1.685 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[9]/Q
                         net (fo=2, routed)           0.185     1.870    fft/workt_ram_unit_i/i_DATA_A[9]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     2.093    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.835    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_re_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.828%)  route 0.238ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.589     1.536    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_re_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_re_reg[9]/Q
                         net (fo=2, routed)           0.238     1.938    fft/workt_ram_unit_r/i_DATA_A[9]
    RAMB18_X0Y12         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.898     2.093    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y12         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.592    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.888    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.399%)  route 0.263ns (61.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  i_DATA_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_I_reg[5]/Q
                         net (fo=1, routed)           0.263     1.985    fft/in_fifo/ram_unit_i/RAM_reg_1[5]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.903    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.399%)  route 0.263ns (61.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  i_DATA_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_I_reg[6]/Q
                         net (fo=1, routed)           0.263     1.985    fft/in_fifo/ram_unit_i/RAM_reg_1[6]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.903    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.955%)  route 0.260ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.619     1.566    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.128     1.694 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[9]/Q
                         net (fo=2, routed)           0.260     1.954    fft/out_fifo/ram_unit_i/RAM_reg_1[9]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.900     2.095    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.857    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.967%)  route 0.280ns (63.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  i_DATA_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_I_reg[0]/Q
                         net (fo=1, routed)           0.280     2.001    fft/in_fifo/ram_unit_i/RAM_reg_1[0]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.903    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.691%)  route 0.264ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i_DATA_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.128     1.686 r  i_DATA_I_reg[2]/Q
                         net (fo=1, routed)           0.264     1.949    fft/in_fifo/ram_unit_i/RAM_reg_1[2]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.850    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.113%)  route 0.271ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i_DATA_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.128     1.686 r  i_DATA_I_reg[4]/Q
                         net (fo=1, routed)           0.271     1.956    fft/in_fifo/ram_unit_i/RAM_reg_1[4]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.893     2.088    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.850    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.118%)  route 0.312ns (68.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.619     1.566    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout2_im_reg[10]/Q
                         net (fo=2, routed)           0.312     2.019    fft/out_fifo/ram_unit_i/RAM_reg_1[10]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.900     2.095    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.910    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.335%)  route 0.280ns (68.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.618     1.565    fft/butterfly/cplx_but_2MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.128     1.693 r  fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[2]/Q
                         net (fo=2, routed)           0.280     1.973    fft/out_fifo/ram_unit_i/RAM_reg_0[2]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.903     2.098    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.859    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.000       2.313      DSP48_X0Y11   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_2_out0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         6.000       2.313      DSP48_X0Y10   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/mult_1_out0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y10  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y10  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y14  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y14  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y15  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.000       3.424      RAMB18_X0Y15  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X2Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X2Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y29   fft/butterfly_address_gen/addr_reg/param_register.o_DATA_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X3Y28   fft/butterfly_address_gen/ring_reg/ring_shift_register.Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X1Y28   fft/control_unit_selection/control_unit/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X1Y30   fft/control_unit_selection/control_unit/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X1Y30   fft/control_unit_selection/control_unit/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X9Y34   fft/a_i_reg/param_register.o_DATA_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X9Y34   fft/a_i_reg/param_register.o_DATA_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X9Y34   fft/a_i_reg/param_register.o_DATA_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X10Y32  fft/a_i_reg/param_register.o_DATA_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X10Y32  fft/a_i_reg/param_register.o_DATA_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X9Y34   fft/a_i_reg/param_register.o_DATA_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X10Y32  fft/a_r_reg/param_register.o_DATA_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X5Y23   fft/block_reg/param_register.o_DATA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y34   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X8Y34   fft/butterfly/cplx_but_2MUL_2ADD_2SUB/dout1_im_reg[13]/C



