
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/806eefdbc8934aa2a98541afc4c5f065.bb.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/806eefdbc8934aa2a98541afc4c5f065.bb.v' to AST representation.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_func'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v' to AST representation.
Storing AST representation for module `$abstract\pfd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v' to AST representation.
Storing AST representation for module `$abstract\loop_filter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v' to AST representation.
Storing AST representation for module `$abstract\dco_nco'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v' to AST representation.
Storing AST representation for module `$abstract\divider'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v' to AST representation.
Storing AST representation for module `$abstract\pll_top'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

8. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_top'.
Generating RTLIL representation for module `\pll_top'.

8.1. Analyzing design hierarchy..
Top module:  \pll_top

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\divider'.
Generating RTLIL representation for module `\divider'.

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dco_nco'.
Generating RTLIL representation for module `\dco_nco'.

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\loop_filter'.
Generating RTLIL representation for module `\loop_filter'.

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pfd'.
Generating RTLIL representation for module `\pfd'.

8.6. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd

8.7. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd
Removing unused module `$abstract\pll_top'.
Removing unused module `$abstract\divider'.
Removing unused module `$abstract\dco_nco'.
Removing unused module `$abstract\loop_filter'.
Removing unused module `$abstract\pfd'.
Removed 5 unused modules.
Renaming module pll_top to pll_top.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1 in module pll_top.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19 in module loop_filter.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13 in module dco_nco.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5 in module divider.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29 in module pfd.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25 in module pfd.
Removed a total of 0 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
     1/3: $0\dynamic_ki[4:0]
     2/3: $0\dynamic_kp[4:0]
     3/3: $0\unlock_timer[5:0]
Creating decoders for process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
     1/4: $0\zero_error_count[4:0]
     2/4: $0\integrator[31:0]
     3/4: $0\dco_ctrl[31:0]
     4/4: $0\lock_detect[0:0]
Creating decoders for process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
     1/1: $0\accumulator[31:0]
Creating decoders for process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
     1/2: $0\clk_out[0:0]
     2/2: $0\counter[31:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
     1/3: $0\sample_en[0:0]
     2/3: $0\state[1:0]
     3/3: $0\error_out[3:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
     1/2: $0\fb_sync[2:0]
     2/2: $0\ref_sync[2:0]

9.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pll_top.\dynamic_kp' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\pll_top.\dynamic_ki' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\pll_top.\unlock_timer' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\loop_filter.\lock_detect' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\loop_filter.\dco_ctrl' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\loop_filter.\integrator' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\loop_filter.\zero_error_count' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\dco_nco.\accumulator' using process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\divider.\clk_out' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\divider.\counter' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\pfd.\error_out' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\pfd.\sample_en' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\pfd.\state' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\pfd.\ref_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\pfd.\fb_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$160' with positive edge clock.

9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Removing empty process `pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Found and cleaned up 4 empty switches in `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Removing empty process `loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Found and cleaned up 1 empty switch in `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Removing empty process `dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Found and cleaned up 3 empty switches in `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Removing empty process `divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Found and cleaned up 6 empty switches in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Found and cleaned up 1 empty switch in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Cleaned up 18 empty switches.

9.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~3 debug messages>
Optimizing module loop_filter.
<suppressed ~5 debug messages>
Optimizing module dco_nco.
<suppressed ~1 debug messages>
Optimizing module divider.
<suppressed ~3 debug messages>
Optimizing module pfd.
<suppressed ~7 debug messages>

10. Executing FLATTEN pass (flatten design).
Deleting now unused module loop_filter.
Deleting now unused module dco_nco.
Deleting now unused module divider.
Deleting now unused module pfd.
<suppressed ~4 debug messages>

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 10 unused cells and 89 unused wires.
<suppressed ~37 debug messages>
