Netlist file: vpr_test.net   Architecture file: sample_arch.xml
Array size: 3 x 3 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
j0		0	1	6	#0
n0		2	0	4	#1
c0		2	0	2	#2
b0		2	0	6	#3
o0		2	0	1	#4
k0		0	1	1	#5
e		0	1	5	#6
out:w0		1	4	7	#7
w0		1	2	0	#8
[48]		1	1	0	#9
n		0	1	7	#10
a		0	2	5	#11
out:c1		1	0	2	#12
out:d1		1	4	1	#13
out:z0		3	0	4	#14
out:p0		1	0	4	#15
z0		3	2	0	#16
h0		0	2	1	#17
g0		2	0	0	#18
f0		0	3	2	#19
e0		2	0	7	#20
m0		0	3	5	#21
l0		2	0	3	#22
z		0	2	6	#23
h		4	2	0	#24
f		4	2	1	#25
p		0	2	2	#26
r		0	2	4	#27
i		4	1	0	#28
d0		4	1	1	#29
[26]		3	1	0	#30
j		2	0	5	#31
t		0	1	2	#32
s		0	1	0	#33
u		1	0	1	#34
out:j1		3	0	1	#35
out:h1		1	0	7	#36
out:i1		1	0	5	#37
out:b1		1	4	0	#38
out:a1		1	0	3	#39
out:t0		4	2	3	#40
out:r0		3	0	7	#41
out:s0		4	2	4	#42
out:q0		4	2	2	#43
o		0	3	0	#44
g		4	2	6	#45
c		4	1	6	#46
k		0	2	0	#47
w		4	3	3	#48
v		4	2	5	#49
a0		4	3	4	#50
x		4	3	6	#51
b		4	3	1	#52
i0		4	3	0	#53
out:f1		3	4	6	#54
out:g1		3	4	0	#55
out:e1		3	4	4	#56
out:y0		3	4	2	#57
out:x0		3	0	3	#58
out:v0		3	0	2	#59
out:u0		3	0	6	#60
f1		3	3	0	#61
m		4	3	7	#62
l		4	3	5	#63
y		3	4	7	#64
q		0	2	7	#65
d		0	2	3	#66
