;redcode
;assert 1
	SPL 0, <-792
	CMP -7, <-450
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV 21, 39
	SPL 30, 2
	SUB @96, @-2
	ADD -12, @10
	ADD -12, @10
	MOV -1, <-20
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	SUB @96, @-2
	MOV -1, <-20
	SUB @0, @2
	ADD 210, 30
	SUB @96, @-2
	ADD 116, 20
	SUB @121, 103
	ADD 12, 20
	SUB @0, @2
	SUB @121, 106
	ADD 0, 0
	ADD 210, 60
	JMN 12, #-10
	SUB #0, -79
	SUB 116, 20
	ADD 0, 0
	SLT @491, 103
	SLT @491, 103
	ADD 116, 20
	SLT @491, 103
	SLT @491, 103
	SPL <182, 106
	ADD #-130, 9
	SPL 0, #2
	SUB 30, 2
	MOV -1, <-51
	SUB 30, 2
	SUB -7, <-20
	SUB -7, <-20
	MOV -1, <-51
	MOV -1, <-51
	MOV -1, <-51
	SPL 0, <-792
	SPL 0, <-792
	SPL 0, <-792
	SUB 0, @0
