{"vcs1":{"timestamp_begin":1731086706.344991034, "rt":3.11, "ut":1.83, "st":0.30}}
{"vcselab":{"timestamp_begin":1731086709.536389926, "rt":1.26, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1731086710.880945699, "rt":0.40, "ut":0.18, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731086705.530067524}
{"VCS_COMP_START_TIME": 1731086705.530067524}
{"VCS_COMP_END_TIME": 1731086715.012059382}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336056}}
{"stitch_vcselab": {"peak_mem": 231628}}
