{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674695715199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674695715199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 04:15:15 2023 " "Processing started: Thu Jan 26 04:15:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674695715199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674695715199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674695715199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674695715604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/altera/finalproject/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695715651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695715651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.sv" "" { Text "C:/altera/finalproject/finalproject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695715653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695715653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695715656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695715656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/altera/finalproject/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695715658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695715658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/vga_sync.sv " "Can't analyze file -- file output_files/vga_sync.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1674695715661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/altera/finalproject/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695715665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695715665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674695716214 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "109 0 512 finalproject.sv(109) " "Verilog HDL warning at finalproject.sv(109): number of words (109) in memory file does not match the number of elements in the address range \[0:512\]" {  } { { "finalproject.sv" "" { Text "C:/altera/finalproject/finalproject.sv" 109 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1674695716216 "|finalproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga\"" {  } { { "finalproject.sv" "vga" { Text "C:/altera/finalproject/finalproject.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674695716218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(35) " "Verilog HDL assignment warning at vga_sync.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/altera/finalproject/vga_sync.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716219 "|finalproject|vga_sync:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(38) " "Verilog HDL assignment warning at vga_sync.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "C:/altera/finalproject/vga_sync.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716219 "|finalproject|vga_sync:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "finalproject.sv" "ss1" { Text "C:/altera/finalproject/finalproject.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674695716221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(16) " "Verilog HDL assignment warning at sevensegment.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "C:/altera/finalproject/sevensegment.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716222 "|finalproject|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(20) " "Verilog HDL assignment warning at sevensegment.sv(20): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "C:/altera/finalproject/sevensegment.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716222 "|finalproject|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kb1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kb1\"" {  } { { "finalproject.sv" "kb1" { Text "C:/altera/finalproject/finalproject.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674695716223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(54) " "Verilog HDL assignment warning at keyboard.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "C:/altera/finalproject/keyboard.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716224 "|finalproject|keyboard:kb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:br1 " "Elaborating entity \"bird\" for hierarchy \"bird:br1\"" {  } { { "finalproject.sv" "br1" { Text "C:/altera/finalproject/finalproject.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674695716225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(47) " "Verilog HDL assignment warning at bird.sv(47): truncated value with size 32 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716228 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(53) " "Verilog HDL assignment warning at bird.sv(53): truncated value with size 32 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(83) " "Verilog HDL assignment warning at bird.sv(83): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(89) " "Verilog HDL assignment warning at bird.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(101) " "Verilog HDL assignment warning at bird.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(108) " "Verilog HDL assignment warning at bird.sv(108): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.sv(124) " "Verilog HDL assignment warning at bird.sv(124): truncated value with size 16 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.sv(125) " "Verilog HDL assignment warning at bird.sv(125): truncated value with size 16 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.sv(126) " "Verilog HDL assignment warning at bird.sv(126): truncated value with size 16 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 bird.sv(127) " "Verilog HDL assignment warning at bird.sv(127): truncated value with size 16 to match size of target (12)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(150) " "Verilog HDL assignment warning at bird.sv(150): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(151) " "Verilog HDL assignment warning at bird.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "bird.sv" "" { Text "C:/altera/finalproject/bird.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674695716229 "|finalproject|bird:br1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ou14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ou14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ou14 " "Found entity 1: altsyncram_ou14" {  } { { "db/altsyncram_ou14.tdf" "" { Text "C:/altera/finalproject/db/altsyncram_ou14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/altera/finalproject/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/altera/finalproject/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/altera/finalproject/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/altera/finalproject/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/altera/finalproject/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/altera/finalproject/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/altera/finalproject/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/altera/finalproject/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/altera/finalproject/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674695717981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674695717981 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674695718060 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "finalproject.sv" "memory" { Text "C:/altera/finalproject/finalproject.sv" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1674695718736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1674695718736 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 513 C:/altera/finalproject/db/finalproject.ram0_finalproject_76ed7799.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (513) in the Memory Initialization File \"C:/altera/finalproject/db/finalproject.ram0_finalproject_76ed7799.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1674695719076 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/finalproject/db/finalproject.ram0_finalproject_76ed7799.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/finalproject/db/finalproject.ram0_finalproject_76ed7799.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1674695719080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "finalproject.sv" "" { Text "C:/altera/finalproject/finalproject.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674695728931 "|finalproject|rgb[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674695728931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674695729297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674695735448 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 97 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1674695736382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674695736506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674695736506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushbutton " "No output dependent on input pin \"pushbutton\"" {  } { { "finalproject.sv" "" { Text "C:/altera/finalproject/finalproject.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674695737553 "|finalproject|pushbutton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674695737553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9243 " "Implemented 9243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674695737553 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674695737553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9170 " "Implemented 9170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674695737553 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1674695737553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674695737553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674695737615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 04:15:37 2023 " "Processing ended: Thu Jan 26 04:15:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674695737615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674695737615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674695737615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674695737615 ""}
