Loading plugins phase: Elapsed time ==> 0s.207ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -d CY8C5868AXI-LP035 -s D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.025ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab3_Optical.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 Lab3_Optical.v -verilog
======================================================================

======================================================================
Compiling:  Lab3_Optical.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 Lab3_Optical.v -verilog
======================================================================

======================================================================
Compiling:  Lab3_Optical.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 -verilog Lab3_Optical.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 24 20:11:05 2016


======================================================================
Compiling:  Lab3_Optical.v
Program  :   vpp
Options  :    -yv2 -q10 Lab3_Optical.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 24 20:11:05 2016

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab3_Optical.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab3_Optical.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 -verilog Lab3_Optical.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 24 20:11:05 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\codegentemp\Lab3_Optical.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\codegentemp\Lab3_Optical.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Lab3_Optical.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 -verilog Lab3_Optical.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 24 20:11:05 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\codegentemp\Lab3_Optical.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\codegentemp\Lab3_Optical.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_115


Deleted 1 User equation or component.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VDAC8:Net_81\ to \VDAC8:Net_83\
Aliasing \VDAC8:Net_82\ to \VDAC8:Net_83\
Aliasing zero to \VDAC8:Net_83\
Aliasing one to tmpOE__P6_6_net_0
Aliasing tmpOE__P0_0_net_0 to tmpOE__P6_6_net_0
Aliasing tmpOE__CJTemp_net_0 to tmpOE__P6_6_net_0
Aliasing \Photodiode_Source:Net_83\ to \VDAC8:Net_83\
Aliasing \Photodiode_Source:Net_81\ to \VDAC8:Net_83\
Aliasing \Photodiode_Source:Net_82\ to \VDAC8:Net_83\
Aliasing tmpOE__P0_1_net_0 to tmpOE__P6_6_net_0
Aliasing tmpOE__P0_2_net_0 to tmpOE__P6_6_net_0
Aliasing tmpOE__P0_4_net_0 to tmpOE__P6_6_net_0
Aliasing tmpOE__P3_6_net_0 to tmpOE__P6_6_net_0
Aliasing Net_117D to \VDAC8:Net_83\
Aliasing Net_116D to \VDAC8:Net_83\
Removing Lhs of wire \VDAC8:Net_81\[2] = \VDAC8:Net_83\[1]
Removing Lhs of wire \VDAC8:Net_82\[3] = \VDAC8:Net_83\[1]
Removing Rhs of wire zero[4] = \VDAC8:Net_83\[1]
Removing Lhs of wire one[17] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire tmpOE__P0_0_net_0[26] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire tmpOE__CJTemp_net_0[46] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire \Photodiode_Source:Net_83\[70] = zero[4]
Removing Lhs of wire \Photodiode_Source:Net_81\[71] = zero[4]
Removing Lhs of wire \Photodiode_Source:Net_82\[72] = zero[4]
Removing Lhs of wire tmpOE__P0_1_net_0[77] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire tmpOE__P0_2_net_0[84] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire tmpOE__P0_4_net_0[95] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire tmpOE__P3_6_net_0[101] = tmpOE__P6_6_net_0[11]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_0\\D\[111] = Net_111[47]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_1\\D\[112] = \Debouncer:DEBOUNCER[0]:d_sync_0\[64]
Removing Lhs of wire Net_117D[113] = zero[4]
Removing Lhs of wire Net_116D[114] = zero[4]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -dcpsoc3 Lab3_Optical.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.320ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Wednesday, 24 February 2016 20:11:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CU_Boulder\Documents\Coursework\ECEN5053\PSoC_Workspace\Lab3_Optical.cydsn\Lab3_Optical.cyprj -d CY8C5868AXI-LP035 Lab3_Optical.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_117 from registered to combinatorial
    Converted constant MacroCell: Net_116 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_354
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P6_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P6_6(0)__PA ,
            analog_term => Net_106 ,
            annotation => Net_41 ,
            pad => P6_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_0(0)__PA ,
            analog_term => Net_13 ,
            annotation => Net_43 ,
            pad => P0_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CJTemp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CJTemp(0)__PA ,
            fb => Net_111 ,
            annotation => Net_306 ,
            pad => CJTemp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_1(0)__PA ,
            analog_term => Net_181 ,
            pad => P0_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_2(0)__PA ,
            analog_term => Net_172 ,
            pad => P0_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_4(0)__PA ,
            analog_term => Net_183 ,
            pad => P0_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6(0)__PA ,
            analog_term => Net_193 ,
            pad => P3_6(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_294, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_294 (fanout=1)

    MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_ToggleLED
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   10 :   62 :   72 : 13.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    3 :  189 :  192 :  1.56 %
  Unique P-terms              :    3 :  381 :  384 :  0.78 %
  Total P-terms               :    3 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    3 :    1 :    4 : 75.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.017ms
Tech mapping phase: Elapsed time ==> 0s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(6)][IoId=(1)] : CJTemp(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P0_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P0_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P0_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3_6(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : P6_6(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \PhotoDiode_Amp:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \OpAmp:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Diode_Follower:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Photodiode_Source:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8:viDAC8\
Vref[6]@[FFB(Vref,6)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 45% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(6)][IoId=(1)] : CJTemp(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P0_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P0_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P0_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3_6(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : P6_6(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \PhotoDiode_Amp:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \OpAmp:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Diode_Follower:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Photodiode_Source:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8:viDAC8\
Vref[6]@[FFB(Vref,6)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.599ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_183" overuses wire "AGL[4]"
Net "AmuxEye::LED_Mux" overuses wire "AGL[4]"
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_106 {
    p6_6
  }
  Net: Net_125 {
    common_vssa
  }
  Net: Net_13 {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_181 {
    p0_1
  }
  Net: Net_172 {
    opamp_0_vminus
    agl6_x_opamp_0_vminus
    agl6
    agl6_x_p0_2
    p0_2
  }
  Net: Net_183 {
    opamp_0_vplus
    agl4_x_opamp_0_vplus
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_193 {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_187 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: Net_135 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \Photodiode_Source:Net_77\ {
  }
  Net: \VDAC8:Net_77\ {
  }
  Net: AmuxNet::LED_Mux {
    p6_6
    agl2_x_p6_6
    agl2
    agl2_x_dsm_0_vplus
    dsm_0_vplus
    dsm_0_vplus_x_dsm_0_vplus_vssa
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_opamp_2_vminus
    dsm_0_vplus_vssa
    common_vssa
    opamp_2_vminus
  }
}
Map of item to net {
  p0_0                                             -> Net_13
  opamp_2_vminus_x_p0_0                            -> Net_13
  opamp_2_vminus                                   -> Net_13
  p0_1                                             -> Net_181
  opamp_0_vminus                                   -> Net_172
  agl6_x_opamp_0_vminus                            -> Net_172
  agl6                                             -> Net_172
  agl6_x_p0_2                                      -> Net_172
  p0_2                                             -> Net_172
  opamp_0_vplus                                    -> Net_183
  agl4_x_opamp_0_vplus                             -> Net_183
  agl4                                             -> Net_183
  agl4_x_p0_4                                      -> Net_183
  p0_4                                             -> Net_183
  p3_6                                             -> Net_193
  opamp_1_vminus_x_p3_6                            -> Net_193
  opamp_1_vminus                                   -> Net_193
  vidac_3_vout                                     -> Net_187
  agr4_x_vidac_3_vout                              -> Net_187
  agr4                                             -> Net_187
  agr4_x_opamp_1_vplus                             -> Net_187
  opamp_1_vplus                                    -> Net_187
  vidac_2_vout                                     -> Net_135
  agl5_x_vidac_2_vout                              -> Net_135
  agl5                                             -> Net_135
  agl5_x_opamp_2_vplus                             -> Net_135
  opamp_2_vplus                                    -> Net_135
  p6_6                                             -> Net_106
  common_vssa                                      -> Net_125
  agl2_x_p6_6                                      -> AmuxNet::LED_Mux
  agl2                                             -> AmuxNet::LED_Mux
  agl2_x_dsm_0_vplus                               -> AmuxNet::LED_Mux
  dsm_0_vplus                                      -> AmuxNet::LED_Mux
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> AmuxNet::LED_Mux
  agl7_x_dsm_0_vplus                               -> AmuxNet::LED_Mux
  agl7                                             -> AmuxNet::LED_Mux
  agl7_x_opamp_2_vminus                            -> AmuxNet::LED_Mux
  dsm_0_vplus_vssa                                 -> AmuxNet::LED_Mux
}
Mux Info {
  Mux: LED_Mux {
     Mouth: Net_106
     Guts:  AmuxNet::LED_Mux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_125
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_p6_6
        p6_6
      }
    }
    Arm: 1 {
      Net:   Net_13
      Outer: agl7_x_opamp_2_vminus
      Inner: agl7_x_dsm_0_vplus
      Path {
        opamp_2_vminus
        agl7_x_opamp_2_vminus
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
        agl2_x_dsm_0_vplus
        agl2
        agl2_x_p6_6
        p6_6
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            3.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 11, final cost is 11 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       3.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_294, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_294 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_354) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_111
        );
        Output = \Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_ToggleLED
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P0_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_0(0)__PA ,
        analog_term => Net_13 ,
        annotation => Net_43 ,
        pad => P0_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_1(0)__PA ,
        analog_term => Net_181 ,
        pad => P0_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P0_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_2(0)__PA ,
        analog_term => Net_172 ,
        pad => P0_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P0_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_4(0)__PA ,
        analog_term => Net_183 ,
        pad => P0_4(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = P3_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6(0)__PA ,
        analog_term => Net_193 ,
        pad => P3_6(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = CJTemp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CJTemp(0)__PA ,
        fb => Net_111 ,
        annotation => Net_306 ,
        pad => CJTemp(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P6_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P6_6(0)__PA ,
        analog_term => Net_106 ,
        annotation => Net_41 ,
        pad => P6_6(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_354 ,
            dclk_0 => Net_354_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8:viDAC8\
        PORT MAP (
            vout => Net_135 ,
            iout => \VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Photodiode_Source:viDAC8\
        PORT MAP (
            vout => Net_187 ,
            iout => \Photodiode_Source:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\PhotoDiode_Amp:ABuf\
        PORT MAP (
            vplus => Net_183 ,
            vminus => Net_172 ,
            vout => Net_181 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Diode_Follower:ABuf\
        PORT MAP (
            vplus => Net_187 ,
            vminus => Net_193 ,
            vout => Net_193 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\OpAmp:ABuf\
        PORT MAP (
            vplus => Net_135 ,
            vminus => Net_13 ,
            vout => Net_13 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_125 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =LED_Mux
        PORT MAP (
            muxin_1 => Net_13 ,
            muxin_0 => Net_125 ,
            vout => Net_106 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |   P0_0(0) | Analog(Net_13)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   P0_1(0) | Analog(Net_181)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   P0_2(0) | Analog(Net_172)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   P0_4(0) | Analog(Net_183)
-----+-----+-------+-----------+------------------+-----------+----------------
   3 |   6 |     * |      NONE |      HI_Z_ANALOG |   P3_6(0) | Analog(Net_193)
-----+-----+-------+-----------+------------------+-----------+----------------
   6 |   1 |     * |      NONE |      RES_PULL_UP | CJTemp(0) | FB(Net_111)
     |   6 |     * |      NONE |      HI_Z_ANALOG |   P6_6(0) | Analog(Net_106)
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.704ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab3_Optical_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.139ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.408ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.452ms
API generation phase: Elapsed time ==> 1s.053ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.002ms
