// Seed: 1143358784
module module_0 #(
    parameter id_8 = 32'd22,
    parameter id_9 = 32'd84
) (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3
    , id_6,
    output supply1 id_4
);
  localparam id_7 = 1;
  wire _id_8, _id_9;
  logic id_10;
  id_11 :
  assert property (@(id_2 == 1) (id_10)) id_11.id_7 = id_3.sum;
  assign module_1.id_13 = 0;
  logic [7:0] id_12;
  for (id_13 = id_1 - id_10;; id_6 = id_11)
  struct packed {
    logic id_14;
    logic id_15[id_8 : 1];
    logic [id_9 : 1] id_16[1 'd0 : -1];
    logic id_17 = id_7 #(
        .id_7(-1),
        .id_7(id_7),
        .id_7(id_7)
    );
    logic id_18;
    logic id_19;
    logic id_20;
  } id_21 = id_12[~-1'd0];
endmodule
module module_1 #(
    parameter id_2  = 32'd27,
    parameter id_20 = 32'd51,
    parameter id_8  = 32'd96
) (
    output wire id_0,
    input tri0 id_1,
    input wire _id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output wand id_7,
    output uwire _id_8,
    output uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    input uwire id_15[id_20 : -1  &&  id_2],
    input supply0 id_16,
    input tri id_17,
    output tri0 id_18,
    output wand id_19,
    input tri _id_20[id_8 : -1],
    input supply0 id_21,
    output tri id_22,
    input uwire id_23
);
  logic id_25;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_21,
      id_3,
      id_9
  );
  assign id_25 = id_25;
  time id_26;
  ;
  uwire id_27 = 1'h0, id_28 = 1'b0;
endmodule
