<profile>

<section name = "Vitis HLS Report for 'guitar_effects'" level="0">
<item name = "Date">Mon Apr 22 17:34:09 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Guitar_Effects</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_758">guitar_effects_Pipeline_LPF_Loop, 6635, 6635, 66.350 us, 66.350 us, 6635, 6635, no</column>
<column name="grp_sin_or_cos_double_s_fu_767">sin_or_cos_double_s, 47, 55, 0.470 us, 0.550 us, 47, 55, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">441, 441, 1, -, -, 441, no</column>
<column name="- Loop 2">88200, 88200, 1, -, -, 88200, no</column>
<column name="- Loop 3">100, 100, 1, -, -, 100, no</column>
<column name="- VITIS_LOOP_88_2">?, ?, 6 ~ 8636, -, -, ?, no</column>
<column name=" + WAH_LOOP">1700, 1700, 17, -, -, 100, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4168, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">9, 79, 11461, 13254, -</column>
<column name="Memory">258, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2298, -</column>
<column name="Register">-, -, 3024, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">95, 35, 13, 37, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 470, 776, 0</column>
<column name="dadd_64ns_64ns_64_7_full_dsp_1_U47">dadd_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="ddiv_64ns_64ns_64_59_no_dsp_1_U49">ddiv_64ns_64ns_64_59_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U48">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U44">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U43">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_758">guitar_effects_Pipeline_LPF_Loop, 1, 2, 875, 1447, 0</column>
<column name="mul_32s_10ns_42_2_1_U57">mul_32s_10ns_42_2_1, 0, 1, 165, 50, 0</column>
<column name="mul_32s_32s_64_2_1_U59">mul_32s_32s_64_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_8s_40_2_1_U51">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="mul_32s_8s_40_2_1_U52">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="grp_sin_or_cos_double_s_fu_767">sin_or_cos_double_s, 8, 54, 5929, 6460, 0</column>
<column name="sitodp_32ns_64_6_no_dsp_1_U50">sitodp_32ns_64_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U45">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U46">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="srem_32ns_10ns_32_36_seq_1_U53">srem_32ns_10ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_17_36_seq_1_U54">srem_32ns_18ns_17_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_32_36_seq_1_U55">srem_32ns_18ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_8ns_32_36_seq_1_U56">srem_32ns_8ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_9ns_8ns_7_13_seq_1_U58">srem_9ns_8ns_7_13_seq_1, 0, 0, 118, 53, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compression_buffer_U">compression_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 441, 32, 1, 14112</column>
<column name="delay_buffer_U">delay_buffer_RAM_AUTO_1R1W, 256, 0, 0, 0, 88200, 32, 1, 2822400</column>
<column name="wah_values_buffer_U">wah_values_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln238_1_fu_2007_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln238_fu_1962_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln346_1_fu_1354_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_2_fu_1655_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_fu_1527_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln515_fu_1857_p2">+, 0, 0, 12, 12, 11</column>
<column name="current_sample_fu_1059_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_69_fu_868_p2">+, 0, 0, 14, 9, 1</column>
<column name="empty_72_fu_898_p2">+, 0, 0, 24, 17, 1</column>
<column name="empty_75_fu_928_p2">+, 0, 0, 14, 7, 1</column>
<column name="grp_fu_1244_p0">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1491_p0">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1807_p0">+, 0, 0, 39, 32, 1</column>
<column name="output_fu_1775_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_V_fu_1081_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_3_fu_2069_p2">+, 0, 0, 15, 8, 8</column>
<column name="result_fu_1202_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_10_fu_1125_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_V_fu_1183_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1479_p0">-, 0, 0, 39, 32, 32</column>
<column name="grp_fu_2022_p0">-, 0, 0, 14, 9, 9</column>
<column name="negative_threshold_fu_1005_p2">-, 0, 0, 39, 1, 32</column>
<column name="r_V_22_fu_1086_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_1_fu_1144_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_V_12_fu_1939_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_5_fu_1459_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_6_fu_1447_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_9_fu_1748_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1512_2_fu_1871_p2">-, 0, 0, 12, 10, 11</column>
<column name="sub_ln1512_3_fu_1541_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_4_fu_1368_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_fu_1669_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln159_fu_1218_p2">-, 0, 0, 39, 1, 32</column>
<column name="and_ln191_1_fu_1302_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_fu_1296_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_4265">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3564_fu_922_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="exitcond3575_fu_892_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="exitcond3628_fu_862_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln1049_1_fu_1120_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln1049_fu_1178_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln141_fu_1071_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln143_fu_1076_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln174_fu_1254_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln182_fu_1275_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln191_1_fu_1291_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln191_fu_1286_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln192_fu_1280_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln238_fu_2001_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="r_V_25_fu_1579_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_27_fu_1406_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_29_fu_1707_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_31_fu_1897_p2">lshr, 0, 0, 460, 137, 137</column>
<column name="ap_block_state304">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state306">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_1259_p2">or, 0, 0, 32, 32, 3</column>
<column name="or_ln106_fu_1754_p2">or, 0, 0, 32, 32, 2</column>
<column name="or_ln111_fu_1987_p2">or, 0, 0, 32, 32, 1</column>
<column name="or_ln96_fu_1065_p2">or, 0, 0, 32, 32, 4</column>
<column name="abs_in_1_fu_1224_p3">select, 0, 0, 32, 1, 32</column>
<column name="current_level_fu_1268_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_14_fu_1464_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_15_fu_1769_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_16_fu_1944_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_fu_1452_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_11_fu_1137_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_9_fu_1195_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_1_fu_1130_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_fu_1188_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln241_fu_2061_p3">select, 0, 0, 2, 1, 2</column>
<column name="ush_2_fu_1378_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_3_fu_1679_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_4_fu_1881_p3">select, 0, 0, 12, 1, 12</column>
<column name="ush_fu_1551_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_1_fu_1440_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_2_fu_1741_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_3_fu_1931_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_fu_1613_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_26_fu_1585_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_28_fu_1412_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_30_fu_1713_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_32_fu_1903_p2">shl, 0, 0, 460, 137, 137</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="ap_NS_fsm">1627, 307, 1, 307</column>
<column name="ap_phi_mux_axilite_out_local_2_phi_fu_617_p10">9, 2, 32, 64</column>
<column name="ap_phi_mux_axilite_out_local_3_phi_fu_670_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_79_phi_fu_634_p10">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_80_phi_fu_681_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_int_3_phi_fu_651_p10">14, 3, 32, 96</column>
<column name="ap_phi_mux_tmp_int_phi_fu_693_p4">9, 2, 32, 64</column>
<column name="axilite_out_local_0_fu_348">9, 2, 32, 64</column>
<column name="axilite_out_local_1_reg_572">14, 3, 32, 96</column>
<column name="axilite_out_local_2_reg_614">14, 3, 32, 96</column>
<column name="axilite_out_local_3_reg_667">9, 2, 32, 64</column>
<column name="axilite_out_local_4_reg_724">9, 2, 32, 64</column>
<column name="compression_buffer_address0">20, 4, 9, 36</column>
<column name="compression_buffer_ce0">14, 3, 1, 3</column>
<column name="compression_buffer_d0">14, 3, 32, 96</column>
<column name="compression_buffer_index_fu_340">9, 2, 32, 64</column>
<column name="current_sample_1_fu_324">9, 2, 32, 64</column>
<column name="debug_output_local_0_fu_344">9, 2, 32, 64</column>
<column name="delay_buffer_address0">20, 4, 17, 68</column>
<column name="delay_buffer_d0">14, 3, 32, 96</column>
<column name="delay_buffer_index_fu_336">9, 2, 32, 64</column>
<column name="empty_70_fu_316">9, 2, 17, 34</column>
<column name="empty_73_fu_320">9, 2, 7, 14</column>
<column name="empty_76_fu_328">9, 2, 32, 64</column>
<column name="empty_78_reg_586">14, 3, 32, 96</column>
<column name="empty_79_reg_631">14, 3, 32, 96</column>
<column name="empty_80_reg_678">9, 2, 32, 64</column>
<column name="empty_83_reg_735">9, 2, 32, 64</column>
<column name="empty_fu_296">9, 2, 9, 18</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_784_ce">9, 2, 1, 2</column>
<column name="grp_fu_784_p0">14, 3, 32, 96</column>
<column name="grp_fu_784_p1">20, 4, 32, 128</column>
<column name="grp_fu_788_p0">14, 3, 32, 96</column>
<column name="grp_fu_792_ce">14, 3, 1, 3</column>
<column name="grp_fu_792_p0">31, 6, 32, 192</column>
<column name="grp_fu_804_p0">25, 5, 64, 320</column>
<column name="grp_fu_804_p1">25, 5, 64, 320</column>
<column name="grp_fu_816_p0">14, 3, 32, 96</column>
<column name="i_reg_701">9, 2, 7, 14</column>
<column name="result_2_reg_712">9, 2, 8, 16</column>
<column name="tmp_int_3_reg_648">20, 4, 32, 128</column>
<column name="tmp_int_7_reg_600">14, 3, 32, 96</column>
<column name="tmp_int_8_reg_745">9, 2, 32, 64</column>
<column name="tmp_int_reg_689">9, 2, 32, 64</column>
<column name="wah_buffer_index_fu_332">9, 2, 32, 64</column>
<column name="wah_values_buffer_address0">20, 4, 7, 28</column>
<column name="wah_values_buffer_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add5_i_reg_2622">64, 0, 64, 0</column>
<column name="add_ln238_1_reg_2678">7, 0, 7, 0</column>
<column name="and_ln191_1_reg_2481">1, 0, 1, 0</column>
<column name="ap_CS_fsm">306, 0, 306, 0</column>
<column name="axilite_out_local_0_fu_348">32, 0, 32, 0</column>
<column name="axilite_out_local_1_reg_572">32, 0, 32, 0</column>
<column name="axilite_out_local_2_reg_614">32, 0, 32, 0</column>
<column name="axilite_out_local_3_reg_667">32, 0, 32, 0</column>
<column name="axilite_out_local_4_reg_724">32, 0, 32, 0</column>
<column name="compression_buffer_index_1_reg_2438">32, 0, 32, 0</column>
<column name="compression_buffer_index_fu_340">32, 0, 32, 0</column>
<column name="compression_max_threshold_read_reg_2135">32, 0, 32, 0</column>
<column name="compression_min_threshold_read_reg_2141">32, 0, 32, 0</column>
<column name="compression_zero_threshold_read_reg_2130">32, 0, 32, 0</column>
<column name="control_read_reg_2163">8, 0, 8, 0</column>
<column name="conv18_i_reg_2294">32, 0, 32, 0</column>
<column name="conv2_i_reg_2289">64, 0, 64, 0</column>
<column name="conv30_i_reg_2299">32, 0, 32, 0</column>
<column name="conv7_i_i_i_reg_2283">40, 0, 40, 0</column>
<column name="conv_i2_reg_2602">64, 0, 64, 0</column>
<column name="current_sample_1_fu_324">32, 0, 32, 0</column>
<column name="current_sample_reg_2348">32, 0, 32, 0</column>
<column name="data_V_2_reg_2567">32, 0, 32, 0</column>
<column name="debug_output_local_0_fu_344">32, 0, 32, 0</column>
<column name="delay_buffer_index_fu_336">32, 0, 32, 0</column>
<column name="delay_buffer_index_load_reg_2511">32, 0, 32, 0</column>
<column name="delay_buffer_load_reg_2562">32, 0, 32, 0</column>
<column name="delay_mult_read_reg_2125">32, 0, 32, 0</column>
<column name="delay_samples_read_reg_2120">32, 0, 32, 0</column>
<column name="distortion_clip_factor_read_reg_2148">8, 0, 8, 0</column>
<column name="distortion_threshold_read_reg_2153">32, 0, 32, 0</column>
<column name="empty_70_fu_316">17, 0, 17, 0</column>
<column name="empty_73_fu_320">7, 0, 7, 0</column>
<column name="empty_76_fu_328">32, 0, 32, 0</column>
<column name="empty_78_reg_586">32, 0, 32, 0</column>
<column name="empty_79_reg_631">32, 0, 32, 0</column>
<column name="empty_80_reg_678">32, 0, 32, 0</column>
<column name="empty_83_reg_735">32, 0, 32, 0</column>
<column name="empty_fu_296">9, 0, 9, 0</column>
<column name="gmem_addr_1_reg_2653">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2273">32, 0, 32, 0</column>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_758_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_or_cos_double_s_fu_767_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_701">7, 0, 7, 0</column>
<column name="icmp_ln174_reg_2451">1, 0, 1, 0</column>
<column name="icmp_ln182_reg_2473">1, 0, 1, 0</column>
<column name="icmp_ln192_reg_2477">1, 0, 1, 0</column>
<column name="isNeg_2_reg_2495">1, 0, 1, 0</column>
<column name="isNeg_3_reg_2577">1, 0, 1, 0</column>
<column name="isNeg_reg_2536">1, 0, 1, 0</column>
<column name="mul_ln238_reg_2648">42, 0, 42, 0</column>
<column name="negative_threshold_reg_2278">32, 0, 32, 0</column>
<column name="or_ln101_reg_2456">31, 0, 32, 1</column>
<column name="or_ln111_reg_2659">31, 0, 32, 1</column>
<column name="or_ln96_reg_2353">31, 0, 32, 1</column>
<column name="p_Result_43_reg_2526">1, 0, 1, 0</column>
<column name="p_Result_44_reg_2531">23, 0, 23, 0</column>
<column name="p_Result_45_reg_2485">1, 0, 1, 0</column>
<column name="p_Result_46_reg_2490">23, 0, 23, 0</column>
<column name="p_Result_48_reg_2572">23, 0, 23, 0</column>
<column name="p_Result_49_reg_2627">1, 0, 1, 0</column>
<column name="r_V_22_reg_2374">32, 0, 32, 0</column>
<column name="r_V_33_reg_2693">32, 0, 32, 0</column>
<column name="r_V_35_reg_2411">40, 0, 40, 0</column>
<column name="r_V_36_reg_2384">40, 0, 40, 0</column>
<column name="r_V_37_reg_2708">64, 0, 64, 0</column>
<column name="r_V_reg_2369">32, 0, 32, 0</column>
<column name="reg_819">32, 0, 32, 0</column>
<column name="reg_825">32, 0, 32, 0</column>
<column name="reg_830">32, 0, 32, 0</column>
<column name="reg_834">64, 0, 64, 0</column>
<column name="reg_841">32, 0, 32, 0</column>
<column name="result_2_reg_712">8, 0, 8, 0</column>
<column name="result_V_16_reg_2638">32, 0, 32, 0</column>
<column name="result_V_9_reg_2592">32, 0, 32, 0</column>
<column name="ret_V_9_cast_reg_2389">32, 0, 32, 0</column>
<column name="ret_V_cast_reg_2416">32, 0, 32, 0</column>
<column name="sext_ln77_reg_2670">9, 0, 9, 0</column>
<column name="srem_ln210_reg_2552">17, 0, 17, 0</column>
<column name="tempo_read_reg_2115">32, 0, 32, 0</column>
<column name="tmp_12_reg_2259">1, 0, 1, 0</column>
<column name="tmp_13_reg_2263">1, 0, 1, 0</column>
<column name="tmp_2_reg_2617">64, 0, 64, 0</column>
<column name="tmp_dest_V_reg_2343">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_2338">5, 0, 5, 0</column>
<column name="tmp_int_3_reg_648">32, 0, 32, 0</column>
<column name="tmp_int_7_reg_600">32, 0, 32, 0</column>
<column name="tmp_int_8_reg_745">32, 0, 32, 0</column>
<column name="tmp_int_reg_689">32, 0, 32, 0</column>
<column name="tmp_keep_V_reg_2319">4, 0, 4, 0</column>
<column name="tmp_last_V_reg_2334">1, 0, 1, 0</column>
<column name="tmp_reg_2255">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_2324">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_2329">2, 0, 2, 0</column>
<column name="trunc_ln1049_1_reg_2396">7, 0, 7, 0</column>
<column name="trunc_ln1049_reg_2423">7, 0, 7, 0</column>
<column name="trunc_ln23_reg_2176">1, 0, 1, 0</column>
<column name="trunc_ln65_reg_2446">10, 0, 10, 0</column>
<column name="ush_2_reg_2500">9, 0, 9, 0</column>
<column name="ush_3_reg_2582">9, 0, 9, 0</column>
<column name="ush_reg_2541">9, 0, 9, 0</column>
<column name="val_1_reg_2505">32, 0, 32, 0</column>
<column name="val_2_reg_2587">32, 0, 32, 0</column>
<column name="val_3_reg_2632">32, 0, 32, 0</column>
<column name="val_reg_2546">32, 0, 32, 0</column>
<column name="wah_buffer_index_1_reg_2665">32, 0, 32, 0</column>
<column name="wah_buffer_index_fu_332">32, 0, 32, 0</column>
<column name="wah_coeffs_read_reg_2109">64, 0, 64, 0</column>
<column name="x_assign_reg_2612">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_AWADDR">in, 7, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_ARADDR">in, 7, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, pointer</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="INPUT_r_TDATA">in, 32, axis, INPUT_r_V_data_V, pointer</column>
<column name="INPUT_r_TVALID">in, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TREADY">out, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TDEST">in, 6, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TKEEP">in, 4, axis, INPUT_r_V_keep_V, pointer</column>
<column name="INPUT_r_TSTRB">in, 4, axis, INPUT_r_V_strb_V, pointer</column>
<column name="INPUT_r_TUSER">in, 2, axis, INPUT_r_V_user_V, pointer</column>
<column name="INPUT_r_TLAST">in, 1, axis, INPUT_r_V_last_V, pointer</column>
<column name="INPUT_r_TID">in, 5, axis, INPUT_r_V_id_V, pointer</column>
<column name="OUTPUT_r_TDATA">out, 32, axis, OUTPUT_r_V_data_V, pointer</column>
<column name="OUTPUT_r_TVALID">out, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TREADY">in, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TDEST">out, 6, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TKEEP">out, 4, axis, OUTPUT_r_V_keep_V, pointer</column>
<column name="OUTPUT_r_TSTRB">out, 4, axis, OUTPUT_r_V_strb_V, pointer</column>
<column name="OUTPUT_r_TUSER">out, 2, axis, OUTPUT_r_V_user_V, pointer</column>
<column name="OUTPUT_r_TLAST">out, 1, axis, OUTPUT_r_V_last_V, pointer</column>
<column name="OUTPUT_r_TID">out, 5, axis, OUTPUT_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
