#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 13 12:15:38 2020
# Process ID: 25220
# Current directory: D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140Lab7_Austin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29868 D:\Documents\School\CMPE 140\CMPE140Labs\Lab7\Code\140Lab7_Austin\140Lab7_Austin.xpr
# Log file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140Lab7_Austin/vivado.log
# Journal file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140Lab7_Austin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140Lab7_Austin/140Lab7_Austin.xpr}
INFO: [Project 1-313] Project file moved from 'C:/GITS/140Labs/CMPE140Labs/Lab7/Code/140Lab7_Austin' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project '140Lab7_Austin.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as 140_Lab7 {D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7} -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol wd_lowreg, assumed default net type wire [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/jmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
"xelab -wto 33ea6e923f514e7787b121d498406404 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 33ea6e923f514e7787b121d498406404 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'lowout' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:164]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.jmux(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.sp_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Documents/School/CMPE -notrace
invalid command name "core"
    while executing
"core"
    invoked from within
"[core]"
    (file "D:/Documents/School/CMPE" line 2)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 12:16:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 927.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/jmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.sim/sim_1/behav/xsim'
"xelab -wto 33ea6e923f514e7787b121d498406404 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 33ea6e923f514e7787b121d498406404 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:26]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'jump' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" Line 1. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.jmux(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.sp_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 20 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/testbench/tb_mips_top.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.445 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'jmux' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/jmux.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jmux' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/jmux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/multu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multu' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/multu.v:23]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sp_reg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v:23]
WARNING: [Synth 8-5788] Register data_reg in module sp_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v:35]
WARNING: [Synth 8-5788] Register q_reg in module sp_reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sp_reg' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/new/sp_reg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:201]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:207]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:213]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
WARNING: [Synth 8-7023] instance 'dp' of module 'datapath' has 24 connections declared, but only 16 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:22]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
WARNING: [Synth 8-7023] instance 'md' of module 'maindec' has 10 connections declared, but only 9 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:16]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
WARNING: [Synth 8-7023] instance 'ad' of module 'auxdec' has 9 connections declared, but only 3 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'jump' does not match port width (2) of module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:45]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
WARNING: [Synth 8-3331] design multu has unconnected port clk
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.445 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [D:/Documents/School/CMPE 140/CMPE140Labs/Lab7/Code/140_lab7/140_Lab7.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.445 ; gain = 0.000
56 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1878.445 ; gain = 0.000
