# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Top_Final.srcs/sources_1/ip/clk_wiz_0_1" \
"CPU_top_time_synth.v" \

# Do not sort compile order
nosort
