// Seed: 615373774
module module_0 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10
    , id_23,
    input uwire id_11,
    output tri id_12,
    output wor id_13,
    output wor id_14,
    output uwire id_15,
    input wire id_16,
    input tri0 id_17,
    output wor id_18,
    input tri0 id_19,
    input wire id_20,
    input wire id_21
);
  wire id_24;
  assign module_1.id_4 = 0;
  assign id_6 = id_17 ? 1'b0 === "" == 1 : (id_19);
  wire id_25;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_5,
      id_5,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4
  );
endmodule
