# planckRV32I
Core based on RV32I ISA

Everything posted here is in early development, they are no licence for now. No Copyright and Copyleft (for now)

As my first serious verilog project, i use tips from https://github.com/ataradov/riscv , thanks to him !

Also thanks for : https://github.com/SymbioticEDA/riscv-formal
