/home/chent/ece552/ece552_project/demo1/verilog/alu.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/alu.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux8_1

Top level modules:
	mux8_1

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/or2.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/or2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module or2

Top level modules:
	or2

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/pc.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/pc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module pc

Top level modules:
	pc

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/or4.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/or4.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module or4

Top level modules:
	or4

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_4b

Top level modules:
	cla_4b

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module branchCondition

Top level modules:
	branchCondition

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/right.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/right.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module right

Top level modules:
	right

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/regFile.v {2 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/regFile.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module regFile
** Warning: /home/chent/ece552/ece552_project/demo1/verilog/regFile.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	regFile

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module instruction_decoder

Top level modules:
	instruction_decoder

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/prop.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/prop.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module prop

Top level modules:
	prop

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/memory.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/memory.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory

Top level modules:
	memory

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/add.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/add.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module add

Top level modules:
	add

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/fetch.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/fetch.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/nand2.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/nand2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/left.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/left.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module left

Top level modules:
	left

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/clkrst.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/clkrst.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/execute.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/execute.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module execute

Top level modules:
	execute

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/proc.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/proc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc

Top level modules:
	proc

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/decode.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/decode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module decode

Top level modules:
	decode

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/and2.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/and2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module and2

Top level modules:
	and2

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/shifter.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/shifter.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/register.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/register.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register

Top level modules:
	register

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/opcodes.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/opcodes.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/memory2c.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/memory2c.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/memory2c.syn.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/and4.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/and4.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module regFile_bypass

Top level modules:
	regFile_bypass

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_16b

Top level modules:
	cla_16b

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/dff.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/dff.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff

Top level modules:
	dff

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/gener.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/gener.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module gener

Top level modules:
	gener

} {} {}} /home/chent/ece552/ece552_project/demo1/verilog/wb.v {1 {vlog -work work -stats=none /home/chent/ece552/ece552_project/demo1/verilog/wb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module wb

Top level modules:
	wb

} {} {}}
