# ğŸ’« About Me:
I am a 2nd year VLSI student currently learning the RTL to GDS2 flow step by step.<br><br>Right now I'm working on RTL Design and Verification with Verilog and SystemVerilog


## ğŸŒ Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/poorav._.kun) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/poorav-kumar-0398a131b) 
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=PooravK&theme=tokyonight&hide_border=true&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=PooravK&theme=tokyonight&hide_border=true)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=PooravK&theme=tokyonight&hide_border=true&include_all_commits=false&count_private=false&layout=compact)

### âœï¸ Random Dev Quote
![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=radical)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=PooravK&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=PooravK&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
