$comment
	File created using the following command:
		vcd file TwoToFourDecoder.msim.vcd -direction
$end
$date
	Thu Mar 14 01:58:29 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module TwoToFourDecoder_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 / ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 0 d0~output_o $end
$var wire 1 1 d1~output_o $end
$var wire 1 2 d2~output_o $end
$var wire 1 3 d3~output_o $end
$var wire 1 4 a~input_o $end
$var wire 1 5 b~input_o $end
$var wire 1 6 process_0~0_combout $end
$var wire 1 7 process_0~1_combout $end
$var wire 1 8 process_0~2_combout $end
$var wire 1 9 process_0~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
z.
z/
10
01
02
03
04
05
06
07
08
09
$end
#100000
1!
14
16
18
12
00
0#
1%
#200000
1"
0!
04
15
08
17
11
02
0%
1$
#300000
1!
14
19
07
01
13
1&
0$
#400000
0"
0!
04
05
06
09
03
10
1#
0&
#500000
1!
14
16
18
12
00
0#
1%
#600000
1"
0!
04
15
08
17
11
02
0%
1$
#700000
1!
14
19
07
01
13
1&
0$
#800000
0"
0!
04
05
06
09
03
10
1#
0&
#900000
1!
14
16
18
12
00
0#
1%
#1000000
