// Seed: 1515836106
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri id_3,
    output supply0 module_0
);
  parameter id_6 = -1;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    output wire id_2,
    output tri  id_3,
    input  wor  id_4
);
  assign id_1 = 1;
  assign id_1 = id_1++;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  parameter id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output uwire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  ;
endmodule
