###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 21:24:39 2020
#  Design:            benes
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix benes_preCTS -outDir /home/vladimirmilicevic/ann_router_pipelined/synthesized/timingReports
###############################################################
Path 1: MET Setup Check with Pin stage_4_retimer_reg[6][4]/CP 
Endpoint:   stage_4_retimer_reg[6][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[3][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  0.213
= Slack Time                    9.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.743 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.743 | 
     | clk__L2_I15               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.743 | 
     | stage_3_retimer_reg[3][4] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.847 | 
     | u_43_crossbar/U37         | I ^ -> ZN v  | CKND0   | 0.030 |   0.135 |    9.877 | 
     | u_43_crossbar/U6          | I0 v -> ZN ^ | MUX2ND0 | 0.078 |   0.213 |    9.955 | 
     | stage_4_retimer_reg[6][4] | D ^          | DFQD1   | 0.000 |   0.213 |    9.955 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.743 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.743 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.743 | 
     | stage_4_retimer_reg[6][4] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.743 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin stage_1_retimer_reg[6][14]/CP 
Endpoint:   stage_1_retimer_reg[6][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[5][14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.215
= Slack Time                    9.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.743 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.743 | 
     | clk__L2_I3                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.743 | 
     | stage_0_retimer_reg[5][14] | CP ^ -> Q ^  | DFQD1   | 0.108 |   0.108 |    9.852 | 
     | u_13_crossbar/U64          | I ^ -> ZN v  | CKND0   | 0.039 |   0.147 |    9.890 | 
     | u_13_crossbar/U15          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.215 |    9.958 | 
     | stage_1_retimer_reg[6][14] | D ^          | DFQD1   | 0.000 |   0.215 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.743 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.743 | 
     | clk__L2_I3                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.743 | 
     | stage_1_retimer_reg[6][14] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.743 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin stage_2_retimer_reg[7][16]/CP 
Endpoint:   stage_2_retimer_reg[7][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[7][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.206
= Slack Time                    9.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.751 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.751 | 
     | clk__L2_I14                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.751 | 
     | stage_1_retimer_reg[7][16] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.855 | 
     | u_23_crossbar/U59          | I ^ -> ZN v  | CKND0   | 0.031 |   0.135 |    9.886 | 
     | u_23_crossbar/U57          | I0 v -> ZN ^ | MUX2ND0 | 0.070 |   0.206 |    9.957 | 
     | stage_2_retimer_reg[7][16] | D ^          | DFQD1   | 0.000 |   0.206 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.751 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.751 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.751 | 
     | stage_2_retimer_reg[7][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.751 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin stage_1_retimer_reg[7][14]/CP 
Endpoint:   stage_1_retimer_reg[7][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[7][14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.208
= Slack Time                    9.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.751 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.751 | 
     | clk__L2_I3                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.751 | 
     | stage_0_retimer_reg[7][14] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.856 | 
     | u_13_crossbar/U65          | I ^ -> ZN v  | CKND0   | 0.038 |   0.143 |    9.895 | 
     | u_13_crossbar/U63          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.208 |    9.960 | 
     | stage_1_retimer_reg[7][14] | D ^          | DFQD1   | 0.000 |   0.208 |    9.960 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.751 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.751 | 
     | clk__L2_I3                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.751 | 
     | stage_1_retimer_reg[7][14] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.751 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin stage_3_retimer_reg[1][1]/CP 
Endpoint:   stage_3_retimer_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[2][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.205
= Slack Time                    9.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.752 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.752 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.752 | 
     | stage_2_retimer_reg[2][1] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.854 | 
     | u_30_crossbar/U47         | I ^ -> ZN v  | CKND0   | 0.030 |   0.133 |    9.884 | 
     | u_30_crossbar/U45         | I0 v -> ZN ^ | MUX2ND0 | 0.072 |   0.205 |    9.956 | 
     | stage_3_retimer_reg[1][1] | D ^          | DFQD1   | 0.000 |   0.205 |    9.956 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.752 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.752 | 
     | clk__L2_I9                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.752 | 
     | stage_3_retimer_reg[1][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.752 | 
     +------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin stage_3_retimer_reg[6][9]/CP 
Endpoint:   stage_3_retimer_reg[6][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[5][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.204
= Slack Time                    9.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.752 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.752 | 
     | clk__L2_I12               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.752 | 
     | stage_2_retimer_reg[5][9] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.855 | 
     | u_33_crossbar/U22         | I ^ -> ZN v  | CKND0   | 0.028 |   0.132 |    9.883 | 
     | u_33_crossbar/U1          | I0 v -> ZN ^ | MUX2ND0 | 0.073 |   0.204 |    9.956 | 
     | stage_3_retimer_reg[6][9] | D ^          | DFQD1   | 0.000 |   0.204 |    9.956 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.752 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.752 | 
     | clk__L2_I12               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.752 | 
     | stage_3_retimer_reg[6][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.752 | 
     +------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin stage_3_retimer_reg[4][12]/CP 
Endpoint:   stage_3_retimer_reg[4][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[4][12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.205
= Slack Time                    9.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.752 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.752 | 
     | clk__L2_I14                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.752 | 
     | stage_2_retimer_reg[4][12] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.857 | 
     | u_32_crossbar/U70          | I ^ -> ZN v  | CKND0   | 0.031 |   0.136 |    9.888 | 
     | u_32_crossbar/U17          | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   0.205 |    9.957 | 
     | stage_3_retimer_reg[4][12] | D ^          | DFQD1   | 0.000 |   0.205 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.752 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.752 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.752 | 
     | stage_3_retimer_reg[4][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.752 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin stage_3_retimer_reg[7][6]/CP 
Endpoint:   stage_3_retimer_reg[7][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[7][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.205
= Slack Time                    9.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.752 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.752 | 
     | clk__L2_I7                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.752 | 
     | stage_2_retimer_reg[7][6] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.104 |    9.857 | 
     | u_33_crossbar/U32         | I ^ -> ZN v  | CKND0   | 0.030 |   0.135 |    9.887 | 
     | u_33_crossbar/U30         | I0 v -> ZN ^ | MUX2ND0 | 0.070 |   0.205 |    9.957 | 
     | stage_3_retimer_reg[7][6] | D ^          | DFQD1   | 0.000 |   0.205 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.752 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.752 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.752 | 
     | stage_3_retimer_reg[7][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.752 | 
     +------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin stage_4_retimer_reg[5][13]/CP 
Endpoint:   stage_4_retimer_reg[5][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[6][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.204
= Slack Time                    9.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.752 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.752 | 
     | clk__L2_I6                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.752 | 
     | stage_3_retimer_reg[6][13] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.855 | 
     | u_42_crossbar/U68          | I ^ -> ZN v  | CKND0   | 0.030 |   0.133 |    9.885 | 
     | u_42_crossbar/U66          | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   0.204 |    9.957 | 
     | stage_4_retimer_reg[5][13] | D ^          | DFQD1   | 0.000 |   0.204 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.752 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.752 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.752 | 
     | stage_4_retimer_reg[5][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.752 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin stage_2_retimer_reg[1][4]/CP 
Endpoint:   stage_2_retimer_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[2][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.204
= Slack Time                    9.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.753 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.753 | 
     | clk__L2_I11               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.753 | 
     | stage_1_retimer_reg[2][4] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.856 | 
     | u_20_crossbar/U38         | I ^ -> ZN v  | CKND0   | 0.029 |   0.132 |    9.885 | 
     | u_20_crossbar/U36         | I0 v -> ZN ^ | MUX2ND0 | 0.072 |   0.204 |    9.956 | 
     | stage_2_retimer_reg[1][4] | D ^          | DFQD1   | 0.000 |   0.204 |    9.956 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.753 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.753 | 
     | clk__L2_I11               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.753 | 
     | stage_2_retimer_reg[1][4] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.753 | 
     +------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin stage_4_retimer_reg[7][9]/CP 
Endpoint:   stage_4_retimer_reg[7][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[7][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.204
= Slack Time                    9.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.753 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.753 | 
     | clk__L2_I12               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.753 | 
     | stage_3_retimer_reg[7][9] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.857 | 
     | u_43_crossbar/U23         | I ^ -> ZN v  | CKND0   | 0.032 |   0.136 |    9.889 | 
     | u_43_crossbar/U21         | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.204 |    9.957 | 
     | stage_4_retimer_reg[7][9] | D ^          | DFQD1   | 0.000 |   0.204 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.753 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.753 | 
     | clk__L2_I12               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.753 | 
     | stage_4_retimer_reg[7][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.753 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin stage_2_retimer_reg[2][16]/CP 
Endpoint:   stage_2_retimer_reg[2][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[1][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.203
= Slack Time                    9.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.754 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.754 | 
     | clk__L2_I8                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.754 | 
     | stage_1_retimer_reg[1][16] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.858 | 
     | u_21_crossbar/U58          | I ^ -> ZN v  | CKND0   | 0.031 |   0.135 |    9.889 | 
     | u_21_crossbar/U13          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.203 |    9.957 | 
     | stage_2_retimer_reg[2][16] | D ^          | DFQD1   | 0.000 |   0.203 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.754 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.754 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.754 | 
     | stage_2_retimer_reg[2][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.754 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin stage_2_retimer_reg[1][7]/CP 
Endpoint:   stage_2_retimer_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[2][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.204
= Slack Time                    9.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.754 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.754 | 
     | clk__L2_I7                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.754 | 
     | stage_1_retimer_reg[2][7] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.858 | 
     | u_20_crossbar/U29         | I ^ -> ZN v  | CKND0   | 0.035 |   0.138 |    9.893 | 
     | u_20_crossbar/U27         | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   0.204 |    9.958 | 
     | stage_2_retimer_reg[1][7] | D ^          | DFQD1   | 0.000 |   0.204 |    9.958 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.754 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.754 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.754 | 
     | stage_2_retimer_reg[1][7] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.754 | 
     +------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin stage_4_retimer_reg[6][17]/CP 
Endpoint:   stage_4_retimer_reg[6][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[3][17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.202
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I10                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_3_retimer_reg[3][17] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.859 | 
     | u_43_crossbar/U55          | I ^ -> ZN v  | CKND0   | 0.031 |   0.135 |    9.889 | 
     | u_43_crossbar/U12          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.202 |    9.957 | 
     | stage_4_retimer_reg[6][17] | D ^          | DFQD1   | 0.000 |   0.202 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_4_retimer_reg[6][17] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin stage_2_retimer_reg[5][13]/CP 
Endpoint:   stage_2_retimer_reg[5][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[6][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.202
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I2                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_1_retimer_reg[6][13] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.858 | 
     | u_22_crossbar/U68          | I ^ -> ZN v  | CKND0   | 0.028 |   0.131 |    9.886 | 
     | u_22_crossbar/U66          | I0 v -> ZN ^ | MUX2ND0 | 0.071 |   0.202 |    9.956 | 
     | stage_2_retimer_reg[5][13] | D ^          | DFQD1   | 0.000 |   0.202 |    9.956 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I6                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_2_retimer_reg[5][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin stage_4_retimer_reg[7][16]/CP 
Endpoint:   stage_4_retimer_reg[7][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[7][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.204
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I8                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_3_retimer_reg[7][16] | CP ^ -> Q ^  | DFQD1   | 0.107 |   0.107 |    9.862 | 
     | u_43_crossbar/U59          | I ^ -> ZN v  | CKND0   | 0.034 |   0.140 |    9.895 | 
     | u_43_crossbar/U57          | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.204 |    9.959 | 
     | stage_4_retimer_reg[7][16] | D ^          | DFQD1   | 0.000 |   0.204 |    9.959 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.755 | 
     | stage_4_retimer_reg[7][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin stage_3_retimer_reg[6][14]/CP 
Endpoint:   stage_3_retimer_reg[6][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[5][14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.202
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I3                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_2_retimer_reg[5][14] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.857 | 
     | u_33_crossbar/U64          | I ^ -> ZN v  | CKND0   | 0.031 |   0.133 |    9.888 | 
     | u_33_crossbar/U15          | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   0.202 |    9.957 | 
     | stage_3_retimer_reg[6][14] | D ^          | DFQD1   | 0.000 |   0.202 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I3                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_3_retimer_reg[6][14] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin stage_2_retimer_reg[6][8]/CP 
Endpoint:   stage_2_retimer_reg[6][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[5][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.204
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I1                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_1_retimer_reg[5][8] | CP ^ -> Q ^  | DFQD1   | 0.108 |   0.108 |    9.863 | 
     | u_23_crossbar/U25         | I ^ -> ZN v  | CKND0   | 0.033 |   0.141 |    9.896 | 
     | u_23_crossbar/U2          | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.204 |    9.959 | 
     | stage_2_retimer_reg[6][8] | D ^          | DFQD1   | 0.000 |   0.204 |    9.959 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I5                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_2_retimer_reg[6][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin stage_4_retimer_reg[1][1]/CP 
Endpoint:   stage_4_retimer_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[4][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.202
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.755 | 
     | stage_3_retimer_reg[4][1] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.858 | 
     | u_40_crossbar/U47         | I ^ -> ZN v  | CKND0   | 0.030 |   0.134 |    9.889 | 
     | u_40_crossbar/U45         | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.202 |    9.957 | 
     | stage_4_retimer_reg[1][1] | D ^          | DFQD1   | 0.000 |   0.202 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I9                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.755 | 
     | stage_4_retimer_reg[1][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin stage_3_retimer_reg[6][16]/CP 
Endpoint:   stage_3_retimer_reg[6][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[5][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.202
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I8                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_2_retimer_reg[5][16] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.860 | 
     | u_33_crossbar/U58          | I ^ -> ZN v  | CKND0   | 0.030 |   0.134 |    9.890 | 
     | u_33_crossbar/U13          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.202 |    9.957 | 
     | stage_3_retimer_reg[6][16] | D ^          | DFQD1   | 0.000 |   0.202 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_3_retimer_reg[6][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin stage_2_retimer_reg[5][9]/CP 
Endpoint:   stage_2_retimer_reg[5][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[6][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.205
= Slack Time                    9.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.755 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.755 | 
     | clk__L2_I8                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.755 | 
     | stage_1_retimer_reg[6][9] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.858 | 
     | u_22_crossbar/U23         | I ^ -> ZN v  | CKND0   | 0.039 |   0.142 |    9.897 | 
     | u_22_crossbar/U21         | I0 v -> ZN ^ | MUX2ND0 | 0.063 |   0.205 |    9.961 | 
     | stage_2_retimer_reg[5][9] | D ^          | DFQD1   | 0.000 |   0.205 |    9.961 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.755 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.755 | 
     | clk__L2_I12               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.755 | 
     | stage_2_retimer_reg[5][9] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.755 | 
     +------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin stage_1_retimer_reg[2][8]/CP 
Endpoint:   stage_1_retimer_reg[2][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[4][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.201
= Slack Time                    9.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.756 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.756 | 
     | clk__L2_I1                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.756 | 
     | stage_0_retimer_reg[4][8] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.860 | 
     | u_11_crossbar/U25         | I ^ -> ZN v  | CKND0   | 0.030 |   0.135 |    9.890 | 
     | u_11_crossbar/U2          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.201 |    9.957 | 
     | stage_1_retimer_reg[2][8] | D ^          | DFQD1   | 0.000 |   0.201 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.756 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.756 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.756 | 
     | stage_1_retimer_reg[2][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.756 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin stage_2_retimer_reg[7][6]/CP 
Endpoint:   stage_2_retimer_reg[7][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[7][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.203
= Slack Time                    9.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.756 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.756 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.756 | 
     | stage_1_retimer_reg[7][6] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.858 | 
     | u_23_crossbar/U32         | I ^ -> ZN v  | CKND0   | 0.035 |   0.138 |    9.894 | 
     | u_23_crossbar/U30         | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.203 |    9.959 | 
     | stage_2_retimer_reg[7][6] | D ^          | DFQD1   | 0.000 |   0.203 |    9.959 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.756 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.756 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.756 | 
     | stage_2_retimer_reg[7][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.756 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin stage_2_retimer_reg[3][5]/CP 
Endpoint:   stage_2_retimer_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[3][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  0.204
= Slack Time                    9.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.756 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.756 | 
     | clk__L2_I2                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.756 | 
     | stage_1_retimer_reg[3][5] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.859 | 
     | u_21_crossbar/U35         | I ^ -> ZN v  | CKND0   | 0.036 |   0.139 |    9.895 | 
     | u_21_crossbar/U33         | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.204 |    9.960 | 
     | stage_2_retimer_reg[3][5] | D ^          | DFQD1   | 0.000 |   0.204 |    9.960 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.756 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.756 | 
     | clk__L2_I2                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.756 | 
     | stage_2_retimer_reg[3][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.756 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin stage_1_retimer_reg[1][10]/CP 
Endpoint:   stage_1_retimer_reg[1][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[2][10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.201
= Slack Time                    9.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.756 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.756 | 
     | clk__L2_I0                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.756 | 
     | stage_0_retimer_reg[2][10] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.861 | 
     | u_10_crossbar/U77          | I ^ -> ZN v  | CKND0   | 0.029 |   0.134 |    9.891 | 
     | u_10_crossbar/U75          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.201 |    9.957 | 
     | stage_1_retimer_reg[1][10] | D ^          | DFQD1   | 0.000 |   0.201 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.756 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.756 | 
     | clk__L2_I0                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.756 | 
     | stage_1_retimer_reg[1][10] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.756 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin stage_2_retimer_reg[6][19]/CP 
Endpoint:   stage_2_retimer_reg[6][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[5][19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                  10.000
= Required Time                 9.956
- Arrival Time                  0.200
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I12                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[5][19] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.859 | 
     | u_23_crossbar/U49          | I ^ -> ZN v  | CKND0   | 0.027 |   0.130 |    9.886 | 
     | u_23_crossbar/U10          | I0 v -> ZN ^ | MUX2ND0 | 0.070 |   0.200 |    9.956 | 
     | stage_2_retimer_reg[6][19] | D ^          | DFQD1   | 0.000 |   0.200 |    9.956 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I12                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[6][19] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin stage_3_retimer_reg[4][16]/CP 
Endpoint:   stage_3_retimer_reg[4][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[4][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.201
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I8                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.757 | 
     | stage_2_retimer_reg[4][16] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.860 | 
     | u_32_crossbar/U58          | I ^ -> ZN v  | CKND0   | 0.031 |   0.134 |    9.891 | 
     | u_32_crossbar/U13          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.201 |    9.958 | 
     | stage_3_retimer_reg[4][16] | D ^          | DFQD1   | 0.000 |   0.201 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_3_retimer_reg[4][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin stage_2_retimer_reg[2][12]/CP 
Endpoint:   stage_2_retimer_reg[2][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[1][12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.201
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I14                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[1][12] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.862 | 
     | u_21_crossbar/U70          | I ^ -> ZN v  | CKND0   | 0.032 |   0.137 |    9.893 | 
     | u_21_crossbar/U17          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.201 |    9.958 | 
     | stage_2_retimer_reg[2][12] | D ^          | DFQD1   | 0.000 |   0.201 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[2][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin stage_2_retimer_reg[5][18]/CP 
Endpoint:   stage_2_retimer_reg[5][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[6][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.202
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I15                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[6][18] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.860 | 
     | u_22_crossbar/U53          | I ^ -> ZN v  | CKND0   | 0.035 |   0.137 |    9.894 | 
     | u_22_crossbar/U51          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.202 |    9.959 | 
     | stage_2_retimer_reg[5][18] | D ^          | DFQD1   | 0.000 |   0.202 |    9.959 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[5][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin stage_1_retimer_reg[3][16]/CP 
Endpoint:   stage_1_retimer_reg[3][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[6][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.200
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I14                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.757 | 
     | stage_0_retimer_reg[6][16] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.860 | 
     | u_11_crossbar/U59          | I ^ -> ZN v  | CKND0   | 0.029 |   0.131 |    9.888 | 
     | u_11_crossbar/U57          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.200 |    9.957 | 
     | stage_1_retimer_reg[3][16] | D ^          | DFQD1   | 0.000 |   0.200 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.757 | 
     | stage_1_retimer_reg[3][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin stage_2_retimer_reg[1][12]/CP 
Endpoint:   stage_2_retimer_reg[1][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[2][12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.199
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I14                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[2][12] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.860 | 
     | u_20_crossbar/U71          | I ^ -> ZN v  | CKND0   | 0.028 |   0.130 |    9.888 | 
     | u_20_crossbar/U69          | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   0.199 |    9.957 | 
     | stage_2_retimer_reg[1][12] | D ^          | DFQD1   | 0.000 |   0.199 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I14                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[1][12] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin stage_2_retimer_reg[3][18]/CP 
Endpoint:   stage_2_retimer_reg[3][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[3][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.199
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I15                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[3][18] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.860 | 
     | u_21_crossbar/U53          | I ^ -> ZN v  | CKND0   | 0.028 |   0.130 |    9.887 | 
     | u_21_crossbar/U51          | I0 v -> ZN ^ | MUX2ND0 | 0.069 |   0.199 |    9.957 | 
     | stage_2_retimer_reg[3][18] | D ^          | DFQD1   | 0.000 |   0.199 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[3][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin stage_4_retimer_reg[6][1]/CP 
Endpoint:   stage_4_retimer_reg[6][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[3][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.201
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.757 | 
     | stage_3_retimer_reg[3][1] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.861 | 
     | u_43_crossbar/U46         | I ^ -> ZN v  | CKND0   | 0.034 |   0.137 |    9.895 | 
     | u_43_crossbar/U9          | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.201 |    9.959 | 
     | stage_4_retimer_reg[6][1] | D ^          | DFQD1   | 0.000 |   0.201 |    9.959 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_4_retimer_reg[6][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin stage_2_retimer_reg[6][16]/CP 
Endpoint:   stage_2_retimer_reg[6][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[5][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.199
= Slack Time                    9.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.757 | 
     | clk__L2_I0                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.757 | 
     | stage_1_retimer_reg[5][16] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.861 | 
     | u_23_crossbar/U58          | I ^ -> ZN v  | CKND0   | 0.028 |   0.132 |    9.889 | 
     | u_23_crossbar/U13          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.199 |    9.957 | 
     | stage_2_retimer_reg[6][16] | D ^          | DFQD1   | 0.000 |   0.199 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.757 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.757 | 
     | clk__L2_I8                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.757 | 
     | stage_2_retimer_reg[6][16] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.757 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin stage_3_retimer_reg[4][6]/CP 
Endpoint:   stage_3_retimer_reg[4][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[4][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.200
= Slack Time                    9.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.758 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.758 | 
     | clk__L2_I7                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.758 | 
     | stage_2_retimer_reg[4][6] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.860 | 
     | u_32_crossbar/U31         | I ^ -> ZN v  | CKND0   | 0.030 |   0.133 |    9.891 | 
     | u_32_crossbar/U4          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.200 |    9.957 | 
     | stage_3_retimer_reg[4][6] | D ^          | DFQD1   | 0.000 |   0.200 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.758 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.758 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.758 | 
     | stage_3_retimer_reg[4][6] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.758 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin stage_2_retimer_reg[5][15]/CP 
Endpoint:   stage_2_retimer_reg[5][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[6][15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.200
= Slack Time                    9.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.758 | 
     | clk__L2_I5                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.758 | 
     | stage_1_retimer_reg[6][15] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.861 | 
     | u_22_crossbar/U62          | I ^ -> ZN v  | CKND0   | 0.030 |   0.134 |    9.892 | 
     | u_22_crossbar/U60          | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   0.200 |    9.958 | 
     | stage_2_retimer_reg[5][15] | D ^          | DFQD1   | 0.000 |   0.200 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.758 | 
     | clk__L2_I5                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.758 | 
     | stage_2_retimer_reg[5][15] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.758 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin stage_2_retimer_reg[3][13]/CP 
Endpoint:   stage_2_retimer_reg[3][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[3][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.199
= Slack Time                    9.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.758 | 
     | clk__L2_I2                 | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.758 | 
     | stage_1_retimer_reg[3][13] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.861 | 
     | u_21_crossbar/U68          | I ^ -> ZN v  | CKND0   | 0.030 |   0.132 |    9.891 | 
     | u_21_crossbar/U66          | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.199 |    9.957 | 
     | stage_2_retimer_reg[3][13] | D ^          | DFQD1   | 0.000 |   0.199 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.758 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.758 | 
     | stage_2_retimer_reg[3][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.758 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin stage_2_retimer_reg[2][18]/CP 
Endpoint:   stage_2_retimer_reg[2][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[1][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.199
= Slack Time                    9.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.758 | 
     | clk__L2_I15                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.758 | 
     | stage_1_retimer_reg[1][18] | CP ^ -> Q ^  | DFQD1   | 0.105 |   0.105 |    9.863 | 
     | u_21_crossbar/U52          | I ^ -> ZN v  | CKND0   | 0.029 |   0.134 |    9.892 | 
     | u_21_crossbar/U11          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.199 |    9.958 | 
     | stage_2_retimer_reg[2][18] | D ^          | DFQD1   | 0.000 |   0.199 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.758 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.758 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.758 | 
     | stage_2_retimer_reg[2][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.758 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin stage_3_retimer_reg[2][18]/CP 
Endpoint:   stage_3_retimer_reg[2][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[1][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.199
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I15                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_2_retimer_reg[1][18] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.863 | 
     | u_31_crossbar/U52          | I ^ -> ZN v  | CKND0   | 0.030 |   0.134 |    9.893 | 
     | u_31_crossbar/U11          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.199 |    9.958 | 
     | stage_3_retimer_reg[2][18] | D ^          | DFQD1   | 0.000 |   0.199 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_3_retimer_reg[2][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin stage_3_retimer_reg[1][2]/CP 
Endpoint:   stage_3_retimer_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[2][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.198
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I13               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_2_retimer_reg[2][2] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.861 | 
     | u_30_crossbar/U44         | I ^ -> ZN v  | CKND0   | 0.029 |   0.131 |    9.890 | 
     | u_30_crossbar/U42         | I0 v -> ZN ^ | MUX2ND0 | 0.067 |   0.198 |    9.957 | 
     | stage_3_retimer_reg[1][2] | D ^          | DFQD1   | 0.000 |   0.198 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I13               | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_3_retimer_reg[1][2] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin stage_2_retimer_reg[3][7]/CP 
Endpoint:   stage_2_retimer_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[3][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  0.202
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I15               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_1_retimer_reg[3][7] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_21_crossbar/U29         | I ^ -> ZN v  | CKND0   | 0.037 |   0.140 |    9.899 | 
     | u_21_crossbar/U27         | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.202 |    9.961 | 
     | stage_2_retimer_reg[3][7] | D ^          | DFQD1   | 0.000 |   0.202 |    9.961 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I7                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_2_retimer_reg[3][7] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin stage_3_retimer_reg[6][0]/CP 
Endpoint:   stage_3_retimer_reg[6][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[5][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.198
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I4                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_2_retimer_reg[5][0] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_33_crossbar/U79         | I ^ -> ZN v  | CKND0   | 0.029 |   0.132 |    9.892 | 
     | u_33_crossbar/U20         | I0 v -> ZN ^ | MUX2ND0 | 0.066 |   0.198 |    9.957 | 
     | stage_3_retimer_reg[6][0] | D ^          | DFQD1   | 0.000 |   0.198 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I4                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_3_retimer_reg[6][0] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin stage_1_retimer_reg[3][18]/CP 
Endpoint:   stage_1_retimer_reg[3][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[6][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.198
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I15                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_0_retimer_reg[6][18] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_11_crossbar/U53          | I ^ -> ZN v  | CKND0   | 0.027 |   0.130 |    9.889 | 
     | u_11_crossbar/U51          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.198 |    9.957 | 
     | stage_1_retimer_reg[3][18] | D ^          | DFQD1   | 0.000 |   0.198 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I15                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_1_retimer_reg[3][18] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin stage_4_retimer_reg[5][1]/CP 
Endpoint:   stage_4_retimer_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_3_retimer_reg[6][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.199
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.759 | 
     | stage_3_retimer_reg[6][1] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.863 | 
     | u_42_crossbar/U47         | I ^ -> ZN v  | CKND0   | 0.031 |   0.135 |    9.894 | 
     | u_42_crossbar/U45         | I0 v -> ZN ^ | MUX2ND0 | 0.064 |   0.199 |    9.958 | 
     | stage_4_retimer_reg[5][1] | D ^          | DFQD1   | 0.000 |   0.199 |    9.958 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I9                | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.759 | 
     | stage_4_retimer_reg[5][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin stage_2_retimer_reg[4][17]/CP 
Endpoint:   stage_2_retimer_reg[4][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[4][17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.198
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I10                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_1_retimer_reg[4][17] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_22_crossbar/U55          | I ^ -> ZN v  | CKND0   | 0.027 |   0.130 |    9.889 | 
     | u_22_crossbar/U12          | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.198 |    9.957 | 
     | stage_2_retimer_reg[4][17] | D ^          | DFQD1   | 0.000 |   0.198 |    9.957 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_2_retimer_reg[4][17] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin stage_1_retimer_reg[0][5]/CP 
Endpoint:   stage_1_retimer_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_0_retimer_reg[0][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.198
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I11               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_0_retimer_reg[0][5] | CP ^ -> Q ^  | DFQD1   | 0.104 |   0.104 |    9.863 | 
     | u_10_crossbar/U34         | I ^ -> ZN v  | CKND0   | 0.029 |   0.133 |    9.892 | 
     | u_10_crossbar/U5          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.198 |    9.957 | 
     | stage_1_retimer_reg[0][5] | D ^          | DFQD1   | 0.000 |   0.198 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I2                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_1_retimer_reg[0][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin stage_3_retimer_reg[3][8]/CP 
Endpoint:   stage_3_retimer_reg[3][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[3][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                  10.000
= Required Time                 9.957
- Arrival Time                  0.197
= Slack Time                    9.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.759 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.759 | 
     | clk__L2_I1                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.759 | 
     | stage_2_retimer_reg[3][8] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_31_crossbar/U26         | I ^ -> ZN v  | CKND0   | 0.027 |   0.130 |    9.889 | 
     | u_31_crossbar/U24         | I0 v -> ZN ^ | MUX2ND0 | 0.068 |   0.197 |    9.957 | 
     | stage_3_retimer_reg[3][8] | D ^          | DFQD1   | 0.000 |   0.197 |    9.957 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.759 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.759 | 
     | clk__L2_I5                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.759 | 
     | stage_3_retimer_reg[3][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.759 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin stage_2_retimer_reg[5][8]/CP 
Endpoint:   stage_2_retimer_reg[5][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[6][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  0.200
= Slack Time                    9.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.760 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.760 | 
     | clk__L2_I9                | I ^ -> Z ^   | CKBD20  | 0.000 |   0.000 |    9.760 | 
     | stage_1_retimer_reg[6][8] | CP ^ -> Q ^  | DFQD1   | 0.106 |   0.106 |    9.866 | 
     | u_22_crossbar/U26         | I ^ -> ZN v  | CKND0   | 0.031 |   0.138 |    9.897 | 
     | u_22_crossbar/U24         | I0 v -> ZN ^ | MUX2ND0 | 0.062 |   0.200 |    9.959 | 
     | stage_2_retimer_reg[5][8] | D ^          | DFQD1   | 0.000 |   0.200 |    9.959 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.760 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.760 | 
     | clk__L2_I1                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.760 | 
     | stage_2_retimer_reg[5][8] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.760 | 
     +------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin stage_2_retimer_reg[7][13]/CP 
Endpoint:   stage_2_retimer_reg[7][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_1_retimer_reg[7][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.199
= Slack Time                    9.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                            |              |         |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+---------+----------| 
     |                            | clk ^        |         |       |   0.000 |    9.760 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.760 | 
     | clk__L2_I10                | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.760 | 
     | stage_1_retimer_reg[7][13] | CP ^ -> Q ^  | DFQD1   | 0.103 |   0.103 |    9.862 | 
     | u_23_crossbar/U68          | I ^ -> ZN v  | CKND0   | 0.031 |   0.134 |    9.893 | 
     | u_23_crossbar/U66          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.199 |    9.958 | 
     | stage_2_retimer_reg[7][13] | D ^          | DFQD1   | 0.000 |   0.199 |    9.958 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -9.760 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.760 | 
     | clk__L2_I10                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.760 | 
     | stage_2_retimer_reg[7][13] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.760 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin stage_3_retimer_reg[6][5]/CP 
Endpoint:   stage_3_retimer_reg[6][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: stage_2_retimer_reg[5][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  0.198
= Slack Time                    9.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                           |              |         |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+---------+----------| 
     |                           | clk ^        |         |       |   0.000 |    9.760 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24  | 0.000 |   0.000 |    9.760 | 
     | clk__L2_I11               | I ^ -> Z ^   | CKBD16  | 0.000 |   0.000 |    9.760 | 
     | stage_2_retimer_reg[5][5] | CP ^ -> Q ^  | DFQD1   | 0.102 |   0.102 |    9.862 | 
     | u_33_crossbar/U34         | I ^ -> ZN v  | CKND0   | 0.030 |   0.132 |    9.892 | 
     | u_33_crossbar/U5          | I0 v -> ZN ^ | MUX2ND0 | 0.065 |   0.198 |    9.958 | 
     | stage_3_retimer_reg[6][5] | D ^          | DFQD1   | 0.000 |   0.198 |    9.958 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -9.760 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.760 | 
     | clk__L2_I2                | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.760 | 
     | stage_3_retimer_reg[6][5] | CP ^       | DFQD1  | 0.000 |   0.000 |   -9.760 | 
     +------------------------------------------------------------------------------+ 

