[{"DBLP title": "Soundness of the quasi-synchronous abstraction.", "DBLP authors": ["Guillaume Baudart", "Timothy Bourke", "Marc Pouzet"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886655", "OA papers": [{"PaperId": "https://openalex.org/W4298371880", "PaperTitle": "Soundness of the quasi-synchronous abstraction", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"French Institute for Research in Computer Science and Automation": 0.9166666666666666, "\u00c9cole Normale Sup\u00e9rieure": 0.9166666666666666, "PSL Research University": 0.9166666666666666, "Sorbonne Universit\u00e9s, UPMC Univ": 0.25}, "Authors": ["Guillaume Baudart", "Timothy Bourke", "Marc Pouzet"]}]}, {"DBLP title": "Synthesizing adaptive test strategies from temporal logic specifications.", "DBLP authors": ["Roderick Bloem", "Robert K\u00f6nighofer", "Ingo Pill", "Franz R\u00f6ck"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886656", "OA papers": [{"PaperId": "https://openalex.org/W2949730470", "PaperTitle": "Synthesizing adaptive test strategies from temporal logic specifications", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Roderick Bloem", "Goerschwin Fey", "Fabian Greif", "Robert Koenighofer", "Ingo Pill", "Heinz Riener", "Franz Roeck"]}]}, {"DBLP title": "Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Marco Palena", "Paolo Pasini", "Danilo Vendraminetto"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886657", "OA papers": [{"PaperId": "https://openalex.org/W4237318380", "PaperTitle": "Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gianpiero Cabodi", "Paolo Camurati", "Marco Palena", "Paolo Pasini", "Danilo Vendraminetto"]}]}, {"DBLP title": "Extracting behaviour from an executable instruction set model.", "DBLP authors": ["Brian Campbell", "Ian Stark"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886658", "OA papers": [{"PaperId": "https://openalex.org/W3138857773", "PaperTitle": "Extracting behaviour from an executable instruction set model", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Brian M. Campbell", "Ian Stark"]}]}, {"DBLP title": "Categorical semantics of digital circuits.", "DBLP authors": ["Dan R. Ghica", "Achim Jung"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886659", "OA papers": [{"PaperId": "https://openalex.org/W4214731104", "PaperTitle": "Categorical semantics of digital circuits", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Dan R. Ghica", "Achim Jung"]}]}, {"DBLP title": "Equivalence checking by logic relaxation.", "DBLP authors": ["Eugene Goldberg"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886660", "OA papers": [{"PaperId": "https://openalex.org/W2225718586", "PaperTitle": "Equivalence checking by logic relaxation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northeastern University": 1.0}, "Authors": ["Eugene P. Goldberg"]}]}, {"DBLP title": "Minimal unsatisfiable core extraction for SMT.", "DBLP authors": ["Ofer Guthmann", "Ofer Strichman", "Anna Trostanetski"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886661", "OA papers": [{"PaperId": "https://openalex.org/W4237318324", "PaperTitle": "Minimal unsatisfiable core extraction for SMT", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Ofer Guthmann", "Ofer Strichman", "Anna Trostanetski"]}]}, {"DBLP title": "Efficient uninterpreted function abstraction and refinement for word-level model checking.", "DBLP authors": ["Yen-Sheng Ho", "Pankaj Chauhan", "Pritam Roy", "Alan Mishchenko", "Robert K. Brayton"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886662", "OA papers": [{"PaperId": "https://openalex.org/W4254033710", "PaperTitle": "Efficient uninterpreted function abstraction and refinement for word-level model checking", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Yen-Sheng Ho", "Pankaj Chauhan", "Pritam Roy", "Alan Mishchenko", "Robert K. Brayton"]}]}, {"DBLP title": "Optimizing horn solvers for network repair.", "DBLP authors": ["Hossein Hojjat", "Philipp R\u00fcmmer", "Jedidiah McClurg", "Pavol Cern\u00fd", "Nate Foster"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886663", "OA papers": [{"PaperId": "https://openalex.org/W4255490784", "PaperTitle": "Optimizing horn solvers for network repair", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Hossein Hojjat", "Philipp R\u00fcmmer", "Jedidiah McClurg", "Pavol Cerny", "Nate Foster"]}]}, {"DBLP title": "On \u2203 \u2200 \u2203! solving: A case study on automated synthesis of magic card tricks.", "DBLP authors": ["Susmit Jha", "Vasumathi Raman", "Sanjit A. Seshia"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886664", "OA papers": [{"PaperId": "https://openalex.org/W4229908124", "PaperTitle": "On \u2203 \u2200 \u2203! solving: A case study on automated synthesis of magic card tricks", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Susmit Jha", "Vasumathi Raman", "Sanjit A. Seshia"]}]}, {"DBLP title": "Property-directed k-induction.", "DBLP authors": ["Dejan Jovanovic", "Bruno Dutertre"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886665", "OA papers": [{"PaperId": "https://openalex.org/W2598606149", "PaperTitle": "Property-directed k-induction", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"SRI International": 2.0}, "Authors": ["Dejan Jovanovic", "Bruno Dutertre"]}, {"PaperId": "https://openalex.org/W2999604408", "PaperTitle": "A Cooperative Parallelization Approach for Property-Directed k-Induction", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 4.0}, "Authors": ["Martin Blicha", "Antti E. J. Hyv\u00e4rinen", "Matteo Marescotti", "Natasha Sharygina"]}]}, {"DBLP title": "Lazy proofs for DPLL(T)-based SMT solvers.", "DBLP authors": ["Guy Katz", "Clark W. Barrett", "Cesare Tinelli", "Andrew Reynolds", "Liana Hadarean"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886666", "OA papers": [{"PaperId": "https://openalex.org/W4252433905", "PaperTitle": "Lazy proofs for DPLL(T)-based SMT solvers", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"New York University": 2.0, "University of Iowa": 2.0, "Synopsys (Switzerland)": 1.0}, "Authors": ["Guy Katz", "Clark Barrett", "Cesare Tinelli", "Andrew G. Reynolds", "Liana Hadarean"]}]}, {"DBLP title": "Verifiable hierarchical protocols with network invariants on parametric systems.", "DBLP authors": ["Opeoluwa Matthews", "Jesse D. Bingham", "Daniel J. Sorin"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886667", "OA papers": [{"PaperId": "https://openalex.org/W4238041321", "PaperTitle": "Verifiable hierarchical protocols with network invariants on parametric systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Opeoluwa Matthews", "Jesse Bingham", "Daniel J. Sorin"]}]}, {"DBLP title": "Modular specification and verification of a cache-coherent interface.", "DBLP authors": ["Kenneth L. McMillan"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886668", "OA papers": [{"PaperId": "https://openalex.org/W4241192608", "PaperTitle": "Modular specification and verification of a cache-coherent interface", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Kenneth L. McMillan"]}]}, {"DBLP title": "Proof certificates for SMT-based model checkers for infinite-state systems.", "DBLP authors": ["Alain Mebsout", "Cesare Tinelli"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886669", "OA papers": [{"PaperId": "https://openalex.org/W4230022168", "PaperTitle": "Proof certificates for SMT-based model checkers for infinite-state systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Alain Mebsout", "Cesare Tinelli"]}]}, {"DBLP title": "Routing under constraints.", "DBLP authors": ["Alexander Nadel"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886670", "OA papers": [{"PaperId": "https://openalex.org/W4241297471", "PaperTitle": "Routing under constraints", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Alexander Nadel"]}]}, {"DBLP title": "A consistency checker for memory subsystem traces.", "DBLP authors": ["Matthew Naylor", "Simon W. Moore", "Alan Mujumdar"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886671", "OA papers": [{"PaperId": "https://openalex.org/W4246766123", "PaperTitle": "A consistency checker for memory subsystem traces", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cambridge": 3.0}, "Authors": ["Matthew J. Naylor", "Simon Christopher Moore", "Alan Mujumdar"]}]}, {"DBLP title": "Hybrid partial order reduction with under-approximate dynamic points-to and determinacy information.", "DBLP authors": ["Pavel Par\u00edzek"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886672", "OA papers": [{"PaperId": "https://openalex.org/W4250865689", "PaperTitle": "Hybrid partial order reduction with under-approximate dynamic points-to and determinacy information", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pavel Parizek"]}]}, {"DBLP title": "Formal verification of division and square root implementations, an Oracle report.", "DBLP authors": ["David L. Rager", "Jo C. Ebergen", "Dmitry Nadezhin", "Austin Lee", "Cuong Kim Chau", "Ben Selfridge"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886673", "OA papers": [{"PaperId": "https://openalex.org/W4234558401", "PaperTitle": "Formal verification of division and square root implementations, an Oracle report", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["David L. Rager", "Jo C. Ebergen", "Dmitry Yu. Nadezhin", "Austin Lee", "Cuong K. Chau", "Ben Selfridge"]}]}, {"DBLP title": "Integrating proxy theories and numeric model lifting for floating-point arithmetic.", "DBLP authors": ["Jaideep Ramachandran", "Thomas Wahl"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886674", "OA papers": [{"PaperId": "https://openalex.org/W4243133210", "PaperTitle": "Integrating proxy theories and numeric model lifting for floating-point arithmetic", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Jaideep Ramachandran", "Thomas I. Wahl"]}]}, {"DBLP title": "Trustworthy specifications of ARM\u00ae v8-A and v8-M system level architecture.", "DBLP authors": ["Alastair Reid"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886675", "OA papers": [{"PaperId": "https://openalex.org/W4239031877", "PaperTitle": "Trustworthy specifications of ARM\u00ae v8-A and v8-M system level architecture", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Alastair Reid"]}]}, {"DBLP title": "Equivalence checking using Gr\u00f6bner bases.", "DBLP authors": ["Amr A. R. Sayed-Ahmed", "Daniel Gro\u00dfe", "Mathias Soeken", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886676", "OA papers": [{"PaperId": "https://openalex.org/W4253715966", "PaperTitle": "Equivalence checking using Gr\u00f6bner bases", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Amr Sayed-Ahmed", "Daniel Gro\u00dfe", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "Accurate ICP-based floating-point reasoning.", "DBLP authors": ["Karsten Scheibler", "Felix Neubauer", "Ahmed Mahdi", "Martin Fr\u00e4nzle", "Tino Teige", "Tom Bienm\u00fcller", "Detlef Fehrer", "Bernd Becker"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886677", "OA papers": [{"PaperId": "https://openalex.org/W4251827013", "PaperTitle": "Accurate ICP-based floating-point reasoning", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Karsten Scheibler", "Felix Neubauer", "Ahmed Sahib Mahdi", "Martin Fr\u00e4nzle", "Tino Teige", "Tom Bienm\u00fcller", "Detlef Fehrer", "Bernd Becker"]}]}, {"DBLP title": "SWAPPER: A framework for automatic generation of formula simplifiers based on conditional rewrite rules.", "DBLP authors": ["Rohit Singh", "Armando Solar-Lezama"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886678", "OA papers": [{"PaperId": "https://openalex.org/W4243435342", "PaperTitle": "SWAPPER: A framework for automatic generation of formula simplifiers based on conditional rewrite rules", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Rohit Singh", "Armando Solar-Lezama"]}]}, {"DBLP title": "Lazy sequentialization for TSO and PSO via shared memory abstractions.", "DBLP authors": ["Ermenegildo Tomasco", "Truc L. Nguyen", "Omar Inverso", "Bernd Fischer", "Salvatore La Torre", "Gennaro Parlato"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886679", "OA papers": [{"PaperId": "https://openalex.org/W4235848117", "PaperTitle": "Lazy sequentialization for TSO and PSO via shared memory abstractions", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Ermenegildo Tomasco", "Truc T. Nguyen", "Omar Inverso", "Bernd Fischer", "Salvatore La Torre", "Gennaro Parlato"]}]}, {"DBLP title": "Combining requirement mining, software model checking and simulation-based verification for industrial automotive systems.", "DBLP authors": ["Tomoya Yamaguchi", "Tomoyuki Kaga", "Alexandre Donz\u00e9", "Sanjit A. Seshia"], "year": 2016, "doi": "https://doi.org/10.1109/FMCAD.2016.7886680", "OA papers": [{"PaperId": "https://openalex.org/W4233503810", "PaperTitle": "Combining requirement mining, software model checking and simulation-based verification for industrial automotive systems", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Tomoya Yamaguchi", "Tomoyuki Kaga", "Alexandre Donz\u00e9", "Sanjit A. Seshia"]}]}]