/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sat Jul 16 03:09:59 2016
 *                 Full Compile MD5 Checksum  c67432c6c20f2afbcffe6eac2d8ee82b
 *                     (minus title and desc)
 *                 MD5 Checksum               4f55c4aac1500ad6cc55490046d0d006
 *
 * lock_release:   r15414
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__

/***************************************************************************
 *XPT_WDMA_DESC_DONE_INTR_L2 - L2 Descriptor Done Interrupts
 ***************************************************************************/
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS 0x00a68300 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET  0x00a68304 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR 0x00a68308 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS 0x00a6830c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET 0x00a68310 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR 0x00a68314 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS 0x00a68318 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET  0x00a6831c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR 0x00a68320 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS 0x00a68324 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET 0x00a68328 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR 0x00a6832c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS 0x00a68330 /* [RO] SCPU interrupt Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET 0x00a68334 /* [WO] SCPU interrupt Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR 0x00a68338 /* [WO] SCPU interrupt Clear Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS 0x00a6833c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET 0x00a68340 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR 0x00a68344 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_SET :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_SET_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_31_INTR [31:31] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_30_INTR [30:30] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_29_INTR [29:29] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_28_INTR [28:28] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_27_INTR [27:27] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_26_INTR [26:26] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_25_INTR [25:25] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_24_INTR [24:24] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_23_INTR [23:23] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_22_INTR [22:22] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_21_INTR [21:21] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_20_INTR [20:20] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_19_INTR [19:19] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_18_INTR [18:18] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_17_INTR [17:17] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_16_INTR [16:16] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_15_INTR [15:15] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_14_INTR [14:14] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_13_INTR [13:13] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_12_INTR [12:12] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_11_INTR [11:11] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_10_INTR [10:10] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_09_INTR [09:09] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_08_INTR [08:08] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_07_INTR [07:07] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_06_INTR [06:06] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_05_INTR [05:05] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_04_INTR [04:04] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_03_INTR [03:03] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_02_INTR [02:02] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_01_INTR [01:01] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_WDMA_DESC_DONE_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_CHAN_00_INTR [00:00] */
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_CLEAR_WDMA_CHAN_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_WDMA_DESC_DONE_INTR_L2_H__ */

/* End of File */
