module shiftdivide(data_in,div,quotient,clk,start);
input[3:0] data_in;
input[3:0] div;
output reg [3:0] quotient;
input clk;
input start;
reg[3:0] temp;
reg[3:0] reminder;

always@(start)
 begin
    always@(posedge clk)
     begin
	     quotient=data_in>>>1;
		  end
end 
endmodule