#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12e6621c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e675c40 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x12e6ac400 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x130050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e6b5680_0 .net "in", 31 0, o0x130050010;  0 drivers
v0x12e6bf610_0 .var "out", 31 0;
S_0x12e6ab1b0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6bf6d0_0 .net "clk", 0 0, o0x1300500d0;  0 drivers
o0x130050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e6bf770_0 .net "data_address", 31 0, o0x130050100;  0 drivers
o0x130050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6bf820_0 .net "data_read", 0 0, o0x130050130;  0 drivers
v0x12e6bf8d0_0 .var "data_readdata", 31 0;
o0x130050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6bf980_0 .net "data_write", 0 0, o0x130050190;  0 drivers
o0x1300501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e6bfa60_0 .net "data_writedata", 31 0, o0x1300501c0;  0 drivers
S_0x12e696ec0 .scope module, "j_tb" "j_tb" 6 1;
 .timescale 0 0;
v0x12e6cc310_0 .net "active", 0 0, L_0x12e6d5020;  1 drivers
v0x12e6cc3c0_0 .var "clk", 0 0;
v0x12e6cc4d0_0 .var "clk_enable", 0 0;
v0x12e6cc560_0 .net "data_address", 31 0, v0x12e6ca2f0_0;  1 drivers
v0x12e6cc5f0_0 .net "data_read", 0 0, L_0x12e6d4660;  1 drivers
v0x12e6cc680_0 .var "data_readdata", 31 0;
v0x12e6cc710_0 .net "data_write", 0 0, L_0x12e6d40f0;  1 drivers
v0x12e6cc7a0_0 .net "data_writedata", 31 0, v0x12e6c3100_0;  1 drivers
v0x12e6cc870_0 .net "instr_address", 31 0, L_0x12e6d5150;  1 drivers
v0x12e6cc980_0 .var "instr_readdata", 31 0;
v0x12e6cca10_0 .net "register_v0", 31 0, L_0x12e6d29a0;  1 drivers
v0x12e6ccae0_0 .var "reset", 0 0;
S_0x12e6bfba0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x12e696ec0;
 .timescale 0 0;
v0x12e6bfd70_0 .var "curr_addr", 31 0;
v0x12e6bfe30_0 .var "imm", 15 0;
v0x12e6bfee0_0 .var "imm_instr", 31 0;
v0x12e6bffa0_0 .var "j_addr", 25 0;
v0x12e6c0050_0 .var "opcode", 5 0;
v0x12e6c0140_0 .var "rs", 4 0;
v0x12e6c01f0_0 .var "rt", 4 0;
v0x12e6c02a0_0 .var "tmp", 31 0;
E_0x12e6b5e20 .event posedge, v0x12e6c3410_0;
S_0x12e6c0350 .scope module, "dut" "mips_cpu_harvard" 6 107, 7 1 0, S_0x12e696ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12e6cdb60 .functor OR 1, L_0x12e6cd810, L_0x12e6cda20, C4<0>, C4<0>;
L_0x12e6cdc50 .functor BUFZ 1, L_0x12e6cd300, C4<0>, C4<0>, C4<0>;
L_0x12e6ce080 .functor AND 1, L_0x12e6cd300, L_0x12e6ce1d0, C4<1>, C4<1>;
L_0x12e6ce350 .functor OR 1, L_0x12e6ce080, L_0x12e6ce0f0, C4<0>, C4<0>;
L_0x12e6ce480 .functor OR 1, L_0x12e6ce350, L_0x12e6cdf00, C4<0>, C4<0>;
L_0x12e6ce5a0 .functor OR 1, L_0x12e6ce480, L_0x12e6cf840, C4<0>, C4<0>;
L_0x12e6ce650 .functor OR 1, L_0x12e6ce5a0, L_0x12e6cf2d0, C4<0>, C4<0>;
L_0x12e6cf1e0 .functor AND 1, L_0x12e6cecf0, L_0x12e6cee10, C4<1>, C4<1>;
L_0x12e6cf2d0 .functor OR 1, L_0x12e6cea90, L_0x12e6cf1e0, C4<0>, C4<0>;
L_0x12e6cf840 .functor AND 1, L_0x12e6cefc0, L_0x12e6cf4f0, C4<1>, C4<1>;
L_0x12e6cfda0 .functor OR 1, L_0x12e6cf6e0, L_0x12e6cfa10, C4<0>, C4<0>;
L_0x12e6cde20 .functor OR 1, L_0x12e6d0190, L_0x12e6d0440, C4<0>, C4<0>;
L_0x12e6d0770 .functor AND 1, L_0x12e6cfc60, L_0x12e6cde20, C4<1>, C4<1>;
L_0x12e6d0970 .functor OR 1, L_0x12e6d0600, L_0x12e6d0ab0, C4<0>, C4<0>;
L_0x12e6d0e00 .functor OR 1, L_0x12e6d0970, L_0x12e6d0ce0, C4<0>, C4<0>;
L_0x12e6d0860 .functor AND 1, L_0x12e6cd300, L_0x12e6d0e00, C4<1>, C4<1>;
L_0x12e6d0b90 .functor AND 1, L_0x12e6cd300, L_0x12e6d0ff0, C4<1>, C4<1>;
L_0x12e6d0eb0 .functor AND 1, L_0x12e6cd300, L_0x12e6cf0c0, C4<1>, C4<1>;
L_0x12e6d1ab0 .functor AND 1, v0x12e6ca1d0_0, v0x12e6cc010_0, C4<1>, C4<1>;
L_0x12e6d1b20 .functor AND 1, L_0x12e6d1ab0, L_0x12e6ce650, C4<1>, C4<1>;
L_0x12e6d1c50 .functor OR 1, L_0x12e6cf2d0, L_0x12e6cf840, C4<0>, C4<0>;
L_0x12e6d2a10 .functor BUFZ 32, L_0x12e6d2600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e6d2b00 .functor BUFZ 32, L_0x12e6d28b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e6d3a70 .functor AND 1, v0x12e6cc4d0_0, L_0x12e6d0860, C4<1>, C4<1>;
L_0x12e6d3ae0 .functor AND 1, L_0x12e6d3a70, v0x12e6ca1d0_0, C4<1>, C4<1>;
L_0x12e6d2320 .functor AND 1, L_0x12e6d3ae0, L_0x12e6d3cc0, C4<1>, C4<1>;
L_0x12e6d3fa0 .functor AND 1, v0x12e6ca1d0_0, v0x12e6cc010_0, C4<1>, C4<1>;
L_0x12e6d40f0 .functor AND 1, L_0x12e6d3fa0, L_0x12e6ce820, C4<1>, C4<1>;
L_0x12e6d3d60 .functor OR 1, L_0x12e6d41a0, L_0x12e6d4240, C4<0>, C4<0>;
L_0x12e6d45f0 .functor AND 1, L_0x12e6d3d60, L_0x12e6d3e50, C4<1>, C4<1>;
L_0x12e6d4660 .functor OR 1, L_0x12e6cdf00, L_0x12e6d45f0, C4<0>, C4<0>;
L_0x12e6d5020 .functor BUFZ 1, v0x12e6ca1d0_0, C4<0>, C4<0>, C4<0>;
L_0x12e6d5150 .functor BUFZ 32, v0x12e6ca260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e6c54a0_0 .net *"_ivl_100", 31 0, L_0x12e6cf450;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c5530_0 .net *"_ivl_103", 25 0, L_0x1300884d8;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c55c0_0 .net/2u *"_ivl_104", 31 0, L_0x130088520;  1 drivers
v0x12e6c5650_0 .net *"_ivl_106", 0 0, L_0x12e6cefc0;  1 drivers
v0x12e6c56e0_0 .net *"_ivl_109", 5 0, L_0x12e6cf640;  1 drivers
L_0x130088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12e6c5780_0 .net/2u *"_ivl_110", 5 0, L_0x130088568;  1 drivers
v0x12e6c5830_0 .net *"_ivl_112", 0 0, L_0x12e6cf4f0;  1 drivers
v0x12e6c58d0_0 .net *"_ivl_116", 31 0, L_0x12e6cf970;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c5980_0 .net *"_ivl_119", 25 0, L_0x1300885b0;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12e6c5a90_0 .net/2u *"_ivl_12", 5 0, L_0x1300880a0;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e6c5b40_0 .net/2u *"_ivl_120", 31 0, L_0x1300885f8;  1 drivers
v0x12e6c5bf0_0 .net *"_ivl_122", 0 0, L_0x12e6cf6e0;  1 drivers
v0x12e6c5c90_0 .net *"_ivl_124", 31 0, L_0x12e6cfb80;  1 drivers
L_0x130088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c5d40_0 .net *"_ivl_127", 25 0, L_0x130088640;  1 drivers
L_0x130088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e6c5df0_0 .net/2u *"_ivl_128", 31 0, L_0x130088688;  1 drivers
v0x12e6c5ea0_0 .net *"_ivl_130", 0 0, L_0x12e6cfa10;  1 drivers
v0x12e6c5f40_0 .net *"_ivl_134", 31 0, L_0x12e6cfef0;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c60d0_0 .net *"_ivl_137", 25 0, L_0x1300886d0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c6160_0 .net/2u *"_ivl_138", 31 0, L_0x130088718;  1 drivers
v0x12e6c6210_0 .net *"_ivl_140", 0 0, L_0x12e6cfc60;  1 drivers
v0x12e6c62b0_0 .net *"_ivl_143", 5 0, L_0x12e6d02a0;  1 drivers
L_0x130088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12e6c6360_0 .net/2u *"_ivl_144", 5 0, L_0x130088760;  1 drivers
v0x12e6c6410_0 .net *"_ivl_146", 0 0, L_0x12e6d0190;  1 drivers
v0x12e6c64b0_0 .net *"_ivl_149", 5 0, L_0x12e6d0560;  1 drivers
L_0x1300887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12e6c6560_0 .net/2u *"_ivl_150", 5 0, L_0x1300887a8;  1 drivers
v0x12e6c6610_0 .net *"_ivl_152", 0 0, L_0x12e6d0440;  1 drivers
v0x12e6c66b0_0 .net *"_ivl_155", 0 0, L_0x12e6cde20;  1 drivers
v0x12e6c6750_0 .net *"_ivl_159", 1 0, L_0x12e6d08d0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12e6c6800_0 .net/2u *"_ivl_16", 5 0, L_0x1300880e8;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12e6c68b0_0 .net/2u *"_ivl_160", 1 0, L_0x1300887f0;  1 drivers
v0x12e6c6960_0 .net *"_ivl_162", 0 0, L_0x12e6d0600;  1 drivers
L_0x130088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12e6c6a00_0 .net/2u *"_ivl_164", 5 0, L_0x130088838;  1 drivers
v0x12e6c6ab0_0 .net *"_ivl_166", 0 0, L_0x12e6d0ab0;  1 drivers
v0x12e6c5fe0_0 .net *"_ivl_169", 0 0, L_0x12e6d0970;  1 drivers
L_0x130088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12e6c6d40_0 .net/2u *"_ivl_170", 5 0, L_0x130088880;  1 drivers
v0x12e6c6dd0_0 .net *"_ivl_172", 0 0, L_0x12e6d0ce0;  1 drivers
v0x12e6c6e60_0 .net *"_ivl_175", 0 0, L_0x12e6d0e00;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12e6c6ef0_0 .net/2u *"_ivl_178", 5 0, L_0x1300888c8;  1 drivers
v0x12e6c6f90_0 .net *"_ivl_180", 0 0, L_0x12e6d0ff0;  1 drivers
L_0x130088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12e6c7030_0 .net/2u *"_ivl_184", 5 0, L_0x130088910;  1 drivers
v0x12e6c70e0_0 .net *"_ivl_186", 0 0, L_0x12e6cf0c0;  1 drivers
L_0x130088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12e6c7180_0 .net/2u *"_ivl_194", 4 0, L_0x130088958;  1 drivers
v0x12e6c7230_0 .net *"_ivl_197", 4 0, L_0x12e6d16e0;  1 drivers
v0x12e6c72e0_0 .net *"_ivl_199", 4 0, L_0x12e6d1570;  1 drivers
v0x12e6c7390_0 .net *"_ivl_20", 31 0, L_0x12e6cd670;  1 drivers
v0x12e6c7440_0 .net *"_ivl_200", 4 0, L_0x12e6d1610;  1 drivers
v0x12e6c74f0_0 .net *"_ivl_205", 0 0, L_0x12e6d1ab0;  1 drivers
v0x12e6c7590_0 .net *"_ivl_209", 0 0, L_0x12e6d1c50;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12e6c7630_0 .net/2u *"_ivl_210", 31 0, L_0x1300889a0;  1 drivers
v0x12e6c76e0_0 .net *"_ivl_212", 31 0, L_0x12e6d0c40;  1 drivers
v0x12e6c7790_0 .net *"_ivl_214", 31 0, L_0x12e6d1780;  1 drivers
v0x12e6c7840_0 .net *"_ivl_216", 31 0, L_0x12e6d1ff0;  1 drivers
v0x12e6c78f0_0 .net *"_ivl_218", 31 0, L_0x12e6d1eb0;  1 drivers
v0x12e6c79a0_0 .net *"_ivl_227", 0 0, L_0x12e6d3a70;  1 drivers
v0x12e6c7a40_0 .net *"_ivl_229", 0 0, L_0x12e6d3ae0;  1 drivers
L_0x130088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c7ae0_0 .net *"_ivl_23", 25 0, L_0x130088130;  1 drivers
v0x12e6c7b90_0 .net *"_ivl_230", 31 0, L_0x12e6d3c20;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c7c40_0 .net *"_ivl_233", 30 0, L_0x130088ac0;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e6c7cf0_0 .net/2u *"_ivl_234", 31 0, L_0x130088b08;  1 drivers
v0x12e6c7da0_0 .net *"_ivl_236", 0 0, L_0x12e6d3cc0;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e6c7e40_0 .net/2u *"_ivl_24", 31 0, L_0x130088178;  1 drivers
v0x12e6c7ef0_0 .net *"_ivl_241", 0 0, L_0x12e6d3fa0;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12e6c7f90_0 .net/2u *"_ivl_244", 5 0, L_0x130088b50;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12e6c8040_0 .net/2u *"_ivl_248", 5 0, L_0x130088b98;  1 drivers
v0x12e6c80f0_0 .net *"_ivl_255", 0 0, L_0x12e6d3e50;  1 drivers
v0x12e6c6b50_0 .net *"_ivl_257", 0 0, L_0x12e6d45f0;  1 drivers
v0x12e6c6bf0_0 .net *"_ivl_26", 0 0, L_0x12e6cd810;  1 drivers
v0x12e6c6c90_0 .net *"_ivl_261", 15 0, L_0x12e6d4a90;  1 drivers
v0x12e6c8180_0 .net *"_ivl_262", 17 0, L_0x12e6d4320;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6c8230_0 .net *"_ivl_265", 1 0, L_0x130088c28;  1 drivers
v0x12e6c82e0_0 .net *"_ivl_268", 15 0, L_0x12e6d4d40;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6c8390_0 .net *"_ivl_270", 1 0, L_0x130088c70;  1 drivers
v0x12e6c8440_0 .net *"_ivl_273", 0 0, L_0x12e6d4c70;  1 drivers
L_0x130088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12e6c84f0_0 .net/2u *"_ivl_274", 13 0, L_0x130088cb8;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c85a0_0 .net/2u *"_ivl_276", 13 0, L_0x130088d00;  1 drivers
v0x12e6c8650_0 .net *"_ivl_278", 13 0, L_0x12e6d4de0;  1 drivers
v0x12e6c8700_0 .net *"_ivl_28", 31 0, L_0x12e6cd930;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c87b0_0 .net *"_ivl_31", 25 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e6c8860_0 .net/2u *"_ivl_32", 31 0, L_0x130088208;  1 drivers
v0x12e6c8910_0 .net *"_ivl_34", 0 0, L_0x12e6cda20;  1 drivers
v0x12e6c89b0_0 .net *"_ivl_4", 31 0, L_0x12e6cd1d0;  1 drivers
v0x12e6c8a60_0 .net *"_ivl_41", 2 0, L_0x12e6cdd00;  1 drivers
L_0x130088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12e6c8b10_0 .net/2u *"_ivl_42", 2 0, L_0x130088250;  1 drivers
v0x12e6c8bc0_0 .net *"_ivl_47", 2 0, L_0x12e6cdfe0;  1 drivers
L_0x130088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12e6c8c70_0 .net/2u *"_ivl_48", 2 0, L_0x130088298;  1 drivers
v0x12e6c8d20_0 .net *"_ivl_53", 0 0, L_0x12e6ce1d0;  1 drivers
v0x12e6c8dc0_0 .net *"_ivl_55", 0 0, L_0x12e6ce080;  1 drivers
v0x12e6c8e60_0 .net *"_ivl_57", 0 0, L_0x12e6ce350;  1 drivers
v0x12e6c8f00_0 .net *"_ivl_59", 0 0, L_0x12e6ce480;  1 drivers
v0x12e6c8fa0_0 .net *"_ivl_61", 0 0, L_0x12e6ce5a0;  1 drivers
v0x12e6c9040_0 .net *"_ivl_65", 2 0, L_0x12e6ce760;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12e6c90f0_0 .net/2u *"_ivl_66", 2 0, L_0x1300882e0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c91a0_0 .net *"_ivl_7", 25 0, L_0x130088010;  1 drivers
v0x12e6c9250_0 .net *"_ivl_70", 31 0, L_0x12e6ce9f0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c9300_0 .net *"_ivl_73", 25 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e6c93b0_0 .net/2u *"_ivl_74", 31 0, L_0x130088370;  1 drivers
v0x12e6c9460_0 .net *"_ivl_76", 0 0, L_0x12e6cea90;  1 drivers
v0x12e6c9500_0 .net *"_ivl_78", 31 0, L_0x12e6cec50;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c95b0_0 .net/2u *"_ivl_8", 31 0, L_0x130088058;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c9660_0 .net *"_ivl_81", 25 0, L_0x1300883b8;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e6c9710_0 .net/2u *"_ivl_82", 31 0, L_0x130088400;  1 drivers
v0x12e6c97c0_0 .net *"_ivl_84", 0 0, L_0x12e6cecf0;  1 drivers
v0x12e6c9860_0 .net *"_ivl_87", 0 0, L_0x12e6cebb0;  1 drivers
v0x12e6c9910_0 .net *"_ivl_88", 31 0, L_0x12e6ceec0;  1 drivers
L_0x130088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c99c0_0 .net *"_ivl_91", 30 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e6c9a70_0 .net/2u *"_ivl_92", 31 0, L_0x130088490;  1 drivers
v0x12e6c9b20_0 .net *"_ivl_94", 0 0, L_0x12e6cee10;  1 drivers
v0x12e6c9bc0_0 .net *"_ivl_97", 0 0, L_0x12e6cf1e0;  1 drivers
v0x12e6c9c60_0 .net "active", 0 0, L_0x12e6d5020;  alias, 1 drivers
v0x12e6c9d00_0 .net "alu_op1", 31 0, L_0x12e6d2a10;  1 drivers
v0x12e6c9da0_0 .net "alu_op2", 31 0, L_0x12e6d2b00;  1 drivers
v0x12e6c9e40_0 .net "alui_instr", 0 0, L_0x12e6ce0f0;  1 drivers
v0x12e6c9ee0_0 .net "b_flag", 0 0, v0x12e6c0fc0_0;  1 drivers
v0x12e6c9f90_0 .net "b_imm", 17 0, L_0x12e6d4b50;  1 drivers
v0x12e6ca020_0 .net "b_offset", 31 0, L_0x12e6d4f40;  1 drivers
v0x12e6ca0b0_0 .net "clk", 0 0, v0x12e6cc3c0_0;  1 drivers
v0x12e6ca140_0 .net "clk_enable", 0 0, v0x12e6cc4d0_0;  1 drivers
v0x12e6ca1d0_0 .var "cpu_active", 0 0;
v0x12e6ca260_0 .var "curr_addr", 31 0;
v0x12e6ca2f0_0 .var "data_address", 31 0;
v0x12e6ca390_0 .net "data_read", 0 0, L_0x12e6d4660;  alias, 1 drivers
v0x12e6ca430_0 .net "data_readdata", 31 0, v0x12e6cc680_0;  1 drivers
v0x12e6ca510_0 .net "data_write", 0 0, L_0x12e6d40f0;  alias, 1 drivers
v0x12e6ca5b0_0 .net "data_writedata", 31 0, v0x12e6c3100_0;  alias, 1 drivers
v0x12e6ca650_0 .var "delay_slot", 31 0;
v0x12e6ca6f0_0 .net "effective_addr", 31 0, v0x12e6c1380_0;  1 drivers
v0x12e6ca790_0 .net "funct_code", 5 0, L_0x12e6cd130;  1 drivers
v0x12e6ca840_0 .net "hi_out", 31 0, v0x12e6c34c0_0;  1 drivers
v0x12e6ca900_0 .net "hl_reg_enable", 0 0, L_0x12e6d2320;  1 drivers
v0x12e6ca9d0_0 .net "instr_address", 31 0, L_0x12e6d5150;  alias, 1 drivers
v0x12e6caa70_0 .net "instr_opcode", 5 0, L_0x12e6ccfd0;  1 drivers
v0x12e6cab10_0 .net "instr_readdata", 31 0, v0x12e6cc980_0;  1 drivers
v0x12e6cabe0_0 .net "j_imm", 0 0, L_0x12e6cfda0;  1 drivers
v0x12e6cac80_0 .net "j_reg", 0 0, L_0x12e6d0770;  1 drivers
v0x12e6cad20_0 .net "link_const", 0 0, L_0x12e6cf2d0;  1 drivers
v0x12e6cadc0_0 .net "link_reg", 0 0, L_0x12e6cf840;  1 drivers
v0x12e6cae60_0 .net "lo_out", 31 0, v0x12e6c3bf0_0;  1 drivers
v0x12e6caf00_0 .net "load_data", 31 0, v0x12e6c2470_0;  1 drivers
v0x12e6cafb0_0 .net "load_instr", 0 0, L_0x12e6cdf00;  1 drivers
v0x12e6cb040_0 .net "lw", 0 0, L_0x12e6cd420;  1 drivers
v0x12e6cb0e0_0 .net "mfhi", 0 0, L_0x12e6d0b90;  1 drivers
v0x12e6cb180_0 .net "mflo", 0 0, L_0x12e6d0eb0;  1 drivers
v0x12e6cb220_0 .net "movefrom", 0 0, L_0x12e6cdb60;  1 drivers
v0x12e6cb2c0_0 .net "muldiv", 0 0, L_0x12e6d0860;  1 drivers
v0x12e6cb360_0 .var "next_delay_slot", 31 0;
v0x12e6cb410_0 .net "partial_store", 0 0, L_0x12e6d3d60;  1 drivers
v0x12e6cb4b0_0 .net "r_format", 0 0, L_0x12e6cd300;  1 drivers
v0x12e6cb550_0 .net "reg_a_read_data", 31 0, L_0x12e6d2600;  1 drivers
v0x12e6cb610_0 .net "reg_a_read_index", 4 0, L_0x12e6d1490;  1 drivers
v0x12e6cb6c0_0 .net "reg_b_read_data", 31 0, L_0x12e6d28b0;  1 drivers
v0x12e6cb750_0 .net "reg_b_read_index", 4 0, L_0x12e6d10d0;  1 drivers
v0x12e6cb810_0 .net "reg_dst", 0 0, L_0x12e6cdc50;  1 drivers
v0x12e6cb8a0_0 .net "reg_write", 0 0, L_0x12e6ce650;  1 drivers
v0x12e6cb940_0 .net "reg_write_data", 31 0, L_0x12e6d2280;  1 drivers
v0x12e6cba00_0 .net "reg_write_enable", 0 0, L_0x12e6d1b20;  1 drivers
v0x12e6cbab0_0 .net "reg_write_index", 4 0, L_0x12e6d1950;  1 drivers
v0x12e6cbb60_0 .net "register_v0", 31 0, L_0x12e6d29a0;  alias, 1 drivers
v0x12e6cbc10_0 .net "reset", 0 0, v0x12e6ccae0_0;  1 drivers
v0x12e6cbca0_0 .net "result", 31 0, v0x12e6c17d0_0;  1 drivers
v0x12e6cbd50_0 .net "result_hi", 31 0, v0x12e6c1170_0;  1 drivers
v0x12e6cbe20_0 .net "result_lo", 31 0, v0x12e6c12d0_0;  1 drivers
v0x12e6cbef0_0 .net "sb", 0 0, L_0x12e6d41a0;  1 drivers
v0x12e6cbf80_0 .net "sh", 0 0, L_0x12e6d4240;  1 drivers
v0x12e6cc010_0 .var "state", 0 0;
v0x12e6cc0b0_0 .net "store_instr", 0 0, L_0x12e6ce820;  1 drivers
v0x12e6cc150_0 .net "sw", 0 0, L_0x12e6cd590;  1 drivers
E_0x12e6c06a0/0 .event edge, v0x12e6c0fc0_0, v0x12e6ca650_0, v0x12e6ca020_0, v0x12e6cabe0_0;
E_0x12e6c06a0/1 .event edge, v0x12e6c1220_0, v0x12e6cac80_0, v0x12e6c48b0_0;
E_0x12e6c06a0 .event/or E_0x12e6c06a0/0, E_0x12e6c06a0/1;
E_0x12e6c0710 .event edge, v0x12e6c2de0_0, v0x12e6c1380_0;
L_0x12e6ccfd0 .part v0x12e6cc980_0, 26, 6;
L_0x12e6cd130 .part v0x12e6cc980_0, 0, 6;
L_0x12e6cd1d0 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x130088010;
L_0x12e6cd300 .cmp/eq 32, L_0x12e6cd1d0, L_0x130088058;
L_0x12e6cd420 .cmp/eq 6, L_0x12e6ccfd0, L_0x1300880a0;
L_0x12e6cd590 .cmp/eq 6, L_0x12e6ccfd0, L_0x1300880e8;
L_0x12e6cd670 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x130088130;
L_0x12e6cd810 .cmp/eq 32, L_0x12e6cd670, L_0x130088178;
L_0x12e6cd930 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x1300881c0;
L_0x12e6cda20 .cmp/eq 32, L_0x12e6cd930, L_0x130088208;
L_0x12e6cdd00 .part L_0x12e6ccfd0, 3, 3;
L_0x12e6cdf00 .cmp/eq 3, L_0x12e6cdd00, L_0x130088250;
L_0x12e6cdfe0 .part L_0x12e6ccfd0, 3, 3;
L_0x12e6ce0f0 .cmp/eq 3, L_0x12e6cdfe0, L_0x130088298;
L_0x12e6ce1d0 .reduce/nor L_0x12e6d0860;
L_0x12e6ce760 .part L_0x12e6ccfd0, 3, 3;
L_0x12e6ce820 .cmp/eq 3, L_0x12e6ce760, L_0x1300882e0;
L_0x12e6ce9f0 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x130088328;
L_0x12e6cea90 .cmp/eq 32, L_0x12e6ce9f0, L_0x130088370;
L_0x12e6cec50 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x1300883b8;
L_0x12e6cecf0 .cmp/eq 32, L_0x12e6cec50, L_0x130088400;
L_0x12e6cebb0 .part v0x12e6cc980_0, 20, 1;
L_0x12e6ceec0 .concat [ 1 31 0 0], L_0x12e6cebb0, L_0x130088448;
L_0x12e6cee10 .cmp/eq 32, L_0x12e6ceec0, L_0x130088490;
L_0x12e6cf450 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x1300884d8;
L_0x12e6cefc0 .cmp/eq 32, L_0x12e6cf450, L_0x130088520;
L_0x12e6cf640 .part v0x12e6cc980_0, 0, 6;
L_0x12e6cf4f0 .cmp/eq 6, L_0x12e6cf640, L_0x130088568;
L_0x12e6cf970 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x1300885b0;
L_0x12e6cf6e0 .cmp/eq 32, L_0x12e6cf970, L_0x1300885f8;
L_0x12e6cfb80 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x130088640;
L_0x12e6cfa10 .cmp/eq 32, L_0x12e6cfb80, L_0x130088688;
L_0x12e6cfef0 .concat [ 6 26 0 0], L_0x12e6ccfd0, L_0x1300886d0;
L_0x12e6cfc60 .cmp/eq 32, L_0x12e6cfef0, L_0x130088718;
L_0x12e6d02a0 .part v0x12e6cc980_0, 0, 6;
L_0x12e6d0190 .cmp/eq 6, L_0x12e6d02a0, L_0x130088760;
L_0x12e6d0560 .part v0x12e6cc980_0, 0, 6;
L_0x12e6d0440 .cmp/eq 6, L_0x12e6d0560, L_0x1300887a8;
L_0x12e6d08d0 .part L_0x12e6cd130, 3, 2;
L_0x12e6d0600 .cmp/eq 2, L_0x12e6d08d0, L_0x1300887f0;
L_0x12e6d0ab0 .cmp/eq 6, L_0x12e6cd130, L_0x130088838;
L_0x12e6d0ce0 .cmp/eq 6, L_0x12e6cd130, L_0x130088880;
L_0x12e6d0ff0 .cmp/eq 6, L_0x12e6cd130, L_0x1300888c8;
L_0x12e6cf0c0 .cmp/eq 6, L_0x12e6cd130, L_0x130088910;
L_0x12e6d1490 .part v0x12e6cc980_0, 21, 5;
L_0x12e6d10d0 .part v0x12e6cc980_0, 16, 5;
L_0x12e6d16e0 .part v0x12e6cc980_0, 11, 5;
L_0x12e6d1570 .part v0x12e6cc980_0, 16, 5;
L_0x12e6d1610 .functor MUXZ 5, L_0x12e6d1570, L_0x12e6d16e0, L_0x12e6cdc50, C4<>;
L_0x12e6d1950 .functor MUXZ 5, L_0x12e6d1610, L_0x130088958, L_0x12e6cf2d0, C4<>;
L_0x12e6d0c40 .arith/sum 32, v0x12e6ca650_0, L_0x1300889a0;
L_0x12e6d1780 .functor MUXZ 32, v0x12e6c17d0_0, v0x12e6c2470_0, L_0x12e6cdf00, C4<>;
L_0x12e6d1ff0 .functor MUXZ 32, L_0x12e6d1780, v0x12e6c3bf0_0, L_0x12e6d0eb0, C4<>;
L_0x12e6d1eb0 .functor MUXZ 32, L_0x12e6d1ff0, v0x12e6c34c0_0, L_0x12e6d0b90, C4<>;
L_0x12e6d2280 .functor MUXZ 32, L_0x12e6d1eb0, L_0x12e6d0c40, L_0x12e6d1c50, C4<>;
L_0x12e6d3c20 .concat [ 1 31 0 0], v0x12e6cc010_0, L_0x130088ac0;
L_0x12e6d3cc0 .cmp/eq 32, L_0x12e6d3c20, L_0x130088b08;
L_0x12e6d41a0 .cmp/eq 6, L_0x12e6ccfd0, L_0x130088b50;
L_0x12e6d4240 .cmp/eq 6, L_0x12e6ccfd0, L_0x130088b98;
L_0x12e6d3e50 .reduce/nor v0x12e6cc010_0;
L_0x12e6d4a90 .part v0x12e6cc980_0, 0, 16;
L_0x12e6d4320 .concat [ 16 2 0 0], L_0x12e6d4a90, L_0x130088c28;
L_0x12e6d4d40 .part L_0x12e6d4320, 0, 16;
L_0x12e6d4b50 .concat [ 2 16 0 0], L_0x130088c70, L_0x12e6d4d40;
L_0x12e6d4c70 .part L_0x12e6d4b50, 17, 1;
L_0x12e6d4de0 .functor MUXZ 14, L_0x130088d00, L_0x130088cb8, L_0x12e6d4c70, C4<>;
L_0x12e6d4f40 .concat [ 18 14 0 0], L_0x12e6d4b50, L_0x12e6d4de0;
S_0x12e6c0740 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12e6c0a90_0 .net *"_ivl_10", 15 0, L_0x12e6d3400;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c0b50_0 .net/2u *"_ivl_14", 15 0, L_0x130088a78;  1 drivers
v0x12e6c0c00_0 .net *"_ivl_17", 15 0, L_0x12e6d3540;  1 drivers
v0x12e6c0cc0_0 .net *"_ivl_5", 0 0, L_0x12e6d2d50;  1 drivers
v0x12e6c0d70_0 .net *"_ivl_6", 15 0, L_0x12e6d0340;  1 drivers
v0x12e6c0e60_0 .net *"_ivl_9", 15 0, L_0x12e6d3100;  1 drivers
v0x12e6c0f10_0 .net "addr_rt", 4 0, L_0x12e6d37b0;  1 drivers
v0x12e6c0fc0_0 .var "b_flag", 0 0;
v0x12e6c1060_0 .net "funct", 5 0, L_0x12e6d1d40;  1 drivers
v0x12e6c1170_0 .var "hi", 31 0;
v0x12e6c1220_0 .net "instructionword", 31 0, v0x12e6cc980_0;  alias, 1 drivers
v0x12e6c12d0_0 .var "lo", 31 0;
v0x12e6c1380_0 .var "memaddroffset", 31 0;
v0x12e6c1430_0 .var "multresult", 63 0;
v0x12e6c14e0_0 .net "op1", 31 0, L_0x12e6d2a10;  alias, 1 drivers
v0x12e6c1590_0 .net "op2", 31 0, L_0x12e6d2b00;  alias, 1 drivers
v0x12e6c1640_0 .net "opcode", 5 0, L_0x12e6d2cb0;  1 drivers
v0x12e6c17d0_0 .var "result", 31 0;
v0x12e6c1860_0 .net "shamt", 4 0, L_0x12e6d3710;  1 drivers
v0x12e6c1910_0 .net/s "sign_op1", 31 0, L_0x12e6d2a10;  alias, 1 drivers
v0x12e6c19d0_0 .net/s "sign_op2", 31 0, L_0x12e6d2b00;  alias, 1 drivers
v0x12e6c1a60_0 .net "simmediatedata", 31 0, L_0x12e6d34a0;  1 drivers
v0x12e6c1af0_0 .net "simmediatedatas", 31 0, L_0x12e6d34a0;  alias, 1 drivers
v0x12e6c1b80_0 .net "uimmediatedata", 31 0, L_0x12e6d35e0;  1 drivers
v0x12e6c1c10_0 .net "unsign_op1", 31 0, L_0x12e6d2a10;  alias, 1 drivers
v0x12e6c1ce0_0 .net "unsign_op2", 31 0, L_0x12e6d2b00;  alias, 1 drivers
v0x12e6c1dc0_0 .var "unsigned_result", 31 0;
E_0x12e6c0a00/0 .event edge, v0x12e6c1640_0, v0x12e6c14e0_0, v0x12e6c1a60_0, v0x12e6c1060_0;
E_0x12e6c0a00/1 .event edge, v0x12e6c1590_0, v0x12e6c1860_0, v0x12e6c1430_0, v0x12e6c0f10_0;
E_0x12e6c0a00/2 .event edge, v0x12e6c1b80_0, v0x12e6c1dc0_0;
E_0x12e6c0a00 .event/or E_0x12e6c0a00/0, E_0x12e6c0a00/1, E_0x12e6c0a00/2;
L_0x12e6d2cb0 .part v0x12e6cc980_0, 26, 6;
L_0x12e6d1d40 .part v0x12e6cc980_0, 0, 6;
L_0x12e6d2d50 .part v0x12e6cc980_0, 15, 1;
LS_0x12e6d0340_0_0 .concat [ 1 1 1 1], L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50;
LS_0x12e6d0340_0_4 .concat [ 1 1 1 1], L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50;
LS_0x12e6d0340_0_8 .concat [ 1 1 1 1], L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50;
LS_0x12e6d0340_0_12 .concat [ 1 1 1 1], L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50, L_0x12e6d2d50;
L_0x12e6d0340 .concat [ 4 4 4 4], LS_0x12e6d0340_0_0, LS_0x12e6d0340_0_4, LS_0x12e6d0340_0_8, LS_0x12e6d0340_0_12;
L_0x12e6d3100 .part v0x12e6cc980_0, 0, 16;
L_0x12e6d3400 .concat [ 16 0 0 0], L_0x12e6d3100;
L_0x12e6d34a0 .concat [ 16 16 0 0], L_0x12e6d3400, L_0x12e6d0340;
L_0x12e6d3540 .part v0x12e6cc980_0, 0, 16;
L_0x12e6d35e0 .concat [ 16 16 0 0], L_0x12e6d3540, L_0x130088a78;
L_0x12e6d3710 .part v0x12e6cc980_0, 6, 5;
L_0x12e6d37b0 .part v0x12e6cc980_0, 16, 5;
S_0x12e6c1f10 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12e6c21b0_0 .net "address", 31 0, v0x12e6c1380_0;  alias, 1 drivers
v0x12e6c2260_0 .net "datafromMem", 31 0, v0x12e6cc680_0;  alias, 1 drivers
v0x12e6c2300_0 .net "instr_word", 31 0, v0x12e6cc980_0;  alias, 1 drivers
v0x12e6c23d0_0 .net "opcode", 5 0, L_0x12e6d38b0;  1 drivers
v0x12e6c2470_0 .var "out_transformed", 31 0;
v0x12e6c2560_0 .net "regword", 31 0, L_0x12e6d28b0;  alias, 1 drivers
v0x12e6c2610_0 .net "whichbyte", 1 0, L_0x12e6d3950;  1 drivers
E_0x12e6c2150/0 .event edge, v0x12e6c23d0_0, v0x12e6c2260_0, v0x12e6c2610_0, v0x12e6c1220_0;
E_0x12e6c2150/1 .event edge, v0x12e6c2560_0;
E_0x12e6c2150 .event/or E_0x12e6c2150/0, E_0x12e6c2150/1;
L_0x12e6d38b0 .part v0x12e6cc980_0, 26, 6;
L_0x12e6d3950 .part v0x12e6c1380_0, 0, 2;
S_0x12e6c2740 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12e6c29e0_0 .net *"_ivl_1", 1 0, L_0x12e6d4850;  1 drivers
L_0x130088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12e6c2aa0_0 .net *"_ivl_5", 0 0, L_0x130088be0;  1 drivers
v0x12e6c2b50_0 .net "bytenum", 2 0, L_0x12e6d4500;  1 drivers
v0x12e6c2c10_0 .net "dataword", 31 0, v0x12e6cc680_0;  alias, 1 drivers
v0x12e6c2cd0_0 .net "eff_addr", 31 0, v0x12e6c1380_0;  alias, 1 drivers
v0x12e6c2de0_0 .net "opcode", 5 0, L_0x12e6ccfd0;  alias, 1 drivers
v0x12e6c2e70_0 .net "regbyte", 7 0, L_0x12e6d4930;  1 drivers
v0x12e6c2f20_0 .net "reghalfword", 15 0, L_0x12e6d49d0;  1 drivers
v0x12e6c2fd0_0 .net "regword", 31 0, L_0x12e6d28b0;  alias, 1 drivers
v0x12e6c3100_0 .var "storedata", 31 0;
E_0x12e6c2980/0 .event edge, v0x12e6c2de0_0, v0x12e6c2560_0, v0x12e6c2b50_0, v0x12e6c2e70_0;
E_0x12e6c2980/1 .event edge, v0x12e6c2260_0, v0x12e6c2f20_0;
E_0x12e6c2980 .event/or E_0x12e6c2980/0, E_0x12e6c2980/1;
L_0x12e6d4850 .part v0x12e6c1380_0, 0, 2;
L_0x12e6d4500 .concat [ 2 1 0 0], L_0x12e6d4850, L_0x130088be0;
L_0x12e6d4930 .part L_0x12e6d28b0, 0, 8;
L_0x12e6d49d0 .part L_0x12e6d28b0, 0, 16;
S_0x12e6c31d0 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12e6c3410_0 .net "clk", 0 0, v0x12e6cc3c0_0;  alias, 1 drivers
v0x12e6c34c0_0 .var "data", 31 0;
v0x12e6c3570_0 .net "data_in", 31 0, v0x12e6c1170_0;  alias, 1 drivers
v0x12e6c3640_0 .net "data_out", 31 0, v0x12e6c34c0_0;  alias, 1 drivers
v0x12e6c36e0_0 .net "enable", 0 0, L_0x12e6d2320;  alias, 1 drivers
v0x12e6c37c0_0 .net "reset", 0 0, v0x12e6ccae0_0;  alias, 1 drivers
S_0x12e6c38e0 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12e6c3b60_0 .net "clk", 0 0, v0x12e6cc3c0_0;  alias, 1 drivers
v0x12e6c3bf0_0 .var "data", 31 0;
v0x12e6c3c80_0 .net "data_in", 31 0, v0x12e6c12d0_0;  alias, 1 drivers
v0x12e6c3d50_0 .net "data_out", 31 0, v0x12e6c3bf0_0;  alias, 1 drivers
v0x12e6c3df0_0 .net "enable", 0 0, L_0x12e6d2320;  alias, 1 drivers
v0x12e6c3ec0_0 .net "reset", 0 0, v0x12e6ccae0_0;  alias, 1 drivers
S_0x12e6c3fd0 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x12e6c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12e6d2600 .functor BUFZ 32, L_0x12e6d2190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e6d28b0 .functor BUFZ 32, L_0x12e6d26f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e6c4c60_2 .array/port v0x12e6c4c60, 2;
L_0x12e6d29a0 .functor BUFZ 32, v0x12e6c4c60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e6c4300_0 .net *"_ivl_0", 31 0, L_0x12e6d2190;  1 drivers
v0x12e6c43c0_0 .net *"_ivl_10", 6 0, L_0x12e6d2790;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6c4460_0 .net *"_ivl_13", 1 0, L_0x130088a30;  1 drivers
v0x12e6c4500_0 .net *"_ivl_2", 6 0, L_0x12e6d24e0;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6c45b0_0 .net *"_ivl_5", 1 0, L_0x1300889e8;  1 drivers
v0x12e6c46a0_0 .net *"_ivl_8", 31 0, L_0x12e6d26f0;  1 drivers
v0x12e6c4750_0 .net "r_clk", 0 0, v0x12e6cc3c0_0;  alias, 1 drivers
v0x12e6c4820_0 .net "r_clk_enable", 0 0, v0x12e6cc4d0_0;  alias, 1 drivers
v0x12e6c48b0_0 .net "read_data1", 31 0, L_0x12e6d2600;  alias, 1 drivers
v0x12e6c49c0_0 .net "read_data2", 31 0, L_0x12e6d28b0;  alias, 1 drivers
v0x12e6c4a50_0 .net "read_reg1", 4 0, L_0x12e6d1490;  alias, 1 drivers
v0x12e6c4b00_0 .net "read_reg2", 4 0, L_0x12e6d10d0;  alias, 1 drivers
v0x12e6c4bb0_0 .net "register_v0", 31 0, L_0x12e6d29a0;  alias, 1 drivers
v0x12e6c4c60 .array "registers", 0 31, 31 0;
v0x12e6c5000_0 .net "reset", 0 0, v0x12e6ccae0_0;  alias, 1 drivers
v0x12e6c50d0_0 .net "write_control", 0 0, L_0x12e6d1b20;  alias, 1 drivers
v0x12e6c5160_0 .net "write_data", 31 0, L_0x12e6d2280;  alias, 1 drivers
v0x12e6c52f0_0 .net "write_reg", 4 0, L_0x12e6d1950;  alias, 1 drivers
L_0x12e6d2190 .array/port v0x12e6c4c60, L_0x12e6d24e0;
L_0x12e6d24e0 .concat [ 5 2 0 0], L_0x12e6d1490, L_0x1300889e8;
L_0x12e6d26f0 .array/port v0x12e6c4c60, L_0x12e6d2790;
L_0x12e6d2790 .concat [ 5 2 0 0], L_0x12e6d10d0, L_0x130088a30;
S_0x12e6aa440 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1300538b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6ccbf0_0 .net "clk", 0 0, o0x1300538b0;  0 drivers
v0x12e6ccca0_0 .var "curr_addr", 31 0;
o0x130053910 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6ccd40_0 .net "enable", 0 0, o0x130053910;  0 drivers
o0x130053940 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e6ccdd0_0 .net "next_addr", 31 0, o0x130053940;  0 drivers
o0x130053970 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6cce70_0 .net "reset", 0 0, o0x130053970;  0 drivers
E_0x12e6c0530 .event posedge, v0x12e6ccbf0_0;
    .scope S_0x12e6c3fd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e6c4c60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12e6c3fd0;
T_1 ;
    %wait E_0x12e6b5e20;
    %load/vec4 v0x12e6c5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12e6c4820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12e6c50d0_0;
    %load/vec4 v0x12e6c52f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12e6c5160_0;
    %load/vec4 v0x12e6c52f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6c4c60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12e6c0740;
T_2 ;
    %wait E_0x12e6c0a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %load/vec4 v0x12e6c1640_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c1a60_0;
    %add;
    %store/vec4 v0x12e6c1380_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12e6c1640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x12e6c1060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x12e6c19d0_0;
    %ix/getv 4, v0x12e6c1860_0;
    %shiftl 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x12e6c19d0_0;
    %ix/getv 4, v0x12e6c1860_0;
    %shiftr 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x12e6c19d0_0;
    %ix/getv 4, v0x12e6c1860_0;
    %shiftr/s 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x12e6c19d0_0;
    %load/vec4 v0x12e6c1c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x12e6c19d0_0;
    %load/vec4 v0x12e6c1c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x12e6c19d0_0;
    %load/vec4 v0x12e6c1c10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x12e6c1910_0;
    %pad/s 64;
    %load/vec4 v0x12e6c19d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12e6c1430_0, 0, 64;
    %load/vec4 v0x12e6c1430_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12e6c1170_0, 0, 32;
    %load/vec4 v0x12e6c1430_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12e6c12d0_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x12e6c1c10_0;
    %pad/u 64;
    %load/vec4 v0x12e6c1ce0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12e6c1430_0, 0, 64;
    %load/vec4 v0x12e6c1430_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12e6c1170_0, 0, 32;
    %load/vec4 v0x12e6c1430_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12e6c12d0_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c19d0_0;
    %mod/s;
    %store/vec4 v0x12e6c1170_0, 0, 32;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c19d0_0;
    %div/s;
    %store/vec4 v0x12e6c12d0_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %mod;
    %store/vec4 v0x12e6c1170_0, 0, 32;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %div;
    %store/vec4 v0x12e6c12d0_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x12e6c14e0_0;
    %store/vec4 v0x12e6c1170_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x12e6c14e0_0;
    %store/vec4 v0x12e6c12d0_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c19d0_0;
    %add;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %add;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %sub;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %and;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %or;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %xor;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %or;
    %inv;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c19d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1ce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x12e6c0f10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c19d0_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c1590_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x12e6c1910_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6c0fc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c1a60_0;
    %add;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1a60_0;
    %add;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x12e6c1910_0;
    %load/vec4 v0x12e6c1a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1b80_0;
    %and;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1b80_0;
    %or;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x12e6c1c10_0;
    %load/vec4 v0x12e6c1b80_0;
    %xor;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x12e6c1b80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12e6c1dc0_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x12e6c1dc0_0;
    %store/vec4 v0x12e6c17d0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e6c1f10;
T_3 ;
    %wait E_0x12e6c2150;
    %load/vec4 v0x12e6c23d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12e6c2300_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x12e6c2560_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x12e6c2560_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x12e6c2560_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12e6c2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2560_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2560_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x12e6c2260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e6c2560_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c2470_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12e6c38e0;
T_4 ;
    %wait E_0x12e6b5e20;
    %load/vec4 v0x12e6c3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6c3bf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12e6c3df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12e6c3c80_0;
    %assign/vec4 v0x12e6c3bf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12e6c31d0;
T_5 ;
    %wait E_0x12e6b5e20;
    %load/vec4 v0x12e6c37c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6c34c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12e6c36e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12e6c3570_0;
    %assign/vec4 v0x12e6c34c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12e6c2740;
T_6 ;
    %wait E_0x12e6c2980;
    %load/vec4 v0x12e6c2de0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12e6c2fd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e6c3100_0, 4, 8;
    %load/vec4 v0x12e6c2fd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e6c3100_0, 4, 8;
    %load/vec4 v0x12e6c2fd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e6c3100_0, 4, 8;
    %load/vec4 v0x12e6c2fd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12e6c3100_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12e6c2de0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12e6c2b50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12e6c2e70_0;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12e6c2e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e6c2e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12e6c2e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12e6c2de0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12e6c2b50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12e6c2f20_0;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12e6c2c10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12e6c2f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6c3100_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12e6c0350;
T_7 ;
    %wait E_0x12e6c0710;
    %load/vec4 v0x12e6caa70_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12e6ca6f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e6ca2f0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12e6c0350;
T_8 ;
    %wait E_0x12e6c06a0;
    %load/vec4 v0x12e6c9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12e6ca650_0;
    %load/vec4 v0x12e6ca020_0;
    %add;
    %store/vec4 v0x12e6cb360_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12e6cabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12e6ca650_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12e6cab10_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e6cb360_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12e6cac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12e6cb550_0;
    %store/vec4 v0x12e6cb360_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12e6ca650_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12e6cb360_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12e6c0350;
T_9 ;
    %wait E_0x12e6b5e20;
    %load/vec4 v0x12e6ca140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12e6cbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12e6ca260_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12e6ca650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e6ca1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cc010_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12e6ca1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12e6cc010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e6cc010_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12e6cc010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cc010_0, 0;
    %load/vec4 v0x12e6ca650_0;
    %assign/vec4 v0x12e6ca260_0, 0;
    %load/vec4 v0x12e6cb360_0;
    %assign/vec4 v0x12e6ca650_0, 0;
    %load/vec4 v0x12e6ca260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6ca1d0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12e6c0350;
T_10 ;
    %wait E_0x12e6b5e20;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x12e6cbc10_0, v0x12e6ca140_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x12e6cab10_0, v0x12e6c9c60_0, v0x12e6cba00_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x12e6cb610_0, v0x12e6cb750_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x12e6cb550_0, v0x12e6cb6c0_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x12e6cb940_0, v0x12e6cbca0_0, v0x12e6cbab0_0, v0x12e6cafb0_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x12e6cb2c0_0, v0x12e6cbe20_0, v0x12e6cbd50_0, v0x12e6cae60_0, v0x12e6ca840_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x12e6c9ee0_0, v0x12e6ca020_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x12e6ca260_0, v0x12e6cc010_0, v0x12e6ca650_0, v0x12e6cb360_0, v0x12e6cac80_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x12e6ca9d0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12e696ec0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6cc3c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12e6cc3c0_0;
    %inv;
    %store/vec4 v0x12e6cc3c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12e696ec0;
T_12 ;
    %fork t_1, S_0x12e6bfba0;
    %jmp t_0;
    .scope S_0x12e6bfba0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6ccae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e6cc4d0_0, 0, 1;
    %wait E_0x12e6b5e20;
    %wait E_0x12e6b5e20;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e6ccae0_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x12e6bfd70_0, 0, 32;
    %load/vec4 v0x12e6cc870_0;
    %load/vec4 v0x12e6bfd70_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 6 73 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12e6bfd70_0, v0x12e6cc870_0 {0 0 0};
T_12.1 ;
    %vpi_call/w 6 74 "$display", "passed" {0 0 0};
    %wait E_0x12e6b5e20;
    %delay 2, 0;
    %load/vec4 v0x12e6bfd70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12e6bfd70_0, 0, 32;
    %load/vec4 v0x12e6cc870_0;
    %load/vec4 v0x12e6bfd70_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 78 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12e6bfd70_0, v0x12e6cc870_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x12e6c0050_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x12e6bffa0_0, 0, 26;
    %load/vec4 v0x12e6c0050_0;
    %load/vec4 v0x12e6bffa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6cc980_0, 0, 32;
    %load/vec4 v0x12e6bfd70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12e6c02a0_0, 0, 32;
    %load/vec4 v0x12e6c02a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12e6bffa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e6bfd70_0, 0, 32;
    %wait E_0x12e6b5e20;
    %delay 2, 0;
    %load/vec4 v0x12e6cc870_0;
    %load/vec4 v0x12e6bfd70_0;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 89 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12e6bfd70_0, v0x12e6cc870_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12e6c0050_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12e6c0140_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e6c01f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e6bfe30_0, 0, 16;
    %load/vec4 v0x12e6c0050_0;
    %load/vec4 v0x12e6c0140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6c01f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e6bfe30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e6bfee0_0, 0, 32;
    %load/vec4 v0x12e6bfee0_0;
    %store/vec4 v0x12e6cc980_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e6bfd70_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x12e6bfd70_0, 0, 32;
    %wait E_0x12e6b5e20;
    %delay 2, 0;
    %load/vec4 v0x12e6cc870_0;
    %load/vec4 v0x12e6bfd70_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 6 103 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x12e6bfd70_0, v0x12e6cc870_0 {0 0 0};
T_12.7 ;
    %end;
    .scope S_0x12e696ec0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x12e6aa440;
T_13 ;
    %wait E_0x12e6c0530;
    %load/vec4 v0x12e6cce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12e6ccca0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12e6ccd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12e6ccdd0_0;
    %assign/vec4 v0x12e6ccca0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/j_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
