vendor_name = ModelSim
source_file = 1, F:/FPGA_code/Test_0413B/rtl/led3_module.v
source_file = 1, F:/FPGA_code/Test_0413B/rtl/led2_module.v
source_file = 1, F:/FPGA_code/Test_0413B/rtl/led1_module.v
source_file = 1, F:/FPGA_code/Test_0413B/rtl/led0_module.v
source_file = 1, F:/FPGA_code/Test_0413B/rtl/top_module.v
source_file = 1, F:/FPGA_code/Test_0413B/top/db/top_module.cbx.xml
design_name = top_module
instance = comp, \U1|Add0~0 , U1|Add0~0, top_module, 1
instance = comp, \U4|always1~1 , U4|always1~1, top_module, 1
instance = comp, \U4|always1~2 , U4|always1~2, top_module, 1
instance = comp, \U1|Equal0~1 , U1|Equal0~1, top_module, 1
instance = comp, \U4|always1~3 , U4|always1~3, top_module, 1
instance = comp, \LED_Out[0]~output , LED_Out[0]~output, top_module, 1
instance = comp, \LED_Out[1]~output , LED_Out[1]~output, top_module, 1
instance = comp, \LED_Out[2]~output , LED_Out[2]~output, top_module, 1
instance = comp, \LED_Out[3]~output , LED_Out[3]~output, top_module, 1
instance = comp, \CLK~input , CLK~input, top_module, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, top_module, 1
instance = comp, \U1|Add0~2 , U1|Add0~2, top_module, 1
instance = comp, \RSTn~input , RSTn~input, top_module, 1
instance = comp, \RSTn~inputclkctrl , RSTn~inputclkctrl, top_module, 1
instance = comp, \U1|Count1[1] , U1|Count1[1], top_module, 1
instance = comp, \U1|Add0~4 , U1|Add0~4, top_module, 1
instance = comp, \U1|Count1[2] , U1|Count1[2], top_module, 1
instance = comp, \U1|Add0~6 , U1|Add0~6, top_module, 1
instance = comp, \U1|Count1[3] , U1|Count1[3], top_module, 1
instance = comp, \U1|Add0~8 , U1|Add0~8, top_module, 1
instance = comp, \U1|Count1[4] , U1|Count1[4], top_module, 1
instance = comp, \U1|Equal0~5 , U1|Equal0~5, top_module, 1
instance = comp, \U1|Add0~10 , U1|Add0~10, top_module, 1
instance = comp, \U1|Add0~12 , U1|Add0~12, top_module, 1
instance = comp, \U1|Count1[6] , U1|Count1[6], top_module, 1
instance = comp, \U1|Add0~14 , U1|Add0~14, top_module, 1
instance = comp, \U1|Count1~4 , U1|Count1~4, top_module, 1
instance = comp, \U1|Count1[7] , U1|Count1[7], top_module, 1
instance = comp, \U1|Add0~16 , U1|Add0~16, top_module, 1
instance = comp, \U1|Count1[8] , U1|Count1[8], top_module, 1
instance = comp, \U1|Add0~18 , U1|Add0~18, top_module, 1
instance = comp, \U1|Add0~20 , U1|Add0~20, top_module, 1
instance = comp, \U1|Add0~22 , U1|Add0~22, top_module, 1
instance = comp, \U1|Count1[11] , U1|Count1[11], top_module, 1
instance = comp, \U1|Add0~24 , U1|Add0~24, top_module, 1
instance = comp, \U1|Count1[12] , U1|Count1[12], top_module, 1
instance = comp, \U1|Add0~26 , U1|Add0~26, top_module, 1
instance = comp, \U1|Add0~28 , U1|Add0~28, top_module, 1
instance = comp, \U1|Count1[14] , U1|Count1[14], top_module, 1
instance = comp, \U1|Add0~30 , U1|Add0~30, top_module, 1
instance = comp, \U1|Count1~1 , U1|Count1~1, top_module, 1
instance = comp, \U1|Count1[15] , U1|Count1[15], top_module, 1
instance = comp, \U1|Add0~32 , U1|Add0~32, top_module, 1
instance = comp, \U1|Add0~34 , U1|Add0~34, top_module, 1
instance = comp, \U1|Count1~3 , U1|Count1~3, top_module, 1
instance = comp, \U1|Count1[17] , U1|Count1[17], top_module, 1
instance = comp, \U1|Add0~36 , U1|Add0~36, top_module, 1
instance = comp, \U1|Add0~38 , U1|Add0~38, top_module, 1
instance = comp, \U1|Count1~0 , U1|Count1~0, top_module, 1
instance = comp, \U1|Count1[19] , U1|Count1[19], top_module, 1
instance = comp, \U1|Count1~2 , U1|Count1~2, top_module, 1
instance = comp, \U1|Count1[18] , U1|Count1[18], top_module, 1
instance = comp, \U1|Equal0~0 , U1|Equal0~0, top_module, 1
instance = comp, \U1|Count1[16] , U1|Count1[16], top_module, 1
instance = comp, \U1|Count1[9] , U1|Count1[9], top_module, 1
instance = comp, \U1|Equal0~2 , U1|Equal0~2, top_module, 1
instance = comp, \U1|Count1[5] , U1|Count1[5], top_module, 1
instance = comp, \U1|Equal0~3 , U1|Equal0~3, top_module, 1
instance = comp, \U1|Equal0~4 , U1|Equal0~4, top_module, 1
instance = comp, \U1|Count1~7 , U1|Count1~7, top_module, 1
instance = comp, \U1|Count1[0] , U1|Count1[0], top_module, 1
instance = comp, \U1|Add0~40 , U1|Add0~40, top_module, 1
instance = comp, \U1|Count1~6 , U1|Count1~6, top_module, 1
instance = comp, \U1|Count1[20] , U1|Count1[20], top_module, 1
instance = comp, \U1|LessThan1~0 , U1|LessThan1~0, top_module, 1
instance = comp, \U1|Count1[13] , U1|Count1[13], top_module, 1
instance = comp, \U1|Count1~5 , U1|Count1~5, top_module, 1
instance = comp, \U1|Count1[10] , U1|Count1[10], top_module, 1
instance = comp, \U3|LessThan1~0 , U3|LessThan1~0, top_module, 1
instance = comp, \U1|LessThan1~1 , U1|LessThan1~1, top_module, 1
instance = comp, \U1|LessThan1~2 , U1|LessThan1~2, top_module, 1
instance = comp, \U1|LessThan1~3 , U1|LessThan1~3, top_module, 1
instance = comp, \U1|LessThan1~4 , U1|LessThan1~4, top_module, 1
instance = comp, \U1|rLED_Out , U1|rLED_Out, top_module, 1
instance = comp, \U2|LessThan1~0 , U2|LessThan1~0, top_module, 1
instance = comp, \U2|LessThan1~1 , U2|LessThan1~1, top_module, 1
instance = comp, \U4|always1~0 , U4|always1~0, top_module, 1
instance = comp, \U3|always1~0 , U3|always1~0, top_module, 1
instance = comp, \U2|always1~0 , U2|always1~0, top_module, 1
instance = comp, \U2|rLED_Out , U2|rLED_Out, top_module, 1
instance = comp, \U3|LessThan1~2 , U3|LessThan1~2, top_module, 1
instance = comp, \U3|LessThan1~3 , U3|LessThan1~3, top_module, 1
instance = comp, \U3|LessThan1~1 , U3|LessThan1~1, top_module, 1
instance = comp, \U3|LessThan1~4 , U3|LessThan1~4, top_module, 1
instance = comp, \U3|always1~1 , U3|always1~1, top_module, 1
instance = comp, \U3|always1~2 , U3|always1~2, top_module, 1
instance = comp, \U3|rLED_Out , U3|rLED_Out, top_module, 1
instance = comp, \U4|always1~4 , U4|always1~4, top_module, 1
instance = comp, \U4|rLED_Out , U4|rLED_Out, top_module, 1
