Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Aug  7 01:29:08 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            4 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            3 |
|     15 |            3 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           18 |
| Yes          | No                    | No                     |              53 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             177 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   | Uultrasonic_proximity/outtogg            | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                1 |              1 |
|  JC_IBUF_BUFG[2] |                                          |                                           |                1 |              1 |
|  clk_IBUF_BUFG   |                                          | led_OBUF[8]                               |                1 |              2 |
|  clk_IBUF_BUFG   | FSM_onehot_brk_state[3]_i_1_n_0          |                                           |                1 |              4 |
|  clk_IBUF_BUFG   | FSM_onehot_rev_state[3]_i_1_n_0          |                                           |                1 |              4 |
|  clk_IBUF_BUFG   | FSM_onehot_tur_state[3]_i_1_n_0          |                                           |                1 |              4 |
|  clk_IBUF_BUFG   | us_state                                 |                                           |                2 |              4 |
|  clk_IBUF_BUFG   | Ucarriage/state                          |                                           |                2 |              6 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/outupreg           |                                           |                1 |              7 |
|  clk_IBUF_BUFG   | st_state                                 |                                           |                3 |              8 |
|  clk_IBUF_BUFG   |                                          | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                3 |             10 |
|  clk_IBUF_BUFG   | FSM_onehot_brk_state_reg_n_0_[2]         | FSM_onehot_brk_state_reg_n_0_[1]          |                6 |             12 |
|  clk_IBUF_BUFG   | FSM_onehot_rev_state_reg_n_0_[2]         | FSM_onehot_rev_state_reg_n_0_[1]          |                7 |             12 |
|  clk_IBUF_BUFG   | FSM_onehot_tur_state_reg_n_0_[2]         | FSM_onehot_tur_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG   | rev_cnt                                  | rev_cnt[27]_i_1_n_0                       |                5 |             15 |
|  clk_IBUF_BUFG   | tur_cnt                                  | tur_cnt[27]_i_1_n_0                       |                5 |             15 |
|  clk_IBUF_BUFG   | brk_cnt                                  | brk_cnt[27]_i_1_n_0                       |                5 |             15 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/countf[15]_i_1_n_0 |                                           |                3 |             16 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/count              | Uultrasonic_proximity/count[0]_i_1__1_n_0 |                6 |             22 |
|  clk_IBUF_BUFG   | Ucarriage/count0                         | Ucarriage/count                           |                6 |             23 |
|  clk_IBUF_BUFG   |                                          | Surface/stall_detect/count[0]_i_1__0_n_0  |                7 |             25 |
|  clk_IBUF_BUFG   | Ucarriage/hcount_0                       | Ucarriage/hcount[24]_i_1_n_0              |                7 |             25 |
|  clk_IBUF_BUFG   | Ucarriage/magcnt                         | Ucarriage/magcnt[23]_i_1_n_0              |                7 |             25 |
|  clk_IBUF_BUFG   |                                          | Ucarriage/safreg[0]_i_1_n_0               |                7 |             28 |
|  clk_IBUF_BUFG   |                                          |                                           |               42 |            101 |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+


