file_name,line_number,assertion_code,line_count
memory_interface.sv,45,assert(read | write == 1'b1);,1
memory_interface.sv,78,assert(1'b1 == 1'b0);,1
processor_6502.sv,895,assert(branch_active);,1
nes_mapper_base.sv,152,assert(controller_oe !== 2'b00); \ if (controller_oe[0] == 1'b0) begin \ cpu_data_in_next = reg_4016; \ end \ if (controller_oe[1] == 1'b0) begin \ cpu_data_in_next = reg_4017; \ end \ \ if (ppu_cs == 1'b0) begin \ cpu_data_in_next = ppu_cpu_data_out; \ end \ /* The end of the alway_comb section */,13
alu_6502.sv,37,assert(input_a[8] === 1'bx && input_b[8] === 1'bx);,1
alu_6502.sv,42,assert(input_a[8] === 1'bx && input_b[8] === 1'bx);,1
alu_6502.sv,47,assert(input_a[8] === 1'bx && input_b[8] === 1'bx);,1
alu_6502.sv,52,assert(input_b[8] === 1'bx);,1
alu_6502.sv,57,assert(input_b === 9'bx);,1
alu_6502.sv,61,assert(input_b === 9'bx);,1
alu_6502.sv,65,assert(input_a === 9'bx && input_b === 9'bx);,1
nes_mapper_zero.sv,55,assert(1'b0 == 1'b1);,1
nes_mapper_one.sv,25,assert(chr_bank_count <= 32);,1
nes_mapper_one.sv,26,assert(prg_bank_count <= 16);,1
complete.sv,68,assert(spec_valid && !spec_trap);,1
imemcheck.sv,43,assume(mem_rdata[15:0] == imem_data);,1
imemcheck.sv,45,assume(mem_rdata[31:16] == imem_data);,1
cover.sv,48,cover property (mem_read);,1
cover.sv,49,cover property (mem_write);,1
cover.sv,50,cover property (long_insns);,1
cover.sv,51,cover property (comp_insns);,1
cover.sv,52,cover property (mem_read >= 2 && mem_write >= 2 && long_insns >= 2 && comp_insns >= 2);,1
dmemcheck.sv,50,assume(dmem_data == mem_rdata);,1
executor.sv,505,assert(!next_has_databranch_Rd_value || !next_flush_for_pc);,1
cpu.sv,154,assert(flush_for_pc);,1
cpu.sv,156,assert(!executor_ready);,1
cpu.sv,158,assert(memaccessor_ready);,1
memaccessor.sv,63,assert(!write_enable || next_ready);,1
memaccessor.sv,104,assert(!write_enable);,1
memaccessor.sv,109,assert(!write_enable || !executor_update_Rd);,1
testbench.sv,96,assert (en[1:0] == dut.en_r);,1
testbench.sv,119,assert(itf.valid_o);,1
testbench.sv,96,assert (en[1:0] == dut.en_r);,1
testbench.sv,119,assert(itf.valid_o);,1
wishbone_assertions.sv,18,assert property (Buscheck_clocking.p0);,1
wishbone_assertions.sv,34,assert property (Buscheck_clocking.p0);,1
camellia_assertions.sv,12,assert property (clk_cone1.p0);,1
camellia_assertions.sv,17,assert property (clk_cone1.p0);,1
camellia_assertions.sv,22,assert property (clk_cone1.p0);,1
camellia_assertions.sv,30,assert property (clk_cone1.p0);,1
camellia_assertions.sv,36,assert property (clk_cone1.p1);,1
camellia_assertions.sv,42,assert property (clk_cone1.p2);,1
camellia_assertions.sv,48,assert property (clk_cone1.p3);,1
traceLength.sv,7,cover property (TLChecker_clocking.ptl)begin tl++;,2
bl_master_assertions.sv,24,assert property (MasterBusCheck_clocking.p0);,1
bl_master_assertions.sv,28,assert property (MasterBusCheck_clocking.p0);,1
bl_master_assertions.sv,32,assert property (MasterBusCheck_clocking.p0);,1
bl_master_assertions.sv,39,assert property (MasterBusCheck_clocking.p0);,1
bl_master_assertions.sv,45,assert property (MasterBusCheck_clocking.p1);,1
bl_master_assertions.sv,51,assert property (MasterBusCheck_clocking.p2);,1
bl_master_assertions.sv,57,assert property (MasterBusCheck_clocking.p3);,1
bl_master_assertions.sv,63,assert property (MasterBusCheck_clocking.p4);,1
ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,43,assert(q==0);,1
sdram_controller.sv,179,assert(`AXI_DATA_WIDTH == DATA_WIDTH);,1
spi_controller.sv,109,assert(spi_clk == 0);,1
vga_controller.sv,132,assert(pixel_fifo_empty);,1
l2_cache_read_stage.sv,252,assert(!l2t_l2_fill || !cache_hit);,1
l2_cache_update_stage.sv,123,assert(!l2r_restarted_flush || l2r_request.packet_type == L2REQ_FLUSH);,1
l2_cache_update_stage.sv,126,assert(!l2r_restarted_flush || !l2r_l2_fill);,1
io_request_queue.sv,108,assert(pending_request[thread_idx].valid);,1
nyuzi.sv,72,assert(`L1D_WAYS >= `THREADS_PER_CORE);,1
nyuzi.sv,73,assert(`L1I_WAYS >= `THREADS_PER_CORE);,1
l2_cache_pending_miss_cam.sv,81,assert(reset || empty_entries != 0);,1
dcache_tag_stage.sv,165,assert(`L1D_SETS <= 64);,1
writeback_stage.sv,505,assert(dd_instruction.has_dest);,1
writeback_stage.sv,512,assert(!dd_instruction.dest_vector);,1
writeback_stage.sv,515,assert(dd_instruction.dest_vector);,1
writeback_stage.sv,521,assert(dd_instruction.has_dest && !dd_instruction.dest_vector);,1
l2_cache_arb_stage.sv,124,assert(l2bi_request.packet_type != L2REQ_IINVALIDATE);,1
l2_cache_arb_stage.sv,125,assert(l2bi_request.packet_type != L2REQ_DINVALIDATE);,1
sync_fifo.sv,118,assert(!full);,1
sync_fifo.sv,125,assert(!empty);,1
l1_load_miss_queue.sv,112,assert(pending_entries[wait_entry].valid);,1
l1_load_miss_queue.sv,113,assert(!pending_entries[wait_entry].request_sent);,1
l1_load_miss_queue.sv,127,assert(!pending_entries[wait_entry].valid);,1
l1_load_miss_queue.sv,137,assert(pending_entries[wait_entry].valid);,1
l1_load_miss_queue.sv,138,assert(pending_entries[wait_entry].request_sent);,1
l1_store_queue.sv,184,assert(!pending_stores[thread_idx].thread_waiting);,1
l1_store_queue.sv,196,assert(pending_stores[thread_idx].response_received);,1
l1_store_queue.sv,199,assert(dd_store_sync);,1
l1_store_queue.sv,202,assert(dd_store_addr == pending_stores[thread_idx].address);,1
l1_store_queue.sv,210,assert(!enqueue_cache_control);,1
l1_store_queue.sv,237,assert(pending_stores[thread_idx].response_received);,1
l1_store_queue.sv,238,assert(!got_response_this_entry);,1
l1_store_queue.sv,239,assert(!pending_stores[thread_idx].flush);,1
l1_store_queue.sv,240,assert(!rollback[thread_idx]);,1
l1_store_queue.sv,241,assert(dd_store_sync); // Restarted instruction must be synchronized assert(!enqueue_cache_control);,2
l1_store_queue.sv,251,assert(!pending_stores[thread_idx].valid || got_response_this_entry);,1
l1_store_queue.sv,253,assert(!enqueue_cache_control);,1
l1_store_queue.sv,267,assert(!rollback[thread_idx]);,1
l1_store_queue.sv,285,assert(pending_stores[thread_idx].valid);,1
l1_store_queue.sv,286,assert(pending_stores[thread_idx].request_sent);,1
l1_store_queue.sv,289,assert(!pending_stores[thread_idx].response_received);,1
ifetch_data_stage.sv,240,assert(!ifd_tlb_miss || !ifd_supervisor_fault);,1
ifetch_data_stage.sv,241,assert(!ifd_tlb_miss || !ifd_page_fault);,1
ifetch_data_stage.sv,242,assert(!ifd_tlb_miss || !ifd_executable_fault);,1
ifetch_data_stage.sv,243,assert(!ifd_tlb_miss || !ifd_instruction_valid);,1
ifetch_data_stage.sv,244,assert(!ifd_page_fault || !ifd_supervisor_fault);,1
ifetch_data_stage.sv,245,assert(!ifd_page_fault || !ifd_executable_fault);,1
ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,43,assert(q==0);,1
testMemory.sv,60,assert(Dout == 8'd10);,1
test.sv,23,"assert property(parp(o_wb_stb,o_wb_adr));",1
test.sv,33,"assert property(parp(o_wb_stb,o_wb_adr));",1
test.sv,37,"assert property(parp(o_wb_stb,o_wb_adr));",1
test.sv,44,assert property(pread);,1
test.sv,45,assert property(pwrite);,1
test.sv,32,assert property(cycle);,1
test.sv,36,assert property(cycle);,1
test.sv,40,assert property(cycle);,1
test.sv,44,assert property(cycle);,1
test.sv,49,assert property(cycle);,1
test.sv,50,assert property(strobe);,1
test.sv,54,assert property(pread);,1
test.sv,55,assert property(pwrite);,1
wrapper.sv,20,assume(reset);,1
wrapper.sv,23,assume (io_dutyCicle>0);,1
wrapper.sv,24,assume (io_periodCounter > 0);,1
wrapper.sv,25,assume (io_dutyCicle<io_periodCounter);,1
wrapper.sv,30,assert (io_contador == 0);,1
wrapper.sv,34,assert (io_out == 0);,1
wrapper.sv,38,assert(io_contador>=0);,1
wrapper.sv,42,assume (io_en);,1
wrapper.sv,43,assert (io_out == 1);,1
wrapper.sv,47,assume (io_en);,1
wrapper.sv,48,assert (io_out == 0);,1
wrapper.sv,52,assume(io_en);,1
vortex_afu.sv,885,assert(!dbg_cci_rd_rsp_mask[cci_rd_rsp_tag]);,1
wrapper.sv,16,assume(reset);,1
wrapper.sv,17,assume(io_duty<=255);,1
wrapper.sv,18,assume(io_T<=255);,1
wrapper.sv,22,assert(!io_cont);,1
wrapper.sv,25,assert(io_cont);,1
wrapper.sv,28,assert(io_out);,1
wrapper.sv,31,assert(!io_out);,1
wrapper.sv,36,assert(io_cont<=io_T);,1
wrapper.sv,37,assert(io_duty<=io_T);,1
axi_delayer_tb.sv,106,assert(data_o === data_i);,1
doorlock.sv,40,"assume property (key >= 0 && key < 10); //E1 assert property (0 <= last4 && last4 < 10000); //R4 assert property (pressed |=> (last4 % 10) == keypc); //R5 assert property (!pressed |=> last4pc == last4); //R6 // Add requirements R4, R5, R6, and assumption E1 here endmodule ////////////////////////////////////////////////////////////////////// module Control(output reg code_matches, input pressed, input [15:0] last4, input wire set_code, input clk);",15
doorlock.sv,130,"assume property (last4 >= 0 && last4 < 10000); // E2 assert property ((init && code_matches) || (!init && !code_matches) || (init && !code_matches));//R7 assert property (code_matches |-> pcpressed); //R8 //assert property ((init && !isetc_o && last4 == storecode) |=> 1==1 && !pressed |=> code_matches); //R9 endmodule ////////////////////////////////////////////////////////////////////// module Lock(output unlocked, input [3:0] key, input pressed, input set_code, input clk);",16
doorlock.sv,204,"assume property (key >= 0 && key < 10); //E1 assert property ((!unlocked && !pressed) |=> (!unlocked && !pressed) |=> !unlocked); //R1 assert property ((count == 9 && !pressed && unlocked)|=> ##1 !unlocked); //R2 // Bonus requirement: // After setting the code to 1234, // entering 1234 again will unlock the door assert property (key == 1 && pressed |=> key == 2 && pressed |=> key == 3 && pressed |=> key == 4 && pressed |=> !pressed && set_code |=> key == 1 && pressed && !set_code |=> key == 2 && pressed && !set_code |=> key == 3 && pressed && !set_code |=> key == 4 && pressed && !set_code |=> ##1 unlocked);",19
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
fifo_shift_ram_props.sv,15,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,19,assert property (push_mutex_check);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
example.sv,131,assert (read_d == st.d);,1
testA.sv,52,cover property(int1_eq_int2);,1
testA.sv,56,cover property(int1_eq_int2);,1
testA.sv,57,cover property(int1_eq_int2);,1
testA.sv,58,cover property(int1_eq_int2);,1
testA.sv,59,assert property (@(posedge !clk) p1);,1
testA.sv,62,assert property (@(posedge !clk) p1);,1
testA.sv,66,assert property (@(posedge !clk) p1);,1
testB.sv,52,cover property(int1_eq_int2);,1
testB.sv,56,cover property(int1_eq_int2);,1
testB.sv,57,cover property(int1_eq_int2);,1
testB.sv,58,cover property(int1_eq_int2);,1
testB.sv,59,assert property (@(posedge !clk) p1);,1
testB.sv,62,assert property (@(posedge !clk) p1);,1
testB.sv,66,assert property (@(posedge !clk) p1);,1
test.sv,45,"assert (RGB_r.randomize); // always check the result of randomize M.put(RGB_t'{RGB_r.R,RGB_r.G,RGB_r.B}); //convert class to struct end always begin : RGB_reader RGB_t px;",5
test.sv,59,assert (Coord_r.randomize);,1
fifo_shift_ram_props.sv,14,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,18,assert property (push_mutex_check);,1
sva_top_props.sv,15,assert property(data_delay_chk);,1
sva_top_props.sv,19,assert property(data_delay_chk);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
verifyFIFO.sv,32,assume(reset);,1
axi_write_port_fv.sv,33,assume(reset);,1
veri.sv,26,assume(reset);,1
query_top_fv.sv,73,assume(reset);,1
icache.sv,54,assume(reset);,1
icachVeri.sv,22,assume(reset);,1
icachVeri.sv,47,cover input not valid */ cover_invalid_addr: cover property (!io_addr_valid);,3
icachVeri.sv,52,cover input not valid */ cover_invalid_addr: cover property (!io_addr_valid);,3
icachVeri.sv,57,cover input not valid */ cover_invalid_addr: cover property (!io_addr_valid);,3
icachVeri.sv,62,assume there is no flush in this case */ //assume_no_flush: assume property (!io_flush);,3
icachVeri.sv,65,assume there is no flush in this case */ //assume_no_flush: assume property (!io_flush);,3
veri.sv,22,assume(reset);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
clock_ratio_tb.sv,35,cover(1);,1
clock_ratio_tb.sv,56,assume (i_clock == i_clock_cnt[7]);,1
clock_ratio_tb.sv,58,assume (t_clock == t_clock_cnt[7]);,1
clock_ratio_tb.sv,97,assert(t_dat_r_r == i2dut_dat_r);,1
clock_ratio_tb.sv,99,cover(i_access_cnt == 2);,1
clock_ratio_tb.sv,136,assert(dut2t_adr == i_adr_r);,1
clock_ratio_tb.sv,137,assert(dut2t_dat_w == i_dat_w_r);,1
clock_ratio_tb.sv,138,assert(dut2t_sel == i_sel_r);,1
clock_ratio_tb.sv,139,assert(dut2t_we == i_we_r);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_sequencer.sv,161,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,211,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,217,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
iq_tests.sv,71,assert(instruction_o.val1 == 32'hDEADBEEF);,1
iq_tests.sv,75,assert (vld_o == 1'b0);,1
unit_tests.sv,66,assert(rdy_i == 1'b1);,1
unit_tests.sv,73,assert(rdy_i == 1'b0);,1
unit_tests.sv,82,assert(vld_o == 1'b1);,1
unit_tests.sv,84,assert(data_o == i);,1
unit_tests.sv,89,assert (vld_o == 1'b0); // Make sure we know it's empty. // Single Element Test: #6;,4
unit_tests.sv,99,assert(data_o == 32'd34);,1
unit_tests.sv,110,assert(data_o == 32'd25);,1
unit_tests.sv,113,assert (vld_o == 1'b1); // Make sure we know it's not empty (bc the read should have failed). assert (rdy_i == 1'b1); // Make sure we know it is ready to accept input. #6;,3
unit_tests.sv,127,assert(data_o == 32'd26);,1
unit_tests.sv,130,assert (vld_o == 1'b1); // Make sure we know it's got one element. assert (rdy_i == 1'b1); // Make sure we know it is ready to accept input. #6;,3
unit_tests.sv,136,assert(rdy_i == 1'b1);,1
unit_tests.sv,147,assert(data_o == 32'd27);,1
unit_tests.sv,150,assert (vld_o == 1'b1); // Make sure we know it still has elements. assert (rdy_i == 1'b1); // Make sure we know it is ready to accept input. #6;,3
unit_tests.sv,163,assert(data_o == 32'd27);,1
unit_tests.sv,167,assert (vld_o == 1'b1); // Make sure we know it's got elements. assert (rdy_i == 1'b1); // Make sure we know it is ready to accept input because it denied the input that we just gave it. #6;,3
unit_tests.sv,246,assert(buffer_data_i.addr == unit_data_i.imm + unit_data_i.val1);,1
unit_tests.sv,247,assert(buffer_data_i.data == unit_data_i.val2);,1
unit_tests.sv,248,assert(buffer_data_i.ROB_dest == unit_data_i.ROB_dest);,1
unit_tests.sv,249,assert(buffer_data_i.funct_3 == unit_data_i.funct_3);,1
unit_tests.sv,250,assert(buffer_data_i.mem_op == unit_data_i.mem_op);,1
unit_tests.sv,299,assert (vld_o == 1'b0); // We shouldn't be able to read since we are speculating. #2;,2
unit_tests.sv,306,assert (vld_o == 1'b0);,1
unit_tests.sv,312,assert (vld_o == 1'b1);,1
unit_tests.sv,316,assert (vld_o == 1'b0);,1
unit_tests.sv,324,assert (vld_o == 1'b1);,1
unit_tests.sv,328,assert (vld_o == 1'b0);,1
unit_tests.sv,337,assert (vld_o == 1'b1);,1
unit_tests.sv,398,assert(reg_bus_o.reg_data[i].CB == 1'b0);,1
unit_tests.sv,411,assert(reg_bus_o.reg_data[0].data == 32'd21);,1
unit_tests.sv,412,assert(reg_bus_o.reg_data[0].CB == 1'b0);,1
unit_tests.sv,413,assert(reg_bus_o.reg_data[1].data == 32'd31);,1
unit_tests.sv,414,assert(reg_bus_o.reg_data[1].CB == 1'b0);,1
unit_tests.sv,434,assert(reg_bus_o.reg_data[0].CB == 1'b1 );,1
unit_tests.sv,435,assert(reg_bus_o.reg_data[1].CB == 1'b0 );,1
unit_tests.sv,436,assert(reg_bus_o.reg_data[3].CB == 1'b1 );,1
unit_tests.sv,437,assert(reg_bus_o.reg_data[0].data == 32'd15);,1
unit_tests.sv,438,assert(reg_bus_o.reg_data[1].data == 32'd31);,1
unit_tests.sv,439,assert(reg_bus_o.reg_data[3].data == 32'd3 );,1
unit_tests.sv,452,assert(reg_bus_o.reg_data[i].CB == 1'b0);,1
unit_tests.sv,566,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,567,assert(common_data_lane_o.ROB_dest == input0.ROB_dest);,1
unit_tests.sv,568,assert(common_data_lane_o.data == 32'hdeadbeef);,1
unit_tests.sv,579,assert(mem_write_o == 1'b1);,1
unit_tests.sv,580,assert(mem_data_o == input1.val2);,1
unit_tests.sv,599,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,600,assert(common_data_lane_o.ROB_dest == input0.ROB_dest);,1
unit_tests.sv,601,assert(common_data_lane_o.data == 32'hecebeceb);,1
unit_tests.sv,605,assert(mem_write_o == 1'b1);,1
unit_tests.sv,606,assert(mem_data_o == input1.val2);,1
unit_tests.sv,626,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,627,assert(common_data_lane_o.ROB_dest == input0.ROB_dest);,1
unit_tests.sv,628,assert(common_data_lane_o.data == 32'hdeadbeef);,1
unit_tests.sv,635,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,636,assert(common_data_lane_o.ROB_dest == input2.ROB_dest);,1
unit_tests.sv,637,assert(common_data_lane_o.data == 32'hecebeceb);,1
unit_tests.sv,649,assert(instr_rdy_o == 1'b0); // Ensure we cannot push more. for (int i = 0; i < 33; i++) begin mem_data_i = i;,3
unit_tests.sv,654,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,655,assert(common_data_lane_o.ROB_dest == input0.ROB_dest);,1
unit_tests.sv,656,assert(common_data_lane_o.data == i);,1
unit_tests.sv,673,assert(mem_write_o == 1'b1);,1
unit_tests.sv,674,assert(mem_data_o == 456);,1
unit_tests.sv,695,assert(common_data_lane_o.valid == 1'b1);,1
unit_tests.sv,696,assert(common_data_lane_o.ROB_dest == input0.ROB_dest);,1
unit_tests.sv,697,assert(common_data_lane_o.data == 32'hdeadbeef);,1
top_tb.sv,84,assert (Trans_Mem1_DOUTB == 8'h12);,1
top_tb.sv,85,assert (Trans_Mem2_DOUTB == 8'hBA);,1
top_tb.sv,92,assert (Trans_Mem1_DOUTB == 8'h1D);,1
top_tb.sv,93,assert (Trans_Mem2_DOUTB == 8'h1D);,1
top_tb.sv,100,assert (Trans_Mem1_DOUTB == 8'h1D);,1
top_tb.sv,101,assert (Trans_Mem2_DOUTB == 8'h00);,1
top_tb.sv,108,assert (Trans_Mem1_DOUTB == 8'h1B);,1
top_tb.sv,109,assert (Trans_Mem2_DOUTB == 8'h01);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,43,assert(q==0);,1
PMP.sv,230,assert(logic_priority_pmp==priority_pmp);,1
PMP.sv,231,assert(logic_no_match==no_match);,1
PMP.sv,256,assert(io_exception == 1'b0);,1
PMP.sv,258,assert(io_exception == 1'b1);,1
PMP.sv,277,assert(io_exception == 1'b0);,1
PMP.sv,279,assert(io_exception == 1'b1);,1
pmp_cfg_block.sv,149,assert(match==1'b0);,1
ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,43,assert(q==0);,1
wb_interconnect_2x2_tb.sv,56,assert(i_ack == 0);,1
wb_interconnect_2x2_tb.sv,60,assert(~i_ack);,1
wb_interconnect_2x2_tb.sv,143,assume(reset);,1
wb_interconnect_2x2_tb.sv,145,assume(~reset);,1
wb_interconnect_2x2_tb.sv,200,cover(count == 10);,1
wb_interconnect_2x2_tb.sv,209,assert(~i2ic_ack[i] || ~i2ic_ack[j]);,1
ff_tb.sv,31,assert(q==0);,1
ff_tb.sv,37,assert(q==1);,1
ff_tb.sv,43,assert(q==0);,1
altera_tse_reset_sequencer.sv,139,assert property (rx_analogreset |-> rx_digitalreset);,1
altera_tse_reset_ctrl_lego.sv,200,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
altera_tse_reset_ctrl_lego.sv,206,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
fifo_shift_ram_props.sv,15,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,19,assert property (push_mutex_check);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
example.sv,131,assert (read_d == st.d);,1
testA.sv,52,cover property(int1_eq_int2);,1
testA.sv,56,cover property(int1_eq_int2);,1
testA.sv,57,cover property(int1_eq_int2);,1
testA.sv,58,cover property(int1_eq_int2);,1
testA.sv,59,assert property (@(posedge !clk) p1);,1
testA.sv,62,assert property (@(posedge !clk) p1);,1
testA.sv,66,assert property (@(posedge !clk) p1);,1
testB.sv,52,cover property(int1_eq_int2);,1
testB.sv,56,cover property(int1_eq_int2);,1
testB.sv,57,cover property(int1_eq_int2);,1
testB.sv,58,cover property(int1_eq_int2);,1
testB.sv,59,assert property (@(posedge !clk) p1);,1
testB.sv,62,assert property (@(posedge !clk) p1);,1
testB.sv,66,assert property (@(posedge !clk) p1);,1
test.sv,45,"assert (RGB_r.randomize); // always check the result of randomize M.put(RGB_t'{RGB_r.R,RGB_r.G,RGB_r.B}); //convert class to struct end always begin : RGB_reader RGB_t px;",5
test.sv,59,assert (Coord_r.randomize);,1
fifo_shift_ram_props.sv,14,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,18,assert property (push_mutex_check);,1
sva_top_props.sv,15,assert property(data_delay_chk);,1
sva_top_props.sv,19,assert property(data_delay_chk);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
fifo_shift_ram_props.sv,15,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,19,assert property (push_mutex_check);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
example.sv,131,assert (read_d == st.d);,1
testA.sv,52,cover property(int1_eq_int2);,1
testA.sv,56,cover property(int1_eq_int2);,1
testA.sv,57,cover property(int1_eq_int2);,1
testA.sv,58,cover property(int1_eq_int2);,1
testA.sv,59,assert property (@(posedge !clk) p1);,1
testA.sv,62,assert property (@(posedge !clk) p1);,1
testA.sv,66,assert property (@(posedge !clk) p1);,1
testB.sv,52,cover property(int1_eq_int2);,1
testB.sv,56,cover property(int1_eq_int2);,1
testB.sv,57,cover property(int1_eq_int2);,1
testB.sv,58,cover property(int1_eq_int2);,1
testB.sv,59,assert property (@(posedge !clk) p1);,1
testB.sv,62,assert property (@(posedge !clk) p1);,1
testB.sv,66,assert property (@(posedge !clk) p1);,1
test.sv,45,"assert (RGB_r.randomize); // always check the result of randomize M.put(RGB_t'{RGB_r.R,RGB_r.G,RGB_r.B}); //convert class to struct end always begin : RGB_reader RGB_t px;",5
test.sv,59,assert (Coord_r.randomize);,1
fifo_shift_ram_props.sv,14,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,18,assert property (push_mutex_check);,1
sva_top_props.sv,15,assert property(data_delay_chk);,1
sva_top_props.sv,19,assert property(data_delay_chk);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
fifo_shift_ram_props.sv,15,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,19,assert property (push_mutex_check);,1
interleaver.sv,35,assert property(pkt_start_check);,1
interleaver.sv,39,assert property(pkt_start_check);,1
interleaver.sv,42,assert property(pkt_length_check);,1
interleaver.sv,47,assert property(pkt_length_check);,1
interleaver.sv,50,assert property(sync_bypass_check);,1
interleaver.sv,55,assert property(sync_bypass_check);,1
interleaver.sv,57,cover property (s_interleave_sm);,1
interleaver.sv,73,cover property (s_interleave_sm);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
example.sv,131,assert (read_d == st.d);,1
testA.sv,52,cover property(int1_eq_int2);,1
testA.sv,56,cover property(int1_eq_int2);,1
testA.sv,57,cover property(int1_eq_int2);,1
testA.sv,58,cover property(int1_eq_int2);,1
testA.sv,59,assert property (@(posedge !clk) p1);,1
testA.sv,62,assert property (@(posedge !clk) p1);,1
testA.sv,66,assert property (@(posedge !clk) p1);,1
testB.sv,52,cover property(int1_eq_int2);,1
testB.sv,56,cover property(int1_eq_int2);,1
testB.sv,57,cover property(int1_eq_int2);,1
testB.sv,58,cover property(int1_eq_int2);,1
testB.sv,59,assert property (@(posedge !clk) p1);,1
testB.sv,62,assert property (@(posedge !clk) p1);,1
testB.sv,66,assert property (@(posedge !clk) p1);,1
test.sv,45,"assert (RGB_r.randomize); // always check the result of randomize M.put(RGB_t'{RGB_r.R,RGB_r.G,RGB_r.B}); //convert class to struct end always begin : RGB_reader RGB_t px;",5
test.sv,59,assert (Coord_r.randomize);,1
fifo_shift_ram_props.sv,14,assert property (push_mutex_check);,1
fifo_shift_ram_props.sv,18,assert property (push_mutex_check);,1
sva_top_props.sv,15,assert property(data_delay_chk);,1
sva_top_props.sv,19,assert property(data_delay_chk);,1
interleaver_props.sv,18,assert property(pkt_start_check);,1
interleaver_props.sv,23,assert property(pkt_start_check);,1
interleaver_props.sv,27,assert property(pkt_start_check);,1
interleaver_props.sv,30,assert property(pkt_length_check);,1
interleaver_props.sv,34,assert property(pkt_length_check);,1
interleaver_props.sv,41,assert property(sync_bypass_check);,1
interleaver_props.sv,46,assert property(sync_bypass_check);,1
interleaver_props.sv,48,cover property (s_interleave_sm);,1
interleaver_props.sv,64,cover property (s_interleave_sm);,1
properties.sv,11,assume (reset);,1
fwrisc_formal_ldst_checker.sv,94,assert(pc == fwrisc_formal_drdata);,1
fwrisc_formal_ldst_checker.sv,97,assert(out_regs_w[0] == 0);,1
fwrisc_formal_ldst_checker.sv,99,cover(ivalid_r == 1);,1
fwrisc_formal_ldst_checker.sv,107,assert(rd == 0 || out_regs[rd] == in_regs[rs1] + in_regs[rs2]);,1
fwrisc_formal_ldst_checker.sv,109,assert(rd == 0 || out_regs[rd] == in_regs[rs1] - in_regs[rs2]);,1
fwrisc_formal_ldst_checker.sv,143,assert(rd == 0 || out_regs[rd] == in_regs[rs1] + imm_11_0);,1
fwrisc_formal_ldst_checker.sv,159,assert(rd == 0 || out_regs[rd] == in_regs[rs1] >>> rs2);,1
fwrisc_formal_ldst_checker.sv,161,assert(rd == 0 || out_regs[rd] == in_regs[rs1] >> rs2);,1
fwrisc_formal_ldst_checker.sv,178,"assert(rd == 0 || out_regs[rd] == {imm_31_12, 12'h000});",1
fwrisc_formal_ldst_checker.sv,183,assert(0);,1
fwrisc_formal_jump_checker.sv,106,assert(pc[31:1] == pc_target[31:1]);,1
fwrisc_formal_jump_checker.sv,108,assert (rd == 0 || out_regs_w[rd] == 1);,1
fwrisc_formal_jump_checker.sv,110,"assert(pc == {in_regs['h25][31:2], 2'b0}); // MTVEC assert (out_regs['h29] == pc_curr); // MEPC assert (out_regs_w['h29] == 1); // MEPC assert (out_regs_w['h2A] == 1); // MCAUSE assert (out_regs_w[rd] == 0);",5
fwrisc_formal_jump_checker.sv,120,assert(0);,1
fwrisc_formal_arith_checker.sv,107,assert(out_regs_w[0] == 0);,1
fwrisc_formal_arith_checker.sv,109,cover(ivalid_r == 1);,1
fwrisc_formal_arith_checker.sv,114,assert(pc == pc_r + 4);,1
fwrisc_formal_arith_checker.sv,121,assert(rd == 0 || out_regs[rd] == in_regs[rs1] + in_regs[rs2]);,1
fwrisc_formal_arith_checker.sv,123,assert(rd == 0 || out_regs[rd] == in_regs[rs1] - in_regs[rs2]);,1
fwrisc_formal_arith_checker.sv,128,assert(rd == 0 || out_regs[rd] == shift_val);,1
fwrisc_formal_arith_checker.sv,158,assert(rd == 0 || out_regs[rd] == in_regs[rs1] + imm_11_0);,1
fwrisc_formal_arith_checker.sv,174,assert(rd == 0 || out_regs[rd] == in_regs[rs1] >>> rs2);,1
fwrisc_formal_arith_checker.sv,176,assert(rd == 0 || out_regs[rd] == in_regs[rs1] >> rs2);,1
fwrisc_formal_arith_checker.sv,193,"assert(rd == 0 || out_regs[rd] == {imm_31_12, 12'h000});",1
fwrisc_formal_arith_checker.sv,198,assert(0);,1
fwrisc_fetch_formal_seq32_test.sv,36,cover(fetch_count == 2);,1
fwrisc_fetch_formal_seq32_test.sv,74,cover (instr_count == 3);,1
fwrisc_fetch_formal_seq16_test.sv,36,cover(fetch_count == 3);,1
fwrisc_fetch_formal_seq16_test.sv,74,cover (instr_count == 3);,1
fwrisc_mul_div_shift_formal_shift_checker.sv,14,assert(op >= 4'b0000 && op <= 4'b0010);,1
fwrisc_mul_div_shift_formal_shift_checker.sv,22,cover(out_valid);,1
fwrisc_mul_div_shift_formal_mul_checker.sv,14,assert(op >= 4'b0011 && op <= 4'b0011);,1
fwrisc_mul_div_shift_formal_mul_checker.sv,24,cover(out_valid);,1
fwrisc_decode_formal_i32_btype_test.sv,63,cover(isel == 0);,1
fwrisc_decode_formal_i32_btype_test.sv,64,cover(isel == 1);,1
fwrisc_decode_formal_i32_btype_test.sv,65,cover(isel == 2);,1
fwrisc_decode_formal_i32_btype_test.sv,66,cover(isel == 3);,1
fwrisc_decode_formal_i32_btype_test.sv,67,cover(isel == 4);,1
fwrisc_decode_formal_i32_btype_test.sv,68,cover(isel == 5);,1
fwrisc_decode_formal_i32_rtype_test.sv,69,cover (count == 9);,1
fwrisc_decode_formal_i32_rtype_test.sv,73,cover(isel == 0);,1
fwrisc_decode_formal_i32_rtype_test.sv,74,cover(isel == 1);,1
fwrisc_decode_formal_i32_rtype_test.sv,75,cover(isel == 2);,1
fwrisc_decode_formal_i32_rtype_test.sv,76,cover(isel == 3);,1
fwrisc_decode_formal_i32_rtype_test.sv,77,cover(isel == 4);,1
fwrisc_decode_formal_i32_rtype_test.sv,78,cover(isel == 5);,1
fwrisc_decode_formal_i32_rtype_test.sv,79,cover(isel == 6);,1
fwrisc_decode_formal_i32_rtype_test.sv,80,cover(isel == 7);,1
fwrisc_decode_formal_i32_rtype_test.sv,81,cover(isel == 8);,1
fwrisc_decode_formal_i32_rtype_test.sv,82,cover(isel == 9);,1
fwrisc_decode_formal_i32_itype_test.sv,66,cover(isel == 0); // add cover(isel == 1); // and cover(isel == 2);,3
fwrisc_decode_formal_i32_itype_test.sv,69,cover(isel == 3);,1
fwrisc_decode_formal_i32_itype_test.sv,70,cover(isel == 4);,1
fwrisc_decode_formal_i32_itype_test.sv,71,cover(isel == 5);,1
fwrisc_decode_formal_i32_rtype_checker.sv,33,cover(count == 15);,1
fwrisc_decode_formal_i32_rtype_checker.sv,34,cover(decode_valid);,1
fwrisc_decode_formal_i32_rtype_checker.sv,39,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_rtype_checker.sv,40,assert(op_b == instr[24:20]);,1
fwrisc_decode_formal_i32_rtype_checker.sv,41,assert(rd_raddr == instr[11:7]);,1
fwrisc_decode_formal_i32_rtype_checker.sv,43,assert(op_type == OP_TYPE_MDS);,1
fwrisc_decode_formal_i32_rtype_checker.sv,44,cover (op == OP_SLL);,1
fwrisc_decode_formal_i32_rtype_checker.sv,45,cover (op == OP_SRL);,1
fwrisc_decode_formal_i32_rtype_checker.sv,46,cover (op == OP_SRA);,1
fwrisc_decode_formal_i32_rtype_checker.sv,48,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_rtype_checker.sv,49,cover (op == OP_ADD);,1
fwrisc_decode_formal_i32_rtype_checker.sv,50,cover (op == OP_SUB);,1
fwrisc_decode_formal_i32_rtype_checker.sv,51,cover (op == OP_LT);,1
fwrisc_decode_formal_i32_rtype_checker.sv,52,cover (op == OP_LTU);,1
fwrisc_decode_formal_i32_rtype_checker.sv,53,cover (op == OP_XOR);,1
fwrisc_decode_formal_i32_rtype_checker.sv,54,cover (op == OP_OR);,1
fwrisc_decode_formal_i32_rtype_checker.sv,55,cover (op == OP_AND);,1
fwrisc_decode_formal_i32_rtype_checker.sv,59,assert(op == OP_SUB);,1
fwrisc_decode_formal_i32_rtype_checker.sv,61,assert(op == OP_ADD);,1
fwrisc_decode_formal_i32_rtype_checker.sv,74,assert(0);,1
fwrisc_decode_formal_i32_btype_checker.sv,32,cover(count == 15);,1
fwrisc_decode_formal_i32_btype_checker.sv,33,cover(decode_valid);,1
fwrisc_decode_formal_i32_btype_checker.sv,37,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_btype_checker.sv,38,assert(op_b == instr[24:20]);,1
fwrisc_decode_formal_i32_btype_checker.sv,39,assert(op_c == imm_b);,1
fwrisc_decode_formal_i32_btype_checker.sv,40,assert(op >= OP_EQ && op <= OP_GEU);,1
fwrisc_decode_formal_i32_btype_checker.sv,48,cover(op == OP_EQ);,1
fwrisc_decode_formal_i32_btype_checker.sv,50,cover(op == OP_EQ);,1
fwrisc_decode_formal_i32_btype_checker.sv,51,cover(op == OP_NE);,1
fwrisc_decode_formal_i32_btype_checker.sv,52,cover(op == OP_LT);,1
fwrisc_decode_formal_i32_btype_checker.sv,53,cover(op == OP_GE);,1
fwrisc_decode_formal_i32_btype_checker.sv,54,cover(op == OP_LTU);,1
fwrisc_decode_formal_i32_btype_checker.sv,55,cover(op == OP_GEU);,1
fwrisc_decode_formal_i32_btype_checker.sv,59,assert(0);,1
fwrisc_decode_formal_i32_lui_checker.sv,32,cover(count == 15);,1
fwrisc_decode_formal_i32_lui_checker.sv,33,cover(decode_valid);,1
fwrisc_decode_formal_i32_lui_checker.sv,37,assert(rd_raddr == instr[11:7]);,1
fwrisc_decode_formal_i32_lui_checker.sv,38,assert(op_a == u_imm);,1
fwrisc_decode_formal_i32_lui_checker.sv,39,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_lui_checker.sv,40,assert(op == OP_OPA);,1
fwrisc_decode_formal_i32_lui_checker.sv,44,assert(0);,1
fwrisc_decode_formal_i32_itype_checker.sv,33,cover(count == 15);,1
fwrisc_decode_formal_i32_itype_checker.sv,34,cover(decode_valid);,1
fwrisc_decode_formal_i32_itype_checker.sv,38,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_itype_checker.sv,39,cover (op == OP_ADD);,1
fwrisc_decode_formal_i32_itype_checker.sv,40,cover (op == OP_LT);,1
fwrisc_decode_formal_i32_itype_checker.sv,41,cover (op == OP_LTU);,1
fwrisc_decode_formal_i32_itype_checker.sv,42,cover (op == OP_XOR);,1
fwrisc_decode_formal_i32_itype_checker.sv,43,cover (op == OP_OR);,1
fwrisc_decode_formal_i32_itype_checker.sv,44,cover (op == OP_AND);,1
fwrisc_decode_formal_i32_itype_checker.sv,54,assert(op_b == imm_11_0_u);,1
fwrisc_decode_formal_i32_itype_checker.sv,56,assert(op_b == imm_11_0_s);,1
fwrisc_decode_formal_i32_itype_checker.sv,57,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_itype_checker.sv,59,assert(op_a == instr[19:15]); // op_a == regs[rs1] assert(rd_raddr == instr[11:7]);,2
fwrisc_decode_formal_i32_itype_checker.sv,61,cover(rd_raddr != 0);,1
fwrisc_decode_formal_i32_itype_checker.sv,65,assert(0);,1
fwrisc_decode_formal_i32_checker.sv,32,cover(count == 15);,1
fwrisc_decode_formal_i32_checker.sv,33,cover(decode_valid);,1
fwrisc_decode_formal_i32_checker.sv,37,assert(rd_raddr == instr[11:7]);,1
fwrisc_decode_formal_i32_checker.sv,38,assert(op_a == u_imm);,1
fwrisc_decode_formal_i32_checker.sv,39,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_checker.sv,44,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_checker.sv,45,assert(op_b == instr[24:20]);,1
fwrisc_decode_formal_i32_checker.sv,46,assert(rd_raddr == instr[11:7]);,1
fwrisc_decode_formal_i32_checker.sv,47,cover (op == OP_ADD);,1
fwrisc_decode_formal_i32_checker.sv,48,cover (op == OP_SUB);,1
fwrisc_decode_formal_i32_checker.sv,49,cover (op == OP_LT);,1
fwrisc_decode_formal_i32_checker.sv,50,cover (op == OP_LTU);,1
fwrisc_decode_formal_i32_checker.sv,51,cover (op == OP_XOR);,1
fwrisc_decode_formal_i32_checker.sv,52,cover (op == OP_OR);,1
fwrisc_decode_formal_i32_checker.sv,53,cover (op == OP_AND);,1
fwrisc_decode_formal_i32_checker.sv,55,assert(op_type == OP_TYPE_MDS);,1
fwrisc_decode_formal_i32_checker.sv,57,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_checker.sv,61,assert(op == OP_SUB);,1
fwrisc_decode_formal_i32_checker.sv,63,assert(op == OP_ADD);,1
fwrisc_decode_formal_i32_checker.sv,75,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_checker.sv,76,cover (op == OP_ADD);,1
fwrisc_decode_formal_i32_checker.sv,77,cover (op == OP_LT);,1
fwrisc_decode_formal_i32_checker.sv,78,cover (op == OP_LTU);,1
fwrisc_decode_formal_i32_checker.sv,79,cover (op == OP_XOR);,1
fwrisc_decode_formal_i32_checker.sv,80,cover (op == OP_OR);,1
fwrisc_decode_formal_i32_checker.sv,81,cover (op == OP_AND);,1
fwrisc_decode_formal_i32_checker.sv,91,assert(op_b == imm_11_0_u);,1
fwrisc_decode_formal_i32_checker.sv,93,assert(op_b == imm_11_0_s);,1
fwrisc_decode_formal_i32_checker.sv,94,assert(op_type == OP_TYPE_ARITH);,1
fwrisc_decode_formal_i32_checker.sv,96,assert(rd_raddr == instr[11:7]);,1
fwrisc_decode_formal_i32_checker.sv,97,cover(rd_raddr != 0);,1
fwrisc_decode_formal_i32_checker.sv,100,assert(op_a == instr[19:15]);,1
fwrisc_decode_formal_i32_checker.sv,101,assert(op_b == instr[24:20]);,1
fwrisc_decode_formal_i32_checker.sv,102,assert(op_c == imm_b);,1
fwrisc_decode_formal_i32_checker.sv,106,assert(0);,1
fwrisc_exec_formal_smoke_test.sv,53,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_mds_test.sv,103,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_csr_test.sv,90,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_mem_test.sv,137,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_arith_test.sv,75,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_branch_test.sv,110,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_call_test.sv,82,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_jump_test.sv,80,assert(s_eventually instr_complete);,1
fwrisc_exec_formal_csr_checker.sv,65,assert(rd_waddr == rd || rd_waddr == op_c);,1
alt_reset_ctrl_lego.sv,213,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
alt_reset_ctrl_lego.sv,219,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
alt_reset_ctrl_tgx_cdrauto.sv,185,assert property (rx_analogreset |-> rx_digitalreset);,1
alt_reset_ctrl_lego.sv,213,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
alt_reset_ctrl_lego.sv,219,assert property ($rose(start & ~aclr) |-> ##[0:1] reset);,1
alt_reset_ctrl_tgx_cdrauto.sv,185,assert property (rx_analogreset |-> rx_digitalreset);,1
dut.sv,324,assert(pmp_cfg_rdata[0] == 8'b00000000);,1
dut.sv,325,assert(pmp_cfg_rdata[1] == 8'b11111111);,1
dut.sv,326,assert(pmp_cfg_rdata[2] == 8'b00000000);,1
dut.sv,327,assert(pmp_cfg_rdata[3] == 8'b11111111);,1
dut.sv,336,assert(csr_rdata_int == hart_id_i);,1
dut.sv,346,assert(csr_rdata_int[CSR_MSTATUS_MIE_BIT] == mstatus_q.mie);,1
dut.sv,347,assert(csr_rdata_int[CSR_MSTATUS_MPIE_BIT] == mstatus_q.mpie);,1
dut.sv,348,assert(csr_rdata_int[CSR_MSTATUS_MPP_BIT_HIGH:CSR_MSTATUS_MPP_BIT_LOW] == mstatus_q.mpp);,1
dut.sv,349,assert(csr_rdata_int[CSR_MSTATUS_MPRV_BIT] == mstatus_q.mprv);,1
dut.sv,350,assert(csr_rdata_int[CSR_MSTATUS_TW_BIT] == mstatus_q.tw);,1
dut.sv,355,assert(csr_rdata_int == MISA_VALUE);,1
dut.sv,356,assert(MISA_VALUE == MISA_VALUE_RESULT);,1
dut.sv,365,assert(csr_rdata_int[CSR_MSIX_BIT] == mie_q.irq_software);,1
dut.sv,366,assert(csr_rdata_int[CSR_MTIX_BIT] == mie_q.irq_timer);,1
dut.sv,367,assert(csr_rdata_int[CSR_MEIX_BIT] == mie_q.irq_external);,1
dut.sv,368,assert(csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] == mie_q.irq_fast);,1
dut.sv,373,assert(csr_rdata_int == 32'b10000000000000000000000000011111);,1
dut.sv,382,assert(csr_rdata_int[CSR_MSIX_BIT] == mip.irq_software);,1
dut.sv,383,assert(csr_rdata_int[CSR_MTIX_BIT] == mip.irq_timer);,1
dut.sv,384,assert(csr_rdata_int[CSR_MEIX_BIT] == mip.irq_external);,1
dut.sv,385,assert(csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] == mip.irq_fast);,1
dut.sv,390,assert(csr_rdata_int == 32'b11111111000000001111111100000000);,1
dut.sv,395,assert(csr_rdata_int == pmp_addr_rdata[15]);,1
dut.sv,402,assert(mhpmcounter_idx == 5'b00011);,1
dut.sv,403,assert(mhpmevent[mhpmcounter_idx] == 32'h00001111);,1
dut.sv,404,assert(csr_rdata_int == dcsr_q);,1
dut.sv,405,assert(dcsr_q == 32'b00000000000000001010011100011111);,1
dut.sv,406,assert(csr_rdata_int == 32'b00000000000000001010011100011111);,1
dut.sv,407,assert(illegal_csr == 1'b0);,1
dut.sv,418,assert(csr_rdata_int == mhpmevent[mhpmcounter_idx]);,1
dut.sv,428,assert(mhpmcounter_idx == 5'b11111);,1
dut.sv,429,assert(mhpmevent[mhpmcounter_idx] == 32'h00000000);,1
top.sv,17,assert(a == 1);,1
top.sv,18,assert(b == 0);,1
top.sv,19,assert(c == 0);,1
top.sv,20,assert(d == 0);,1
top.sv,13,assert(b[0][0] == 1'b0);,1
top.sv,14,assert(b[0][1] == 1'b1);,1
top.sv,15,assert(b[1][0] == 1'b1);,1
top.sv,16,assert(b[1][1] == 1'b1);,1
top.sv,8,assert(b == 32'b00000000000000000000000000001001);,1
top.sv,6,assert(o == 32'hFFFF);,1
top.sv,4,assert(o == 32'hFFFF);,1
top.sv,17,assert(a == 5);,1
top.sv,18,assert(b == 14);,1
top.sv,19,assert(c == 5);,1
top.sv,20,assert(d == 6);,1
top.sv,12,assert(o == 1);,1
dut.sv,167,assert(1'b0 == csr_pmp_cfg_i[0].lock);,1
dut.sv,168,assert(PMP_MODE_TOR == csr_pmp_cfg_i[0].mode);,1
dut.sv,169,assert(1'b0 == csr_pmp_cfg_i[0].exec);,1
dut.sv,170,assert(1'b0 == csr_pmp_cfg_i[0].write);,1
dut.sv,171,assert(1'b0 == csr_pmp_cfg_i[0].read);,1
dut.sv,172,assert(6'b001000 == csr_pmp_cfg_i[0]);,1
dut.sv,173,assert(34'h000000000 == region_start_addr[0]);,1
dut.sv,175,assert(1'b1 == csr_pmp_cfg_i[1].lock);,1
dut.sv,176,assert(PMP_MODE_NA4 == csr_pmp_cfg_i[1].mode);,1
dut.sv,177,assert(1'b1 == csr_pmp_cfg_i[1].exec);,1
dut.sv,178,assert(1'b1 == csr_pmp_cfg_i[1].write);,1
dut.sv,179,assert(1'b1 == csr_pmp_cfg_i[1].read);,1
dut.sv,180,assert(6'b110111 == csr_pmp_cfg_i[1]);,1
dut.sv,181,assert(csr_pmp_addr_i[1] == region_start_addr[1]);,1
dut.sv,183,assert(csr_pmp_cfg_i[2].mode == PMP_MODE_NAPOT);,1
dut.sv,184,assert(region_addr_mask[2][2] == 1'b0);,1
dut.sv,185,assert(region_addr_mask[2][3] == 1'b1);,1
dut.sv,186,assert(csr_pmp_cfg_i[3].mode == PMP_MODE_TOR);,1
dut.sv,187,assert(region_addr_mask[3][2] == 1'b1);,1
dut.sv,188,assert(region_addr_mask[3][3] == 1'b1);,1
dut.sv,190,assert(region_match_eq[0][0] == 1'b1);,1
dut.sv,191,assert(region_match_gt[0][0] == 1'b0);,1
dut.sv,192,assert(region_match_lt[0][0] == 1'b0);,1
dut.sv,194,assert(region_match_eq[0][1] == 1'b0);,1
dut.sv,195,assert(region_match_gt[0][1] == 1'b0);,1
dut.sv,196,assert(region_match_lt[0][1] == 1'b1);,1
dut.sv,198,assert(region_match_eq[1][0] == 1'b0);,1
dut.sv,199,assert(region_match_gt[1][0] == 1'b1);,1
dut.sv,200,assert(region_match_lt[1][0] == 1'b0);,1
dut.sv,202,assert(region_match_all[0][0] == 1'b0);,1
dut.sv,203,assert(region_match_all[0][1] == region_match_eq[0][1]);,1
dut.sv,204,assert(region_match_all[1][0] == 1'b0);,1
dut.sv,205,assert(region_match_all[1][1] == region_match_eq[1][1]);,1
dut.sv,207,assert(region_perm_check[0][0] == 1'b0);,1
dut.sv,208,assert(region_perm_check[1][0] == 1'b0);,1
dut.sv,209,assert(region_perm_check[1][1] == 1'b1);,1
dut.sv,210,assert(region_perm_check[0][1] == 1'b1);,1
dut.sv,212,assert(priv_mode_i[0] == PRIV_LVL_M);,1
dut.sv,213,assert(priv_mode_i[1] == PRIV_LVL_H);,1
dut.sv,215,assert(region_match_all[1][1] == 1'b1);,1
dut.sv,217,assert(access_fault[0] == 1'b0);,1
dut.sv,218,assert(access_fault[1] == ~region_perm_check[1][1]);,1
top.sv,16,assert(o == 16);,1
top.sv,17,assert(a == 121);,1
top.sv,18,assert(b == 110);,1
top.sv,19,assert(c == 2);,1
top.sv,20,assert(d == 20);,1
top.sv,50,assert(t.my_array[0].a == 1'b1);,1
top.sv,51,assert(t.my_array[1].a == 1'b0);,1
top.sv,52,assert(t.my_array[2].a == 1'b1);,1
top.sv,53,assert(t.my_array[0].b == 1'b1);,1
top.sv,54,assert(t.my_array[1].c == 1'b0);,1
top.sv,56,assert(u.my_array[0] == 12'b111000101010);,1
top.sv,57,assert(u.my_array[1] == 12'b101010111000);,1
top.sv,17,assert(a == 5);,1
top.sv,18,assert(b == 14);,1
top.sv,19,assert(c == 5);,1
top.sv,20,assert(d == 6);,1
top.sv,29,assert(i == 32'b10000000100000001000000100000000);,1
top.sv,30,assert(j == 32'b01111111111111111111111111111111);,1
top.sv,31,assert(k == 32'b00000000000000000000000000000001);,1
top.sv,33,assert(l == 64'b0000000000000000000000000000000100000000000000000000000010101010);,1
top.sv,34,assert(m == 192'h000900120021);,1
top.sv,36,assert(n == 3'b110);,1
top.sv,30,assert(o == 31);,1
top.sv,14,assert(o == 32'hFFFFFFFF);,1
ibex_decoder_tb.sv,158,assert(dut_if.alu_operator_o == ibex_pkg::ALU_SUB);,1
ibex_decoder_tb.sv,159,assert(dut_if.mult_en_o == 1'b0);,1
ibex_decoder_tb.sv,160,assert(dut_if.mult_sel_o == 1'b0);,1
ibex_decoder_tb.sv,161,assert(dut_if.div_en_o == 1'b0);,1
ibex_decoder_tb.sv,162,assert(dut_if.div_sel_o == 1'b0);,1
ibex_decoder_tb.sv,163,assert(dut_if.data_req_o == 1'b0);,1
ibex_decoder_tb.sv,164,assert(dut_if.data_we_o == 1'b0);,1
ibex_decoder_tb.sv,165,assert(dut_if.rf_we_o == 1'b1);,1
ibex_decoder_tb.sv,166,assert(dut_if.rf_waddr_o == 5'b00001);,1
ibex_decoder_tb.sv,167,assert(dut_if.rf_raddr_a_o == 5'b00010);,1
ibex_decoder_tb.sv,168,assert(dut_if.rf_raddr_b_o == 5'b00011);,1
ibex_decoder_tb.sv,175,assert(dut_if.alu_operator_o == ibex_pkg::ALU_AND);,1
ibex_decoder_tb.sv,176,assert(dut_if.mult_en_o == 1'b0);,1
ibex_decoder_tb.sv,177,assert(dut_if.mult_sel_o == 1'b0);,1
ibex_decoder_tb.sv,178,assert(dut_if.div_en_o == 1'b0);,1
ibex_decoder_tb.sv,179,assert(dut_if.div_sel_o == 1'b0);,1
ibex_decoder_tb.sv,180,assert(dut_if.data_req_o == 1'b0);,1
ibex_decoder_tb.sv,181,assert(dut_if.data_we_o == 1'b0);,1
ibex_decoder_tb.sv,182,assert(dut_if.rf_we_o == 1'b1);,1
ibex_decoder_tb.sv,183,assert(dut_if.rf_waddr_o == 5'b00100);,1
ibex_decoder_tb.sv,184,assert(dut_if.rf_raddr_a_o == 5'b00101);,1
ibex_decoder_tb.sv,185,assert(dut_if.rf_raddr_b_o == 5'b00110);,1
ibex_decoder_tb.sv,192,assert(dut_if.mult_en_o == 1'b1);,1
ibex_decoder_tb.sv,193,assert(dut_if.mult_sel_o == 1'b1);,1
ibex_decoder_tb.sv,194,assert(dut_if.div_en_o == 1'b0);,1
ibex_decoder_tb.sv,195,assert(dut_if.div_sel_o == 1'b0);,1
ibex_decoder_tb.sv,196,assert(dut_if.data_req_o == 1'b0);,1
ibex_decoder_tb.sv,197,assert(dut_if.data_we_o == 1'b0);,1
ibex_decoder_tb.sv,198,assert(dut_if.rf_we_o == 1'b1);,1
ibex_decoder_tb.sv,199,assert(dut_if.rf_waddr_o == 5'b00111);,1
ibex_decoder_tb.sv,200,assert(dut_if.rf_raddr_a_o == 5'b01000);,1
ibex_decoder_tb.sv,201,assert(dut_if.rf_raddr_b_o == 5'b01001);,1
ibex_decoder_tb.sv,208,assert(dut_if.mult_en_o == 1'b0);,1
ibex_decoder_tb.sv,209,assert(dut_if.mult_sel_o == 1'b0);,1
ibex_decoder_tb.sv,210,assert(dut_if.div_en_o == 1'b1);,1
ibex_decoder_tb.sv,211,assert(dut_if.div_sel_o == 1'b1);,1
ibex_decoder_tb.sv,212,assert(dut_if.data_req_o == 1'b0);,1
ibex_decoder_tb.sv,213,assert(dut_if.data_we_o == 1'b0);,1
ibex_decoder_tb.sv,214,assert(dut_if.rf_we_o == 1'b1);,1
ibex_decoder_tb.sv,215,assert(dut_if.rf_waddr_o == 5'b01010);,1
ibex_decoder_tb.sv,216,assert(dut_if.rf_raddr_a_o == 5'b01011);,1
ibex_decoder_tb.sv,217,assert(dut_if.rf_raddr_b_o == 5'b01100);,1
ibex_decoder_tb.sv,224,assert(dut_if.mult_en_o == 1'b0);,1
ibex_decoder_tb.sv,225,assert(dut_if.mult_sel_o == 1'b0);,1
ibex_decoder_tb.sv,226,assert(dut_if.div_en_o == 1'b0);,1
ibex_decoder_tb.sv,227,assert(dut_if.div_sel_o == 1'b0);,1
ibex_decoder_tb.sv,228,assert(dut_if.data_req_o == 1'b1);,1
ibex_decoder_tb.sv,229,assert(dut_if.data_we_o == 1'b0);,1
ibex_decoder_tb.sv,230,assert(dut_if.rf_we_o == 1'b0);,1
ibex_decoder_tb.sv,231,assert(dut_if.rf_waddr_o == 5'b01101);,1
ibex_decoder_tb.sv,232,assert(dut_if.rf_raddr_a_o == 5'b01110);,1
ibex_decoder_tb.sv,239,assert(dut_if.mult_en_o == 1'b0);,1
ibex_decoder_tb.sv,240,assert(dut_if.mult_sel_o == 1'b0);,1
ibex_decoder_tb.sv,241,assert(dut_if.div_en_o == 1'b0);,1
ibex_decoder_tb.sv,242,assert(dut_if.div_sel_o == 1'b0);,1
ibex_decoder_tb.sv,243,assert(dut_if.data_req_o == 1'b1);,1
ibex_decoder_tb.sv,244,assert(dut_if.data_we_o == 1'b1);,1
ibex_decoder_tb.sv,245,assert(dut_if.rf_we_o == 1'b0);,1
ibex_decoder_tb.sv,246,assert(dut_if.rf_waddr_o == 5'b01111);,1
ibex_decoder_tb.sv,247,assert(dut_if.rf_raddr_a_o == 5'b10000);,1
wolf_goat_cabbage.sv,23,assume (w+g+c <= 1);,1
wolf_goat_cabbage.sv,27,cover(YOUR COVER STATEMENT HERE);,1
wolf_goat_cabbage.sv,31,assume (bank_w != bank_g);,1
wolf_goat_cabbage.sv,36,assume (bank_g != bank_c);,1
simplecover.sv,14,assume (reset);,1
simplecover.sv,21,cover property (pedestrian_green);,1
simplecover.sv,22,cover property (up_green);,1
simplecover.sv,23,cover property (down_green);,1
simplecover.sv,24,cover property (turn_green);,1
safety.sv,17,assume (reset);,1
liveness.sv,17,assume (reset);,1
Filter.sv,268,assert(!reset_n || oVGA_SYNC_N == 0);,1
Filter.sv,274,assert(oVGA_R == 0 && oVGA_G == 0 && oVGA_B == 0);,1
Filter.sv,279,assert(out_x <= WIDTH);,1
Filter.sv,280,assert(out_y <= HEIGHT);,1
ks.sv,43,assert(1'b0 && "Kogge-Stone adder with LEN < 4 makes no sense");,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_lite_xbar.sv,107,assert(NUM_MASTER > 0);,1
axi_lite_xbar.sv,108,assert(NUM_SLAVE > 0);,1
axi_lite_xbar.sv,109,assert(NUM_RULES > 0);,1
axi_lite_xbar.sv,110,assert(rules.AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,111,assert(rules.NUM_SLAVE == NUM_SLAVE);,1
axi_lite_xbar.sv,117,assert(master[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,118,assert(master[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_lite_xbar.sv,125,assert(slave[i].AXI_ADDR_WIDTH == ADDR_WIDTH);,1
axi_lite_xbar.sv,126,assert(slave[i].AXI_DATA_WIDTH == DATA_WIDTH);,1
axi_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_join.sv,25,assert(in.AXI_ID_WIDTH <= out.AXI_ID_WIDTH );,1
axi_join.sv,26,assert(in.AXI_USER_WIDTH == out.AXI_USER_WIDTH);,1
axi_lite_join.sv,23,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_join.sv,24,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
axi_modify_address.sv,30,assert(ADDR_WIDTH_IN > 0);,1
axi_modify_address.sv,31,assert(ADDR_WIDTH_OUT > 0);,1
axi_arbiter.sv,27,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,28,assert(arb.NUM_REQ == NUM_REQ);,1
axi_arbiter.sv,78,assert(NUM_REQ >= 0);,1
axi_arbiter.sv,79,assert(ID_WIDTH >= 0);,1
axi_lite_to_axi.sv,22,assert(in.AXI_ADDR_WIDTH == out.AXI_ADDR_WIDTH);,1
axi_lite_to_axi.sv,23,assert(in.AXI_DATA_WIDTH == out.AXI_DATA_WIDTH);,1
bind_wrapper.sv,96,assert property(apb_write_check);,1
bind_wrapper.sv,103,assert property(apb_write_check);,1
bind_wrapper.sv,112,assert property(apb_write_check);,1
bind_wrapper.sv,113,assert property(apb_read_check);,1
bind_wrapper.sv,114,assert property(reset_check); */ assert property(@(posedge PCLK) disable iff(!PRESETn) (PREADY & PWRITE & PADDR == 8'h10) |=> (APB_BYPASS == r_bypass[0]));,3
bind_wrapper.sv,171,assume property(req0_check);,1
bind_wrapper.sv,180,assume property(req0_check);,1
bind_wrapper.sv,189,assume property(req0_check);,1
bind_wrapper.sv,190,assume property(req1_check);,1
bind_wrapper.sv,191,assume property(req2_check);,1
bind_wrapper.sv,192,assume property(req3_check);,1
wrapper.sv,20,assume(reset);,1
wrapper.sv,23,assume (io_dutyCicle>0);,1
wrapper.sv,24,assume (io_periodCounter > 0);,1
wrapper.sv,25,assume (io_dutyCicle<io_periodCounter);,1
wrapper.sv,30,assert (io_contador == 0);,1
wrapper.sv,34,assert (io_out == 0);,1
wrapper.sv,38,assert(io_contador>=0);,1
wrapper.sv,42,assume (io_en);,1
wrapper.sv,43,assert (io_out == 1);,1
wrapper.sv,47,assume (io_en);,1
wrapper.sv,48,assert (io_out == 0);,1
wrapper.sv,52,assume(io_en);,1
tlb_test.sv,78,assert(inst_miss==1);,1
tlb_test.sv,80,assert(inst_address_tlb==inst_out);,1
tlb_test.sv,83,assert(data_miss==1);,1
tlb_test.sv,85,assert(data_address_tlb==data_out);,1
wrapper.sv,16,assume(reset);,1
wrapper.sv,17,assume(io_duty<=255);,1
wrapper.sv,18,assume(io_T<=255);,1
wrapper.sv,22,assert(!io_cont);,1
wrapper.sv,25,assert(io_cont);,1
wrapper.sv,28,assert(io_out);,1
wrapper.sv,31,assert(!io_out);,1
wrapper.sv,36,assert(io_cont<=io_T);,1
wrapper.sv,37,assert(io_duty<=io_T);,1
testbench.sv,50,assert(DUT.top_i.t0.inst.sha256_v1_0_S00_AXI_inst.core.digest == 256'Hba7816bf8f01cfea414140de5dae2223b00361a396177a9cb410ff61f20015ad);,1
testbench.sv,82,assert(DUT.top_i.t0.inst.AES_CTR_v1_0_S00_AXI_inst.aes.out == 128'H75507505518797f60d24a303f5a79079);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
wrapper.v,35,assume(~mem_wait || trap);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
bsg_nonsynth_clk_gen_tester.v,326,assert(bsg_clk_gen_i == ext_clk_i);,1
testbench.v,86,assert (test_data_lo == test_data_li);,1
testbench.v,87,assert (test_v_lo == 1'b1);,1
testbench.v,93,assert (fifo_v_lo == 1'b0);,1
testbench.v,103,assert (test_data_lo == test_data_li);,1
testbench.v,104,assert (test_v_lo == 1'b1);,1
testbench.v,109,assert (fifo_v_lo == 1'b1);,1
testbench.v,110,assert (fifo_data_lo == test_data_li);,1
testbench.v,120,assert (test_data_lo == fifo_data_lo);,1
testbench.v,121,assert (test_v_lo == 1'b1);,1
testbench.v,127,assert (test_data_lo == test_data_li);,1
testbench.v,128,assert (test_v_lo == 1'b1);,1
testbench.v,135,assert (test_data_lo == fifo_data_lo);,1
testbench.v,136,assert (test_v_lo == 1'b1);,1
testbench.v,142,assert (test_ready_lo == 1'b0);,1
testbench.v,143,assert (fifo_ready_lo == 1'b0);,1
testbench.v,154,assert (fifo_v_lo == 1'b0);,1
testbench.v,155,assert (test_v_lo == 1'b0);,1
testbench.v,20,assert(v_lo == 1'b0);,1
testbench.v,21,assert(addr_lo == 8'b0);,1
testbench.v,25,assert(v_lo == 1'b1);,1
testbench.v,26,assert(addr_lo == 8'b0);,1
testbench.v,30,assert(v_lo == 1'b1);,1
testbench.v,31,assert(addr_lo == 8'b0);,1
testbench.v,35,assert(v_lo == 1'b1);,1
testbench.v,36,assert(addr_lo == 8'b1);,1
testbench.v,40,assert(v_lo == 1'b1);,1
testbench.v,41,assert(addr_lo == 8'd2);,1
testbench.v,45,assert(v_lo == 1'b1);,1
testbench.v,46,assert(addr_lo == 8'd3);,1
testbench.v,50,assert(v_lo == 1'b1);,1
testbench.v,51,assert(addr_lo == 8'd7);,1
testbench.v,55,assert(v_lo == 1'b1);,1
testbench.v,56,assert(addr_lo == 8'd5);,1
testbench.v,60,assert(v_lo == 1'b1);,1
testbench.v,61,assert(addr_lo == 8'd4);,1
testbench.v,75,assert (w_empty_lo == 4'b1111);,1
testbench.v,95,assert (w_empty_lo == 4'b1100);,1
testbench.v,103,assert (r_v_lo);,1
testbench.v,104,assert (r_data_lo == 16'hdead);,1
testbench.v,112,assert (r_v_lo);,1
testbench.v,113,assert (r_data_lo == 16'hbeef);,1
testbench.v,129,assert (~r_v_lo);,1
testbench.v,130,assert (w_empty_lo == 4'b1101);,1
testbench.v,95,assert (r_v_lo);,1
testbench.v,96,assert (r_data_lo == 16'hdead);,1
testbench.v,104,assert (r_v_lo);,1
testbench.v,105,assert (r_data_lo == 16'hbeef);,1
testbench.v,121,assert (~r_v_lo);,1
testbench.v,127,assert (~r_v_lo);,1
demofull.v,505,assume(!S_AXI_ARESETN);,1
demofull.v,600,assert(S_AXI_BVALID);,1
demofull.v,607,assert(!S_AXI_WREADY);,1
demofull.v,629,assert(S_AXI_ARREADY);,1
demofull.v,673,cover(S_AXI_ARREADY && f_rd_cvr_valid /* && ... */);,1
skidbuffer.v,193,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,197,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,203,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,205,assert property (IDATA_HELD_WHEN_NOT_READY);,1
faxil_slave.v,176,assume(!i_axi_reset_n);,1
faxil_slave.v,180,assert(!i_axi_reset_n);,1
faxil_slave.v,202,assume(!i_axi_reset_n);,1
faxil_slave.v,206,assume(!i_axi_reset_n);,1
faxil_slave.v,213,assert(!i_axi_reset_n);,1
faxil_slave.v,217,assert(!i_axi_reset_n);,1
faxil_slave.v,667,assert(f_axi_rd_outstanding == 0);,1
faxil_slave.v,681,assert(f_axi_wr_outstanding == 0);,1
faxil_slave.v,683,assert(f_axi_awr_outstanding == 0);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
ws2812.v,150,assume(reset);,1
ws2812.v,156,assert(bit_counter == t_reset);,1
ws2812.v,157,assert(rgb_counter == 23);,1
ws2812.v,158,assert(state == STATE_RESET);,1
ws2812.v,162,assert(bit_counter <= t_reset);,1
ws2812.v,163,assert(rgb_counter <= 23);,1
ws2812.v,164,assert(led_counter <= NUM_LEDS - 1);,1
ws2812.v,167,assert(bit_counter <= t_period);,1
ws2812.v,174,assert(data == 0);,1
ws2812.v,175,assert(bit_counter <= t_reset);,1
ws2812.v,181,assume(led_num < NUM_LEDS);,1
instruction_buffer.v,100,assume(o_ready);,1
instruction_buffer.v,103,cover(o_ready);,1
instruction_buffer.v,106,cover(!o_ready);,1
spl_core.v,1137,assert property(spl_rx_valid) else $fatal("spl_rx_valid asserted!");,2
spl_core.v,1147,assert property(rw_buf_overflow) else $fatal("rw_buf_overflow asserted!");,2
spl_core.v,1155,"assert property(pagetable_no_read_during_wrtie) else $fatal(""pagetable read-during-write at same time to location %x"", pt_waddr);",2
spl_core.v,1164,"assert property(rob_no_read_during_wrtie) else $fatal(""reorder_buf read-during-write at same time to location %x"", rob_waddr);",2
spl_cci_top.v,329,assert property(cci_rx_valid) else $fatal("cci_rx_valid asserted!");,2
spl_trn_top.v,371,assert property(spl_rx_valid) else $fatal("spl_rx_valid asserted!");,2
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
and_not_testbench.v,19,assert(d==1);,1
and_not_testbench.v,27,assert(d==1);,1
and_not_testbench.v,33,assert(d==1);,1
and_not_testbench.v,39,assert(d==0);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,12,assert(r==1);,1
or_tb.v,17,assert(r==1);,1
or_tb.v,22,assert(r==1);,1
or_tb.v,27,assert(r==0);,1
ff_tb.v,19,assert(q == 1);,1
ff_tb.v,23,assert(q==1);,1
ff_tb.v,26,assert(q==1);,1
ff_tb.v,31,assert(q == 1);,1
ff_tb.v,35,assert(q==1);,1
ff_tb.v,38,assert(q==1);,1
ff_tb.v,44,assert(q == 1);,1
ff_tb.v,48,assert(q==1);,1
ff_tb.v,51,assert(q==1);,1
add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,35,assert(r==16'hfff4);,1
add_sub_logic_tb.v,39,assert(r); //Contradicts previous assert of !r /* op==3 */ op=3; a=3; b=10;,5
add_sub_logic_tb.v,45,assert(r==0);,1
add_sub_logic_tb.v,49,assert(r==1);,1
add_sub_logic_tb.v,55,assert(r==1);,1
add_sub_logic_tb.v,59,assert(r==0);,1
ff_tb.v,17,assert(q == 1);,1
ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
add32_tb.v,33,assert( 32'hFFFFFFFF == sum );,1
add32_tb.v,34,assert( 1 == cout );,1
R5FP_sqrt.v,109,assert(zExp>0);,1
R5FP_int_div_sqrt.v,54,assert(W%2==0);,1
txuart.v,429,assert(r_setup == fsv_setup);,1
txuart.v,437,assert(zero_baud_counter);,1
txuart.v,447,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,497,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,498,assert(data_bits == 2'b11);,1
txuart.v,499,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,501,assert(1'b0 == |f_six_seq);,1
txuart.v,502,assert(1'b0 == |f_seven_seq);,1
txuart.v,503,assert(1'b0 == |f_eight_seq);,1
txuart.v,504,assert(r_busy);,1
txuart.v,505,assert(state > 4'h2);,1
txuart.v,512,assert(state == 4'h3);,1
txuart.v,513,assert(o_uart_tx == 1'b0);,1
txuart.v,514,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,516,assert(calc_parity == parity_odd);,1
txuart.v,519,assert(state == 4'h4);,1
txuart.v,520,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,521,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,523,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,526,assert(state == 4'h5);,1
txuart.v,527,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,528,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,533,assert(state == 4'h6);,1
txuart.v,534,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,535,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,540,assert(state == 4'h7);,1
txuart.v,541,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,542,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,548,assert(state == 4'h8);,1
txuart.v,550,assert(state == 4'h9);,1
txuart.v,551,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,577,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,578,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,579,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,581,assert(1'b0 == |f_five_seq);,1
txuart.v,582,assert(1'b0 == |f_seven_seq);,1
txuart.v,583,assert(1'b0 == |f_eight_seq);,1
txuart.v,584,assert(r_busy);,1
txuart.v,585,assert(state > 4'h1);,1
txuart.v,592,assert(state == 4'h2);,1
txuart.v,593,assert(o_uart_tx == 1'b0);,1
txuart.v,594,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,596,assert(calc_parity == parity_odd);,1
txuart.v,599,assert(state == 4'h3);,1
txuart.v,600,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,601,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,603,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,606,assert(state == 4'h4);,1
txuart.v,607,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,608,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,613,assert(state == 4'h5);,1
txuart.v,614,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,615,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,620,assert(state == 4'h6);,1
txuart.v,621,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,622,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,627,assert(state == 4'h7);,1
txuart.v,628,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,629,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,635,assert(state == 4'h8);,1
txuart.v,637,assert(state == 4'h9);,1
txuart.v,638,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,663,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,664,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,665,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,667,assert(1'b0 == |f_five_seq);,1
txuart.v,668,assert(1'b0 == |f_six_seq);,1
txuart.v,669,assert(1'b0 == |f_eight_seq);,1
txuart.v,670,assert(r_busy);,1
txuart.v,671,assert(state != 4'h0);,1
txuart.v,678,assert(state == 4'h1);,1
txuart.v,679,assert(o_uart_tx == 1'b0);,1
txuart.v,680,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,682,assert(calc_parity == parity_odd);,1
txuart.v,685,assert(state == 4'h2);,1
txuart.v,686,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,687,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,689,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,692,assert(state == 4'h3);,1
txuart.v,693,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,694,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,699,assert(state == 4'h4);,1
txuart.v,700,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,701,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,706,assert(state == 4'h5);,1
txuart.v,707,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,708,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,713,assert(state == 4'h6);,1
txuart.v,714,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,715,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,720,assert(state == 4'h7);,1
txuart.v,721,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,722,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,728,assert(state == 4'h8);,1
txuart.v,730,assert(state == 4'h9);,1
txuart.v,731,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,757,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,758,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,759,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,761,assert(1'b0 == |f_five_seq);,1
txuart.v,762,assert(1'b0 == |f_six_seq);,1
txuart.v,763,assert(1'b0 == |f_seven_seq);,1
txuart.v,764,assert(r_busy);,1
txuart.v,771,assert(state == 4'h0);,1
txuart.v,772,assert(o_uart_tx == 1'b0);,1
txuart.v,773,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,775,assert(calc_parity == parity_odd);,1
txuart.v,778,assert(state == 4'h1);,1
txuart.v,779,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,780,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,782,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,785,assert(state == 4'h2);,1
txuart.v,786,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,787,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,792,assert(state == 4'h3);,1
txuart.v,793,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,794,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,799,assert(state == 4'h4);,1
txuart.v,800,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,801,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,806,assert(state == 4'h5);,1
txuart.v,807,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,808,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,813,assert(state == 4'h6);,1
txuart.v,814,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,815,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,820,assert(state == 4'h7);,1
txuart.v,821,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,822,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,828,assert(state == 4'h8);,1
txuart.v,830,assert(state == 4'h9);,1
txuart.v,831,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,847,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,889,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,890,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,891,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,892,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,894,assert(r_busy);,1
txuart.v,902,assert(state == TXU_STOP);,1
txuart.v,904,assert(state == TXU_STOP);,1
txuart.v,905,assert(use_parity);,1
txuart.v,906,assert(o_uart_tx == fsv_parity);,1
txuart.v,913,assert(state == TXU_SECOND_STOP);,1
txuart.v,914,assert(dblstop);,1
txuart.v,915,assert(o_uart_tx);,1
txuart.v,921,assert(state == 4'hf);,1
txuart.v,922,assert(o_uart_tx);,1
txuart.v,923,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,961,assert(state == TXU_IDLE);,1
txuart.v,962,assert(o_uart_tx == 1'b1);,1
txuart.v,968,assert(state == TXU_BREAK);,1
txuart.v,969,assert(r_busy);,1
txuart.v,970,assert(o_uart_tx == 1'b0);,1
txuart.v,1063,assert(dblstop && use_parity);,1
txuart.v,1098,assert(dblstop);,1
txuart.v,1099,assert(use_parity);,1
txuart.v,1132,assume(i_setup[23:0] > 2);,1
txuart.v,1134,assert(fsv_setup[23:0] > 2);,1
picorv32a.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32a.v,2040,restrict property (resetn != $initstate);,1
picorv32a.v,2050,assert (mem_wstrb == 0);,1
picorv32a.v,2062,assert (ok);,1
picorv32a.v,2080,assert(mem_valid);,1
picorv32a.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,2082,assert(mem_wstrb == 0);,1
picorv32a.v,2085,assert(mem_valid);,1
picorv32a.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32a.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32a.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32a.v,2091,assert(!mem_valid || mem_ready);,1
wbqspiflash.v,1654,assert(f_nbits != 0);,1
wbqspiflash.v,1677,assert(f_nsent + spi_len + 6'h4 == f_nbits);,1
wbqspiflash.v,1679,assert(f_nsent + spi_len + 6'h1 == f_nbits);,1
wbqspiflash.v,1695,assert(!o_cs_n);,1
wbqspiflash.v,1711,assert(o_sck);,1
wbqspiflash.v,1736,assert(!o_cs_n);,1
wbqspiflash.v,1752,assert(f_nsent == f_nbits);,1
zipdiv.v,398,assert(!o_busy);,1
zipdiv.v,399,assert(!o_valid);,1
zipdiv.v,400,assert(!o_err);,1
zipdiv.v,402,assert(!r_busy);,1
zipdiv.v,403,assert(!zero_divisor);,1
zipdiv.v,404,assert(r_bit==0);,1
zipdiv.v,405,assert(!last_bit);,1
zipdiv.v,406,assert(!pre_sign);,1
zipdiv.v,407,assert(!r_z);,1
zipdiv.v,408,assert(r_dividend==0);,1
zipdiv.v,409,assert(o_quotient==0);,1
zipdiv.v,410,assert(!r_c);,1
zipdiv.v,411,assert(r_divisor==0);,1
zipdiv.v,423,assert(o_valid);,1
zipdiv.v,434,assert(o_valid);,1
zipdiv.v,438,assert(!pre_sign);,1
zipdiv.v,442,assert(pre_sign);,1
zipdiv.v,450,assert(o_busy);,1
zipdiv.v,454,assert(!o_valid);,1
zipdiv.v,462,assert(w_n == o_quotient[BW-1]);,1
zipdiv.v,466,assert(!o_busy);,1
zipdiv.v,493,assert(o_err);,1
zipdiv.v,502,assert(r_divisor[BW-2:0] == 0);,1
zipdiv.v,511,assert(r_divisor[2*BW-2]==0);,1
zipdiv.v,515,assert(o_quotient[0]);,1
zipdiv.v,517,assert(!o_quotient[0]);,1
picorv32.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2111,restrict property (resetn != $initstate);,1
picorv32.v,2121,assert (mem_wstrb == 0);,1
picorv32.v,2133,assert (ok);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wstrb == 0);,1
picorv32.v,2156,assert(mem_valid);,1
picorv32.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2162,assert(!mem_valid || mem_ready);,1
and_not_testbench.v,16,assert(d==1);,1
and_not_testbench.v,21,assert(d==1);,1
and_not_testbench.v,26,assert(d==1);,1
and_not_testbench.v,31,assert(d==0);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,12,assert(r==1);,1
or_tb.v,17,assert(r==1);,1
or_tb.v,22,assert(r==1);,1
or_tb.v,27,assert(r==0);,1
ff_tb.v,19,assert(q == 1);,1
ff_tb.v,23,assert(q==1);,1
ff_tb.v,26,assert(q==1);,1
ff_tb.v,31,assert(q == 1);,1
ff_tb.v,35,assert(q==1);,1
ff_tb.v,38,assert(q==1);,1
ff_tb.v,43,assert(q == 0);,1
ff_tb.v,47,assert(q==0);,1
ff_tb.v,50,assert(q==1);,1
add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,35,assert(!r);,1
add_sub_logic_tb.v,39,assert(r);,1
add_sub_logic_tb.v,45,assert(r==16'hfff5);,1
add_sub_logic_tb.v,49,assert(r==16'hfffC);,1
ff_tb.v,17,assert(q == 1);,1
ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
rv_axi.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
rv_axi.v,2107,restrict property (resetn != $initstate);,1
rv_axi.v,2117,assert (mem_wstrb == 0);,1
rv_axi.v,2129,assert (ok);,1
rv_axi.v,2147,assert(mem_valid);,1
rv_axi.v,2148,assert(mem_addr == last_mem_la_addr);,1
rv_axi.v,2149,assert(mem_wstrb == 0);,1
rv_axi.v,2152,assert(mem_valid);,1
rv_axi.v,2153,assert(mem_addr == last_mem_la_addr);,1
rv_axi.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
rv_axi.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
rv_axi.v,2158,assert(!mem_valid || mem_ready);,1
assertion_fsm_onehot_state_encoding.v,46,assert property(async_reset);,1
assertion_fsm_onehot_state_encoding.v,52,assert property(async_reset);,1
assertion_fsm_onehot_state_encoding.v,58,assert property(async_reset);,1
assertion_fsm_onehot_state_encoding.v,65,assert property(async_reset);,1
assertion_fsm_onehot_state_encoding.v,66,assert property(in_idle_input_one);,1
assertion_fsm_onehot_state_encoding.v,67,assert property(in_idle_input_zero);,1
assertion_fsm_onehot_state_encoding.v,68,assert property(in_a_input_one);,1
assertion_fsm_onehot_state_encoding.v,69,assert property(in_a_input_zero);,1
assertion_fsm_onehot_state_encoding.v,70,assert property(in_b_input_one);,1
assertion_fsm_onehot_state_encoding.v,71,assert property(in_b_input_zero);,1
assertion_fsm_onehot_state_encoding.v,72,assert property(in_c_input_one);,1
assertion_fsm_onehot_state_encoding.v,73,assert property(in_c_input_zero);,1
assertion_fsm_onehot_state_encoding.v,74,assert property(output_one);,1
adc.v,86,restrict(clk == !f_last_clk);,1
adc.v,97,assert(max == 0);,1
adc.v,98,assert(serial_data == 0);,1
adc.v,99,assert(cnt == 0);,1
adc.v,100,assert(data == 0);,1
adc.v,101,assert(ready == 0);,1
adc.v,108,assert(ready == 1);,1
adc.v,116,assert(ready == 0);,1
adc.v,121,assert(adc_cs == 1);,1
bram.v,58,assume(f_data == bram[f_addr]);,1
bram.v,63,assert(bram[f_addr] == f_data);,1
axi_master.v,453,cover(o_axi_araddr >= SECOND_ADDRESS_IN_REQUEST);,1
axi_master.v,454,cover(!o_axi_rready);,1
axi_master.v,455,cover(address_read_transaction_is_accepted);,1
full-adder.v,24,"assert property ({1'b0, in_a} + {1'b0, in_b} + {1'b0, in_carry} == {out_carry, out});",1
mult_32.v,90,assert property(A * B == Result);,1
mult_8.v,42,assert property(A * B == Result);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
sync_fifo.v,113,assume(!flush);,1
sync_fifo.v,114,assume(rst_n);,1
sync_fifo.v,118,assert(level <= DEPTH);,1
tb.v,154,assume(test_mem[i] == $anyconst);,1
tb.v,167,assume(src_haddr < MEM_SIZE_BYTES);,1
tb.v,169,assume(!src_htrans[0]);,1
tb.v,171,assume(8 << src_hsize <= W_DATA);,1
tb.v,185,assume(!src_hwrite);,1
tb.v,192,assert(src_hready);,1
tb.v,193,assert(!src_hresp);,1
tb.v,201,assert(src_hresp);,1
tb.v,212,assert(dst_haddr < MEM_SIZE_BYTES);,1
tb.v,214,assert(8 << dst_hsize <= W_DATA);,1
tb.v,229,assert(dst_active_dph);,1
tb.v,234,assert(dst_haddr == dst_addr_dph + W_DATA / 8);,1
tb.v,242,assume(dst_hready_resp);,1
tb.v,243,assume(!dst_hresp);,1
tb.v,251,assume(dst_hresp);,1
tb.v,264,assert(src_hrdata == src_hrdata_expect);,1
tb.v,202,assume(src_haddr < MEM_SIZE_BYTES);,1
tb.v,204,assume(!src_htrans[0]);,1
tb.v,206,assume(8 << src_hsize <= W_DATA);,1
tb.v,223,assume(src_hmaster < EXCL_N_MASTERS);,1
tb.v,230,assert(src_hready);,1
tb.v,231,assert(!src_hresp);,1
tb.v,239,assert(src_hresp);,1
tb.v,250,assert(dst_haddr < MEM_SIZE_BYTES);,1
tb.v,252,assert(8 << dst_hsize <= W_DATA);,1
tb.v,267,assert(dst_active_dph);,1
tb.v,272,assert(dst_haddr == dst_addr_dph + W_DATA / 8);,1
tb.v,283,assume(dst_hready_resp);,1
tb.v,284,assume(!dst_hresp);,1
tb.v,292,assume(dst_hresp);,1
tb.v,323,assume(src_hready);,1
tb.v,324,assume(!src_hresp);,1
tb.v,325,assume(src_hexokay == src_excl_dph);,1
tb.v,326,assume(src_active_dph);,1
tb.v,327,assume(src_write_dph);,1
tb.v,328,assume(src_addr_dph <= check_addr);,1
tb.v,332,assume(src_prot_dph[3:2] == 2'b11);,1
tb.v,347,assume(src_hready);,1
tb.v,348,assume(!src_hresp);,1
tb.v,349,assume(src_active_dph);,1
tb.v,350,assume(!src_write_dph);,1
tb.v,351,assume(src_addr_dph <= check_addr);,1
tb.v,353,assume(src_prot_dph[3:2] == 2'b11);,1
picorv32.v,2036,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2039,restrict property (resetn != $initstate);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
fftstage.v,298,assume(f_mpydelay > 1);,1
fftstage.v,308,assert(iaddr == 0);,1
fftstage.v,309,assert(wait_for_sync);,1
fftstage.v,310,assert(o_sync == 0);,1
fftstage.v,311,assert(oaddr == 0);,1
fftstage.v,312,assert(!b_started);,1
fftstage.v,313,assert(!o_sync);,1
fftstage.v,330,assume(!i_ce);,1
fftstage.v,333,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,343,assert(iaddr == 0);,1
fftstage.v,349,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,359,assert(ib_a == f_left);,1
fftstage.v,360,assert(ib_b == f_right);,1
fftstage.v,361,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,388,assert(f_output_active == b_started);,1
fftstage.v,392,assert(!f_output_active);,1
fftstage.v,396,assert(oaddr == f_oaddr);,1
fftstage.v,398,assert(oaddr == 0);,1
fftstage.v,402,assume(!ob_sync);,1
fftstage.v,425,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,429,assert(o_sync);,1
fftstage.v,431,assert(!o_sync);,1
fftstage.v,435,assert(o_data == f_oleft);,1
fftstage.v,439,assert(pre_ovalue == f_oright);,1
fftstage.v,443,assert(o_data == f_oright);,1
hwbfly.v,537,assume(i_ce);,1
hwbfly.v,549,assume(!i_ce);,1
hwbfly.v,556,assume(!i_ce);,1
hwbfly.v,599,assert(left_sr == f_sumrx);,1
hwbfly.v,600,assert(left_si == f_sumix);,1
hwbfly.v,601,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,605,assert(mpy_r == 0);,1
hwbfly.v,606,assert(mpy_i == 0);,1
hwbfly.v,610,assert(mpy_r == 0);,1
hwbfly.v,611,assert(mpy_i == 0);,1
hwbfly.v,616,assert(mpy_r == f_difrx);,1
hwbfly.v,617,assert(mpy_i == f_difix);,1
hwbfly.v,622,assert(mpy_r == -f_difix);,1
hwbfly.v,623,assert(mpy_i == f_difrx);,1
hwbfly.v,628,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,629,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,634,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,635,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,669,assert(p_one == 0);,1
hwbfly.v,671,assert(p_two == 0);,1
hwbfly.v,674,assert(p_one == f_predifrx);,1
hwbfly.v,676,assert(p_two == f_predifix);,1
hwbfly.v,679,assert(p_one == 0);,1
hwbfly.v,681,assert(p_two == 0);,1
hwbfly.v,685,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,687,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,691,assert(p_three == 0);,1
hwbfly.v,693,assert(p_three == 0);,1
hwbfly.v,696,assert(p_three == f_sumdiff);,1
hwbfly.v,698,assert(p_three == f_sumcoef);,1
hwbfly.v,701,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,702,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,703,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,807,assume(i_ce);,1
butterfly.v,815,assume(i_ce);,1
butterfly.v,825,assume(!i_ce);,1
butterfly.v,830,assume(i_ce);,1
butterfly.v,835,assume(i_ce);,1
butterfly.v,844,assume(!i_ce);,1
butterfly.v,851,assume(i_ce);,1
butterfly.v,861,assume(i_ce);,1
butterfly.v,900,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,901,assert(left_sr == f_sumrx);,1
butterfly.v,902,assert(left_si == f_sumix);,1
butterfly.v,903,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,907,assert(mpy_r == 0);,1
butterfly.v,908,assert(mpy_i == 0);,1
butterfly.v,912,assert(mpy_r == 0);,1
butterfly.v,913,assert(mpy_i == 0);,1
butterfly.v,918,assert(mpy_r == f_difrx);,1
butterfly.v,919,assert(mpy_i == f_difix);,1
butterfly.v,924,assert(mpy_r == -f_difix);,1
butterfly.v,925,assert(mpy_i == f_difrx);,1
butterfly.v,930,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,931,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,936,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,937,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,967,assert(p_one == 0);,1
butterfly.v,969,assert(p_two == 0);,1
butterfly.v,972,assert(p_one == f_predifrx);,1
butterfly.v,974,assert(p_two == f_predifix);,1
butterfly.v,977,assert(p_one == 0);,1
butterfly.v,979,assert(p_two == 0);,1
butterfly.v,983,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,985,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,989,assert(p_three == 0);,1
butterfly.v,991,assert(p_three == 0);,1
butterfly.v,994,assert(p_three == f_sumdiff);,1
butterfly.v,996,assert(p_three == f_sumcoef);,1
butterfly.v,1001,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,1002,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,1003,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,1023,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,1024,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,1025,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,1026,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,152,assert(o_out == f_addr_value);,1
bitreverse.v,156,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,217,assume(i_ce);,1
longbimpy.v,404,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,406,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,415,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,416,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,423,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,429,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,275,assume(!i_sync);,1
qtrstage.v,278,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,335,assume(i_sync);,1
qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,178,assume(!i_sync);,1
laststage.v,181,assert(stage == f_state[0]);,1
laststage.v,186,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,187,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,193,assert(!o_sync);,1
laststage.v,194,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,195,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,201,assert(!f_rsyncd);,1
laststage.v,202,assert(!o_sync);,1
laststage.v,203,assert(f_state == 0);,1
txuart.v,429,assert(r_setup == fsv_setup);,1
txuart.v,437,assert(zero_baud_counter);,1
txuart.v,447,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,497,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,498,assert(data_bits == 2'b11);,1
txuart.v,499,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,501,assert(1'b0 == |f_six_seq);,1
txuart.v,502,assert(1'b0 == |f_seven_seq);,1
txuart.v,503,assert(1'b0 == |f_eight_seq);,1
txuart.v,504,assert(r_busy);,1
txuart.v,505,assert(state > 4'h2);,1
txuart.v,512,assert(state == 4'h3);,1
txuart.v,513,assert(o_uart_tx == 1'b0);,1
txuart.v,514,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,516,assert(calc_parity == parity_odd);,1
txuart.v,519,assert(state == 4'h4);,1
txuart.v,520,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,521,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,523,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,526,assert(state == 4'h5);,1
txuart.v,527,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,528,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,533,assert(state == 4'h6);,1
txuart.v,534,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,535,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,540,assert(state == 4'h7);,1
txuart.v,541,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,542,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,548,assert(state == 4'h8);,1
txuart.v,550,assert(state == 4'h9);,1
txuart.v,551,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,577,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,578,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,579,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,581,assert(1'b0 == |f_five_seq);,1
txuart.v,582,assert(1'b0 == |f_seven_seq);,1
txuart.v,583,assert(1'b0 == |f_eight_seq);,1
txuart.v,584,assert(r_busy);,1
txuart.v,585,assert(state > 4'h1);,1
txuart.v,592,assert(state == 4'h2);,1
txuart.v,593,assert(o_uart_tx == 1'b0);,1
txuart.v,594,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,596,assert(calc_parity == parity_odd);,1
txuart.v,599,assert(state == 4'h3);,1
txuart.v,600,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,601,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,603,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,606,assert(state == 4'h4);,1
txuart.v,607,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,608,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,613,assert(state == 4'h5);,1
txuart.v,614,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,615,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,620,assert(state == 4'h6);,1
txuart.v,621,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,622,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,627,assert(state == 4'h7);,1
txuart.v,628,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,629,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,635,assert(state == 4'h8);,1
txuart.v,637,assert(state == 4'h9);,1
txuart.v,638,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,663,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,664,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,665,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,667,assert(1'b0 == |f_five_seq);,1
txuart.v,668,assert(1'b0 == |f_six_seq);,1
txuart.v,669,assert(1'b0 == |f_eight_seq);,1
txuart.v,670,assert(r_busy);,1
txuart.v,671,assert(state != 4'h0);,1
txuart.v,678,assert(state == 4'h1);,1
txuart.v,679,assert(o_uart_tx == 1'b0);,1
txuart.v,680,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,682,assert(calc_parity == parity_odd);,1
txuart.v,685,assert(state == 4'h2);,1
txuart.v,686,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,687,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,689,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,692,assert(state == 4'h3);,1
txuart.v,693,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,694,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,699,assert(state == 4'h4);,1
txuart.v,700,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,701,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,706,assert(state == 4'h5);,1
txuart.v,707,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,708,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,713,assert(state == 4'h6);,1
txuart.v,714,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,715,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,720,assert(state == 4'h7);,1
txuart.v,721,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,722,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,728,assert(state == 4'h8);,1
txuart.v,730,assert(state == 4'h9);,1
txuart.v,731,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,757,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,758,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,759,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,761,assert(1'b0 == |f_five_seq);,1
txuart.v,762,assert(1'b0 == |f_six_seq);,1
txuart.v,763,assert(1'b0 == |f_seven_seq);,1
txuart.v,764,assert(r_busy);,1
txuart.v,771,assert(state == 4'h0);,1
txuart.v,772,assert(o_uart_tx == 1'b0);,1
txuart.v,773,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,775,assert(calc_parity == parity_odd);,1
txuart.v,778,assert(state == 4'h1);,1
txuart.v,779,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,780,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,782,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,785,assert(state == 4'h2);,1
txuart.v,786,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,787,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,792,assert(state == 4'h3);,1
txuart.v,793,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,794,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,799,assert(state == 4'h4);,1
txuart.v,800,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,801,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,806,assert(state == 4'h5);,1
txuart.v,807,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,808,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,813,assert(state == 4'h6);,1
txuart.v,814,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,815,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,820,assert(state == 4'h7);,1
txuart.v,821,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,822,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,828,assert(state == 4'h8);,1
txuart.v,830,assert(state == 4'h9);,1
txuart.v,831,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,847,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,889,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,890,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,891,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,892,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,894,assert(r_busy);,1
txuart.v,902,assert(state == TXU_STOP);,1
txuart.v,904,assert(state == TXU_STOP);,1
txuart.v,905,assert(use_parity);,1
txuart.v,906,assert(o_uart_tx == fsv_parity);,1
txuart.v,913,assert(state == TXU_SECOND_STOP);,1
txuart.v,914,assert(dblstop);,1
txuart.v,915,assert(o_uart_tx);,1
txuart.v,921,assert(state == 4'hf);,1
txuart.v,922,assert(o_uart_tx);,1
txuart.v,923,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,961,assert(state == TXU_IDLE);,1
txuart.v,962,assert(o_uart_tx == 1'b1);,1
txuart.v,968,assert(state == TXU_BREAK);,1
txuart.v,969,assert(r_busy);,1
txuart.v,970,assert(o_uart_tx == 1'b0);,1
txuart.v,1063,assert(dblstop && use_parity);,1
txuart.v,1098,assert(dblstop);,1
txuart.v,1099,assert(use_parity);,1
txuart.v,1132,assume(i_setup[23:0] > 2);,1
txuart.v,1134,assert(fsv_setup[23:0] > 2);,1
axi2axilite.v,775,assert(!skidm_bvalid || !skidm_bready);,1
axi2axilite.v,780,assert(m_axi_awvalid);,1
axi2axilite.v,782,assert(!skids_awready);,1
axi2axilite.v,784,assert(!skids_awready);,1
axi2axilite.v,786,assert(!skids_awready);,1
axi2axilite.v,791,assert(axi_bresp != EXOKAY);,1
axi2axilite.v,809,assert(rid == S_AXI_RID);,1
axi2axilite.v,813,assert(rid == S_AXI_RID);,1
axi2axilite.v,817,assert(!skidm_rvalid || !skidm_rready);,1
axi2axilite.v,822,assert(m_axi_arvalid);,1
axi2axilite.v,823,assert(!skids_arready);,1
axi2axilite.v,839,assume(!skids_awvalid);,1
axi2axilite.v,840,assume(!skids_wvalid);,1
axi2axilite.v,841,assert(M_AXI_AWVALID == 0);,1
axi2axilite.v,842,assert(faxil_awr_outstanding == 0);,1
axi2axilite.v,843,assert(faxil_wr_outstanding == 0);,1
axi2axilite.v,844,assert(!skidm_bvalid);,1
axi2axilite.v,845,assert(!S_AXI_BVALID);,1
axi2axilite.v,854,assume(!S_AXI_ARVALID);,1
axi2axilite.v,855,assert(M_AXI_ARVALID == 0);,1
axi2axilite.v,856,assert(faxil_rd_outstanding == 0);,1
axi2axilite.v,890,cover(cvr_write_count_simple > 6 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,892,cover(cvr_write_count > 2 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,917,cover(cvr_read_count_simple > 6 && /* ... */ !S_AXI_RVALID);,1
axi2axilite.v,919,cover(cvr_read_count > 2 && /* ... */ !S_AXI_RVALID);,1
aximm2s.v,1352,assert(fifo_fill == 0 || reset_fifo);,1
aximm2s.v,1363,assert(M_AXI_ARADDR[ADDRLSB-1:0] == 0);,1
aximm2s.v,1372,assert(cmd_addr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1373,assert(fv_start_addr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1374,assert(axi_araddr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1375,assert(axi_raddr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1399,assert(f_next_start == f_last_addr);,1
aximm2s.v,1466,assert(fv_ar_requests_remaining == ar_requests_remaining);,1
aximm2s.v,1476,assert(fv_ar_requests_remaining <= cmd_length_aligned_w);,1
aximm2s.v,1507,assert(axi_raddr[ADDRLSB-1:0] == cmd_addr[ADDRLSB-1:0]);,1
aximm2s.v,1508,assert(axi_abort_pending || fv_axi_raddr == axi_raddr);,1
aximm2s.v,1511,assert(fv_axi_raddr == fv_start_addr);,1
aximm2s.v,1512,assert(axi_raddr == fv_start_addr);,1
aximm2s.v,1518,assert(fv_axi_raddr <= f_last_addr);,1
aximm2s.v,1519,assert(fv_axi_raddr >= fv_start_addr);,1
aximm2s.v,1532,assert(axi_raddr <= fv_axi_raddr);,1
aximm2s.v,1533,assert(fv_start_addr <= axi_raddr);,1
aximm2s.v,1549,assert(!M_AXI_ARVALID);,1
aximm2s.v,1550,assert(!M_AXI_RVALID);,1
aximm2s.v,1565,assert(!r_busy);,1
aximm2s.v,1578,assert(!r_busy);,1
aximm2s.v,1621,assert(M_AXI_ARVALID);,1
aximm2s.v,1626,assert(r_max_burst > 0);,1
aximm2s.v,1632,assert(initial_burstlen > 0);,1
aximm2s.v,1644,assert(cmd_addr == axi_raddr);,1
aximm2s.v,1646,assert(cmd_addr == fv_start_addr);,1
aximm2s.v,1686,assert(M_AXI_ARADDR == fv_start_addr);,1
aximm2s.v,1696,assert(rd_reads_remaining <= cmd_length_w);,1
aximm2s.v,1700,assert(ar_bursts_outstanding <= rd_reads_remaining);,1
aximm2s.v,1719,assert(!M_AXI_ARVALID);,1
aximm2s.v,1761,assert(!o_int);,1
aximm2s.v,1779,assume(M_AXI_RDATA != f_restricted);,1
aximm2s.v,1784,assert(M_AXIS_TDATA != f_restricted);,1
aximm2s.v,1829,cover( r_err && cvr_aborted);,1
aximm2s.v,1830,cover( r_err && cvr_buserr);,1
aximm2s.v,1831,cover(!r_err);,1
aximm2s.v,1834,cover(cmd_length_w > 5);,1
aximm2s.v,1835,cover(cmd_length_w > 8);,1
aximm2s.v,1839,cover(&cvr_continued);,1
aximm2s.v,1847,cover(!r_err && fifo_fill > 8 && !r_busy);,1
aximm2s.v,1850,cover(r_busy);,1
aximm2s.v,1853,cover(start_burst);,1
aximm2s.v,1856,cover(M_AXI_ARVALID && M_AXI_ARREADY);,1
aximm2s.v,1859,cover(M_AXI_RVALID);,1
aximm2s.v,1862,cover(M_AXI_RVALID & M_AXI_RLAST);,1
aximm2s.v,1866,cover(!ar_none_remaining);,1
aximm2s.v,1869,cover(1);,1
aximm2s.v,1873,cover(!phantom_start);,1
aximm2s.v,1874,cover(phantom_start);,1
aximm2s.v,1892,cover(M_AXIS_TVALID && M_AXIS_TREADY && M_AXIS_TLAST);,1
aximm2s.v,1895,cover(o_int && cvr_lastcount > 2);,1
aximm2s.v,1907,cover(r_err);,1
aximm2s.v,1908,cover(!r_err);,1
aximm2s.v,1909,cover(axi_abort_pending);,1
aximm2s.v,1910,cover(!axi_abort_pending);,1
aximm2s.v,1911,cover(cvr_aborted);,1
aximm2s.v,1912,cover(!cvr_aborted);,1
aximm2s.v,1913,cover(cvr_buserr);,1
aximm2s.v,1914,cover(!cvr_buserr);,1
aximm2s.v,1915,cover(!cvr_buserr && !axi_abort_pending);,1
axidma.v,837,assert(!clear_read_pipeline);,1
axidma.v,839,assert(!clear_read_pipeline);,1
axidma.v,841,assert(!clear_read_pipeline);,1
axidma.v,1467,assert(r_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1470,assert(r_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1550,assert(!M_AXI_AWVALID);,1
axidma.v,1551,assert(!M_AXI_WVALID);,1
axidma.v,1552,assert(!M_AXI_ARVALID);,1
axidma.v,1571,assert(f_length != 0);,1
axidma.v,1572,assert(f_length[LGLEN] == 0);,1
axidma.v,1657,assert(f_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1658,assert(f_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1659,assert(f_length[ADDRLSB-1:0] == 0);,1
axidma.v,1666,assert(!extra_realignment_write);,1
axidma.v,1668,assert(!extra_realignment_write);,1
axidma.v,1670,assert(extra_realignment_write);,1
axidma.v,1674,assert(r_partial_outvalid);,1
axidma.v,1681,assert(f_extra_realignment_read);,1
axidma.v,1683,assert(f_extra_realignment_read == extra_realignment_read);,1
axidma.v,1692,assert(no_read_bursts_outstanding);,1
axidma.v,1696,assert(!r_int);,1
axidma.v,1724,assert(M_AXI_WVALID);,1
axidma.v,1739,assert(M_AXI_AWADDR == f_dst_addr);,1
axidma.v,1741,assert(M_AXI_AWADDR[0 +: LGMAXBURST+ADDRLSB] == 0);,1
axidma.v,1747,assert(r_len[ADDRLSB-1:0] == 0);,1
axidma.v,1748,assert(r_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1749,assert(r_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1755,assert(writes_remaining_w <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1756,assert(f_writes_complete <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1757,assert(fifo_fill <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1763,assert(M_AXI_AWADDR[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1765,assert(M_AXI_AWADDR[ADDRLSB-1:0] == 0);,1
axidma.v,1769,assert(write_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1773,assert(write_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1799,assert(reads_remaining_w == 0);,1
axidma.v,1800,assert(!M_AXI_ARVALID);,1
axidma.v,1801,assert(writes_remaining_w == 0);,1
axidma.v,1815,assert(write_address == f_next_wraddr);,1
axidma.v,1825,assert(r_partial_outvalid);,1
axidma.v,1827,assert(!fifo_empty || r_abort || r_err);,1
axidma.v,1853,assert(!M_AXI_WVALID);,1
axidma.v,1860,assert(fifo_data_available == 0);,1
axidma.v,1935,assert(reads_remaining_w < f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,1939,assert(M_AXI_ARADDR[0 +: LGMAXBURST + ADDRLSB] == 0);,1
axidma.v,1941,assert(reads_remaining_w == f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,1948,assert(M_AXI_ARADDR[ADDRLSB-1:0] == 0);,1
axidma.v,1951,assert(M_AXI_ARADDR == read_address);,1
axidma.v,1953,assert(read_address == f_next_rdaddr);,1
axidma.v,1969,assert(read_address == f_read_address);,1
axidma.v,1971,assert(read_address[ADDRLSB-1:0] == 0);,1
axidma.v,1975,assert(read_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1980,assert(read_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,2005,assert(f_end_of_read_burst[ADDRLSB+LGMAXBURST-1:0]==0);,1
axidma.v,2019,assert(&f_read_beat_addr[ADDRLSB+LGMAXBURST-1:ADDRLSB]);,1
axidma.v,2027,assert(!M_AXI_RVALID || M_AXI_RLAST);,1
axidma.v,2044,assert(f_read_beat_addr == r_src_addr);,1
axidma.v,2051,assert(reads_remaining_w <= f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,2052,assert(f_reads_complete <= f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,2054,assert(fifo_fill <= f_raw_length[LGLEN:ADDRLSB]);,1
axidma.v,2069,assert(readlen_w != 0);,1
axidma.v,2092,assert(!r_done);,1
axidma.v,2094,assert(!r_done);,1
axidma.v,2102,assert(r_done);,1
axidma.v,2114,assert(M_AXI_WSTRB == 0);,1
axidma.v,2132,assert(reads_remaining_w == 0);,1
axidma.v,2134,assert(reads_remaining_w > 0);,1
axidma.v,2137,assert(readlen_w <= reads_remaining_w);,1
axidma.v,2145,assert(M_AXI_BREADY);,1
axidma.v,2149,assert(M_AXI_RREADY);,1
axidma.v,2172,assert(M_AXI_ARVALID);,1
axidma.v,2176,assert(M_AXI_AWVALID);,1
axidma.v,2197,assert(M_AXI_WVALID);,1
axidma.v,2218,assert(!S_AXIL_BVALID);,1
axidma.v,2219,assert(!S_AXIL_RVALID);,1
axidma.v,2221,assert(!M_AXI_AWVALID);,1
axidma.v,2222,assert(!M_AXI_WVALID);,1
axidma.v,2223,assert(!M_AXI_ARVALID);,1
axidma.v,2225,assert(write_bursts_outstanding == 0);,1
axidma.v,2226,assert(write_requests_remaining == 0);,1
axidma.v,2228,assert(!phantom_read);,1
axidma.v,2229,assert(!phantom_write);,1
axidma.v,2230,assert(!r_busy);,1
axidma.v,2231,assert(read_bursts_outstanding == 0);,1
axidma.v,2232,assert(no_read_bursts_outstanding);,1
axidma.v,2234,assert(r_len == 0);,1
axidma.v,2235,assert(zero_len);,1
axidma.v,2237,assert(write_count == 0);,1
axidma.v,2238,assert(!M_AXI_WLAST);,1
axidma.v,2239,assert(M_AXI_AWLEN == 0);,1
axidma.v,2240,assert(!r_write_fifo);,1
axidma.v,2241,assert(r_src_addr == 0);,1
axidma.v,2242,assert(r_dst_addr == 0);,1
axidma.v,2246,assert(ADDRLSB + LGMAXBURST <= 12);,1
axidma.v,2284,assume(f_const_posn < f_length);,1
axidma.v,2322,assert(f_shifted_wstrb[0]);,1
axidma.v,2323,assert(f_shifted_write[7:0] == f_const_byte);,1
axidma.v,2325,assert(f_shifted_wstrb[0] || M_AXI_WSTRB==0);,1
axidma.v,2361,assert(f_const_byte == f_shifted_to_fifo[7:0]);,1
axidma.v,2390,assume(f_const_byte == f_shifted_from_fifo[7:0]);,1
axidma.v,2451,cover(f_past_valid && S_AXI_ARESETN && r_busy && r_err);,1
axidma.v,2463,cover(!r_busy && r_err);,1
axidma.v,2467,cover(!r_busy && r_abort);,1
axidma.v,2471,cover(reads_remaining_w == 0);,1
axidma.v,2475,cover(reads_remaining_w == 0 && fifo_empty);,1
axis2mm.v,1422,assert(wr_writes_pending == 0);,1
axis2mm.v,1423,assert(wr_none_pending);,1
axis2mm.v,1426,assert(wr_writes_pending <= M_AXI_AWLEN+1);,1
axis2mm.v,1435,assert(M_AXI_AWADDR[ADDRLSB-1:0] == 0);,1
axis2mm.v,1438,assert(cmd_addr[ADDRLSB-1:0] == 0);,1
axis2mm.v,1456,assert(!M_AXI_AWVALID);,1
axis2mm.v,1457,assert(!M_AXI_WVALID);,1
axis2mm.v,1458,assert(!M_AXI_BVALID);,1
axis2mm.v,1469,assert(wr_writes_pending == 0);,1
axis2mm.v,1476,assert(fifo_fill >= wr_writes_pending);,1
axis2mm.v,1487,assert(wr_writes_pending <= r_remaining_w);,1
axis2mm.v,1490,assert(aw_requests_remaining == r_remaining_w);,1
axis2mm.v,1493,assert(wr_writes_pending == 0);,1
axis2mm.v,1496,assert(!M_AXI_WVALID);,1
axis2mm.v,1525,assert(axi_addr == cmd_addr);,1
axis2mm.v,1572,cover( r_err && cvr_aborted);,1
axis2mm.v,1573,cover( r_err && cvr_buserr);,1
axis2mm.v,1574,cover(!r_err);,1
axis2mm.v,1577,cover(cmd_length_w > 5);,1
axis2mm.v,1578,cover(cmd_length_w > 8);,1
axidouble.v,1024,assert(!S_AXI_BVALID || S_AXI_BRESP != EXOKAY);,1
axidouble.v,1025,assert(!S_AXI_RVALID || S_AXI_RRESP != EXOKAY);,1
axidouble.v,1051,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1053,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1056,assert(M_AXI_AWVALID == wdecode[NS-1:0]);,1
axidouble.v,1059,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1091,assume(!S_AXI_AWVALID);,1
axidouble.v,1093,assert(!S_AXI_BVALID);,1
axidouble.v,1095,assert(!M_AXI_AWVALID);,1
axidouble.v,1103,assume(!S_AXI_ARVALID);,1
axidouble.v,1105,assert(!S_AXI_RVALID);,1
axidouble.v,1107,assert(M_AXI_ARVALID == 0);,1
axidouble.v,1109,assert(rdecode == 0);,1
axidouble.v,1129,assume(S_AXI_AWLEN > 2);,1
axidouble.v,1133,assume(S_AXI_ARLEN > 2);,1
axidouble.v,1168,cover(cvr_awvalids > 2);,1
axidouble.v,1171,cover(cvr_writes > 2);,1
axidouble.v,1174,cover(cvr_writes > 4);,1
axidouble.v,1180,cover(cvr_arvalids > 2);,1
axidouble.v,1183,cover(cvr_reads > 2);,1
axidouble.v,1186,cover(cvr_reads > 4);,1
axidouble.v,1196,cover(S_AXI_BVALID && S_AXI_BRESP == EXOKAY);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
ics_adpcm.v,996,assume(reset);,1
ics_adpcm.v,1008,assume(!reset);,1
ics_adpcm.v,1011,assume(pcm_data_ready);,1
ics_adpcm.v,1012,assume(pcm_read_data == 0);,1
ics_adpcm.v,1020,assert(output_counter <= OUTPUT_INTERVAL);,1
ics_adpcm.v,1035,assert(gb_write_busy);,1
ics_adpcm.v,1041,assert(gb_write_busy);,1
ics_adpcm.v,1051,assert(!ch_write_ready);,1
ics_adpcm.v,1057,assert(ch_write_ready);,1
ics_adpcm.v,1083,assert(!ch_write_ready);,1
ics_adpcm.v,1089,assert(!status_read_ready);,1
ics_adpcm.v,1095,assert(status_read_ready);,1
vdp_vga_timing.v,144,restrict(reset);,1
vdp_vga_timing.v,155,assume(!reset);,1
vdp_sprite_raster_collision.v,156,restrict(restart);,1
vdp_sprite_raster_collision.v,161,assume(!restart);,1
vdp_sprite_raster_collision.v,168,assert(!output_valid);,1
vdp_sprite_raster_collision.v,186,assert(sprite_test_id == 8'h00);,1
vdp_sprite_raster_collision.v,187,assert(!finished);,1
vdp_sprite_raster_collision.v,188,assert(!output_valid);,1
vdp_sprite_raster_collision.v,189,assert(!hit_list_write_en);,1
vdp_sprite_raster_collision.v,199,assert(output_valid);,1
vdp_sprite_raster_collision.v,200,assert(hit_list_write_en);,1
vdp_sprite_raster_collision.v,210,assert(hit_list_index == 8'h00);,1
vdp_sprite_raster_collision.v,211,assert(hit_list_write_en);,1
vdp_sprite_raster_collision.v,214,assert(hit_list_index == 8'hff);,1
vdp_sprite_raster_collision.v,215,assert(!hit_list_write_en);,1
vdp_sprite_raster_collision.v,255,assert(flipped_y_intersect < input_sprite_height);,1
vdp_sprite_raster_collision.v,261,assert(sprite_pos > raster_pos);,1
vdp_sprite_raster_collision.v,263,assert(width_select_out == input_width_select_in);,1
vdp_sprite_raster_collision.v,265,assert(hit_list_write_en);,1
vdp_sprite_raster_collision.v,273,assert(!hit_list_write_en);,1
top_level.v,313,assert property (counters_equal_2_cycles_apart);,1
top_level.v,330,assert property (counters_equal_2_cycles_apart);,1
hazard5_csr.v,766,assert(!wen);,1
hazard5_csr.v,771,assert(!trap_exit);,1
hazard5_core.v,390,assert(!x_trap_enter_rdy);,1
hazard5_core.v,392,assert(!bus_aph_req_d);,1
hazard5_decode.v,125,assert(f_jump_target == d_jump_target);,1
hazard5_decode.v,371,assert(f_jump_now);,1
hazard5_rvfi_wrapper.v,26,assume(hready);,1
hazard5_rvfi_wrapper.v,44,assume(bus_fairness_ctr <= MAX_STALL_LENGTH);,1
hazard5_shift_barrel.v,64,assert(dout == din >> shamt);,1
hazard5_shift_barrel.v,66,assert(dout == din << shamt);,1
hazard5_muldiv_seq.v,273,assert(op_rdy);,1
hazard5_muldiv_seq.v,289,assert(alive);,1
SortUnitFlatRTL.v,231,assert ( ^in_val !== 1'bx );,1
SortUnitFlatRTL.v,232,assert ( ^val_S1 !== 1'bx );,1
SortUnitFlatRTL.v,233,assert ( ^val_S2 !== 1'bx );,1
SortUnitFlatRTL.v,234,assert ( ^val_S3 !== 1'bx );,1
SortUnitFlatRTL.v,235,assert ( ^out_val !== 1'bx );,1
SortUnitStructRTL.v,199,assert ( ^in_val !== 1'bx );,1
SortUnitStructRTL.v,200,assert ( ^val_S1 !== 1'bx );,1
SortUnitStructRTL.v,201,assert ( ^val_S2 !== 1'bx );,1
SortUnitStructRTL.v,202,assert ( ^val_S3 !== 1'bx );,1
SortUnitStructRTL.v,203,assert ( ^out_val !== 1'bx );,1
dgt.v,27,assume(acc <= 999 && acc >= -999);,1
dgt.v,29,assert(acc_safe >= 0);,1
dgt.v,38,assert(out <= 999);,1
dst.v,53,assume(acc <= 999 && acc >= -999);,1
dst.v,55,assume(arg2 >= 0 && arg2 <= 9); // Behavior undefined for invalid arg2 assert(acc_safe >= 0);,3
dst.v,59,assert(sum >=-9 && sum <= 9);,1
dst.v,61,assert(sum == arg2 - currDigit);,1
dst.v,70,assert(currDigit <= 0);,1
dst.v,73,assert(to_add == sum);,1
dst.v,75,assert(to_add == sum * 10);,1
dst.v,77,assert(to_add == sum * 100);,1
dst.v,79,assert(to_add == 0);,1
sub.v,17,assert(out <= 999);,1
sub.v,18,assert(out >= -999);,1
sub.v,21,assert(out == 999);,1
sub.v,23,assert(out == -999);,1
sub.v,25,assert(out == acc - arg1);,1
notop.v,15,assert(out == 100 || out == 0);,1
mul.v,19,assert(out <= 999);,1
mul.v,20,assert(out >= -999);,1
mul.v,23,assert(out == 999);,1
mul.v,25,assert(out == -999);,1
mul.v,27,assert(out == acc * arg1);,1
add.v,19,assert(out <= 999);,1
add.v,20,assert(out >= -999);,1
add.v,23,assert(out == 999);,1
add.v,25,assert(out == -999);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
fftstage.v,298,assume(f_mpydelay > 1);,1
fftstage.v,308,assert(iaddr == 0);,1
fftstage.v,309,assert(wait_for_sync);,1
fftstage.v,310,assert(o_sync == 0);,1
fftstage.v,311,assert(oaddr == 0);,1
fftstage.v,312,assert(!b_started);,1
fftstage.v,313,assert(!o_sync);,1
fftstage.v,330,assume(!i_ce);,1
fftstage.v,333,assume(f_addr[LGSPAN]==1'b0);,1
fftstage.v,343,assert(iaddr == 0);,1
fftstage.v,349,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,359,assert(ib_a == f_left);,1
fftstage.v,360,assert(ib_b == f_right);,1
fftstage.v,361,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
fftstage.v,388,assert(f_output_active == b_started);,1
fftstage.v,392,assert(!f_output_active);,1
fftstage.v,396,assert(oaddr == f_oaddr);,1
fftstage.v,398,assert(oaddr == 0);,1
fftstage.v,402,assume(!ob_sync);,1
fftstage.v,425,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
fftstage.v,429,assert(o_sync);,1
fftstage.v,431,assert(!o_sync);,1
fftstage.v,435,assert(o_data == f_oleft);,1
fftstage.v,439,assert(pre_ovalue == f_oright);,1
fftstage.v,443,assert(o_data == f_oright);,1
hwbfly.v,537,assume(i_ce);,1
hwbfly.v,549,assume(!i_ce);,1
hwbfly.v,556,assume(!i_ce);,1
hwbfly.v,599,assert(left_sr == f_sumrx);,1
hwbfly.v,600,assert(left_si == f_sumix);,1
hwbfly.v,601,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,605,assert(mpy_r == 0);,1
hwbfly.v,606,assert(mpy_i == 0);,1
hwbfly.v,610,assert(mpy_r == 0);,1
hwbfly.v,611,assert(mpy_i == 0);,1
hwbfly.v,616,assert(mpy_r == f_difrx);,1
hwbfly.v,617,assert(mpy_i == f_difix);,1
hwbfly.v,622,assert(mpy_r == -f_difix);,1
hwbfly.v,623,assert(mpy_i == f_difrx);,1
hwbfly.v,628,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,629,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,634,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,635,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,669,assert(p_one == 0);,1
hwbfly.v,671,assert(p_two == 0);,1
hwbfly.v,674,assert(p_one == f_predifrx);,1
hwbfly.v,676,assert(p_two == f_predifix);,1
hwbfly.v,679,assert(p_one == 0);,1
hwbfly.v,681,assert(p_two == 0);,1
hwbfly.v,685,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,687,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,691,assert(p_three == 0);,1
hwbfly.v,693,assert(p_three == 0);,1
hwbfly.v,696,assert(p_three == f_sumdiff);,1
hwbfly.v,698,assert(p_three == f_sumcoef);,1
hwbfly.v,701,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,702,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,703,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,807,assume(i_ce);,1
butterfly.v,815,assume(i_ce);,1
butterfly.v,825,assume(!i_ce);,1
butterfly.v,830,assume(i_ce);,1
butterfly.v,835,assume(i_ce);,1
butterfly.v,844,assume(!i_ce);,1
butterfly.v,851,assume(i_ce);,1
butterfly.v,861,assume(i_ce);,1
butterfly.v,900,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,901,assert(left_sr == f_sumrx);,1
butterfly.v,902,assert(left_si == f_sumix);,1
butterfly.v,903,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,907,assert(mpy_r == 0);,1
butterfly.v,908,assert(mpy_i == 0);,1
butterfly.v,912,assert(mpy_r == 0);,1
butterfly.v,913,assert(mpy_i == 0);,1
butterfly.v,918,assert(mpy_r == f_difrx);,1
butterfly.v,919,assert(mpy_i == f_difix);,1
butterfly.v,924,assert(mpy_r == -f_difix);,1
butterfly.v,925,assert(mpy_i == f_difrx);,1
butterfly.v,930,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,931,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,936,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,937,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,967,assert(p_one == 0);,1
butterfly.v,969,assert(p_two == 0);,1
butterfly.v,972,assert(p_one == f_predifrx);,1
butterfly.v,974,assert(p_two == f_predifix);,1
butterfly.v,977,assert(p_one == 0);,1
butterfly.v,979,assert(p_two == 0);,1
butterfly.v,983,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,985,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,989,assert(p_three == 0);,1
butterfly.v,991,assert(p_three == 0);,1
butterfly.v,994,assert(p_three == f_sumdiff);,1
butterfly.v,996,assert(p_three == f_sumcoef);,1
butterfly.v,1001,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,1002,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,1003,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,1023,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,1024,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,1025,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,1026,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,152,assert(o_out == f_addr_value);,1
bitreverse.v,156,assert(wraddr[LGSIZE-1:0] == 1);,1
longbimpy.v,217,assume(i_ce);,1
longbimpy.v,404,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,406,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,415,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,416,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,423,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,429,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,275,assume(!i_sync);,1
qtrstage.v,278,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,335,assume(i_sync);,1
qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,178,assume(!i_sync);,1
laststage.v,181,assert(stage == f_state[0]);,1
laststage.v,186,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,187,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,193,assert(!o_sync);,1
laststage.v,194,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,195,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,201,assert(!f_rsyncd);,1
laststage.v,202,assert(!o_sync);,1
laststage.v,203,assert(f_state == 0);,1
txuart.v,429,assert(r_setup == fsv_setup);,1
txuart.v,437,assert(zero_baud_counter);,1
txuart.v,447,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,497,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,498,assert(data_bits == 2'b11);,1
txuart.v,499,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,501,assert(1'b0 == |f_six_seq);,1
txuart.v,502,assert(1'b0 == |f_seven_seq);,1
txuart.v,503,assert(1'b0 == |f_eight_seq);,1
txuart.v,504,assert(r_busy);,1
txuart.v,505,assert(state > 4'h2);,1
txuart.v,512,assert(state == 4'h3);,1
txuart.v,513,assert(o_uart_tx == 1'b0);,1
txuart.v,514,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,516,assert(calc_parity == parity_odd);,1
txuart.v,519,assert(state == 4'h4);,1
txuart.v,520,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,521,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,523,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,526,assert(state == 4'h5);,1
txuart.v,527,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,528,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,533,assert(state == 4'h6);,1
txuart.v,534,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,535,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,540,assert(state == 4'h7);,1
txuart.v,541,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,542,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,548,assert(state == 4'h8);,1
txuart.v,550,assert(state == 4'h9);,1
txuart.v,551,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,577,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,578,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,579,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,581,assert(1'b0 == |f_five_seq);,1
txuart.v,582,assert(1'b0 == |f_seven_seq);,1
txuart.v,583,assert(1'b0 == |f_eight_seq);,1
txuart.v,584,assert(r_busy);,1
txuart.v,585,assert(state > 4'h1);,1
txuart.v,592,assert(state == 4'h2);,1
txuart.v,593,assert(o_uart_tx == 1'b0);,1
txuart.v,594,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,596,assert(calc_parity == parity_odd);,1
txuart.v,599,assert(state == 4'h3);,1
txuart.v,600,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,601,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,603,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,606,assert(state == 4'h4);,1
txuart.v,607,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,608,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,613,assert(state == 4'h5);,1
txuart.v,614,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,615,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,620,assert(state == 4'h6);,1
txuart.v,621,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,622,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,627,assert(state == 4'h7);,1
txuart.v,628,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,629,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,635,assert(state == 4'h8);,1
txuart.v,637,assert(state == 4'h9);,1
txuart.v,638,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,663,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,664,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,665,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,667,assert(1'b0 == |f_five_seq);,1
txuart.v,668,assert(1'b0 == |f_six_seq);,1
txuart.v,669,assert(1'b0 == |f_eight_seq);,1
txuart.v,670,assert(r_busy);,1
txuart.v,671,assert(state != 4'h0);,1
txuart.v,678,assert(state == 4'h1);,1
txuart.v,679,assert(o_uart_tx == 1'b0);,1
txuart.v,680,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,682,assert(calc_parity == parity_odd);,1
txuart.v,685,assert(state == 4'h2);,1
txuart.v,686,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,687,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,689,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,692,assert(state == 4'h3);,1
txuart.v,693,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,694,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,699,assert(state == 4'h4);,1
txuart.v,700,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,701,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,706,assert(state == 4'h5);,1
txuart.v,707,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,708,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,713,assert(state == 4'h6);,1
txuart.v,714,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,715,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,720,assert(state == 4'h7);,1
txuart.v,721,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,722,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,728,assert(state == 4'h8);,1
txuart.v,730,assert(state == 4'h9);,1
txuart.v,731,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,757,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,758,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,759,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,761,assert(1'b0 == |f_five_seq);,1
txuart.v,762,assert(1'b0 == |f_six_seq);,1
txuart.v,763,assert(1'b0 == |f_seven_seq);,1
txuart.v,764,assert(r_busy);,1
txuart.v,771,assert(state == 4'h0);,1
txuart.v,772,assert(o_uart_tx == 1'b0);,1
txuart.v,773,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,775,assert(calc_parity == parity_odd);,1
txuart.v,778,assert(state == 4'h1);,1
txuart.v,779,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,780,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,782,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,785,assert(state == 4'h2);,1
txuart.v,786,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,787,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,792,assert(state == 4'h3);,1
txuart.v,793,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,794,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,799,assert(state == 4'h4);,1
txuart.v,800,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,801,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,806,assert(state == 4'h5);,1
txuart.v,807,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,808,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,813,assert(state == 4'h6);,1
txuart.v,814,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,815,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,820,assert(state == 4'h7);,1
txuart.v,821,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,822,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,828,assert(state == 4'h8);,1
txuart.v,830,assert(state == 4'h9);,1
txuart.v,831,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,847,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,889,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,890,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,891,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,892,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,894,assert(r_busy);,1
txuart.v,902,assert(state == TXU_STOP);,1
txuart.v,904,assert(state == TXU_STOP);,1
txuart.v,905,assert(use_parity);,1
txuart.v,906,assert(o_uart_tx == fsv_parity);,1
txuart.v,913,assert(state == TXU_SECOND_STOP);,1
txuart.v,914,assert(dblstop);,1
txuart.v,915,assert(o_uart_tx);,1
txuart.v,921,assert(state == 4'hf);,1
txuart.v,922,assert(o_uart_tx);,1
txuart.v,923,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,961,assert(state == TXU_IDLE);,1
txuart.v,962,assert(o_uart_tx == 1'b1);,1
txuart.v,968,assert(state == TXU_BREAK);,1
txuart.v,969,assert(r_busy);,1
txuart.v,970,assert(o_uart_tx == 1'b0);,1
txuart.v,1063,assert(dblstop && use_parity);,1
txuart.v,1098,assert(dblstop);,1
txuart.v,1099,assert(use_parity);,1
txuart.v,1132,assume(i_setup[23:0] > 2);,1
txuart.v,1134,assert(fsv_setup[23:0] > 2);,1
hwbfly.v,537,assume(i_ce);,1
hwbfly.v,549,assume(!i_ce);,1
hwbfly.v,556,assume(!i_ce);,1
hwbfly.v,599,assert(left_sr == f_sumrx);,1
hwbfly.v,600,assert(left_si == f_sumix);,1
hwbfly.v,601,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,605,assert(mpy_r == 0);,1
hwbfly.v,606,assert(mpy_i == 0);,1
hwbfly.v,610,assert(mpy_r == 0);,1
hwbfly.v,611,assert(mpy_i == 0);,1
hwbfly.v,616,assert(mpy_r == f_difrx);,1
hwbfly.v,617,assert(mpy_i == f_difix);,1
hwbfly.v,622,assert(mpy_r == -f_difix);,1
hwbfly.v,623,assert(mpy_i == f_difrx);,1
hwbfly.v,628,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,629,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,634,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,635,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,669,assert(p_one == 0);,1
hwbfly.v,671,assert(p_two == 0);,1
hwbfly.v,674,assert(p_one == f_predifrx);,1
hwbfly.v,676,assert(p_two == f_predifix);,1
hwbfly.v,679,assert(p_one == 0);,1
hwbfly.v,681,assert(p_two == 0);,1
hwbfly.v,685,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,687,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,691,assert(p_three == 0);,1
hwbfly.v,693,assert(p_three == 0);,1
hwbfly.v,696,assert(p_three == f_sumdiff);,1
hwbfly.v,698,assert(p_three == f_sumcoef);,1
hwbfly.v,701,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,702,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,703,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,807,assume(i_ce);,1
butterfly.v,815,assume(i_ce);,1
butterfly.v,825,assume(!i_ce);,1
butterfly.v,830,assume(i_ce);,1
butterfly.v,835,assume(i_ce);,1
butterfly.v,844,assume(!i_ce);,1
butterfly.v,851,assume(i_ce);,1
butterfly.v,861,assume(i_ce);,1
butterfly.v,900,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,901,assert(left_sr == f_sumrx);,1
butterfly.v,902,assert(left_si == f_sumix);,1
butterfly.v,903,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,907,assert(mpy_r == 0);,1
butterfly.v,908,assert(mpy_i == 0);,1
butterfly.v,912,assert(mpy_r == 0);,1
butterfly.v,913,assert(mpy_i == 0);,1
butterfly.v,918,assert(mpy_r == f_difrx);,1
butterfly.v,919,assert(mpy_i == f_difix);,1
butterfly.v,924,assert(mpy_r == -f_difix);,1
butterfly.v,925,assert(mpy_i == f_difrx);,1
butterfly.v,930,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,931,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,936,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,937,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,967,assert(p_one == 0);,1
butterfly.v,969,assert(p_two == 0);,1
butterfly.v,972,assert(p_one == f_predifrx);,1
butterfly.v,974,assert(p_two == f_predifix);,1
butterfly.v,977,assert(p_one == 0);,1
butterfly.v,979,assert(p_two == 0);,1
butterfly.v,983,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,985,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,989,assert(p_three == 0);,1
butterfly.v,991,assert(p_three == 0);,1
butterfly.v,994,assert(p_three == f_sumdiff);,1
butterfly.v,996,assert(p_three == f_sumcoef);,1
butterfly.v,1001,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,1002,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,1003,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,1023,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,1024,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,1025,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,1026,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,152,assert(o_out == f_addr_value);,1
bitreverse.v,156,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,291,assume(f_mpydelay > 1);,1
ifftstage.v,301,assert(iaddr == 0);,1
ifftstage.v,302,assert(wait_for_sync);,1
ifftstage.v,303,assert(o_sync == 0);,1
ifftstage.v,304,assert(oaddr == 0);,1
ifftstage.v,305,assert(!b_started);,1
ifftstage.v,306,assert(!o_sync);,1
ifftstage.v,323,assume(!i_ce);,1
ifftstage.v,326,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,336,assert(iaddr == 0);,1
ifftstage.v,342,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,351,assert(ib_a == f_left);,1
ifftstage.v,352,assert(ib_b == f_right);,1
ifftstage.v,353,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,380,assert(f_output_active == b_started);,1
ifftstage.v,384,assert(!f_output_active);,1
ifftstage.v,388,assert(oaddr == f_oaddr);,1
ifftstage.v,390,assert(oaddr == 0);,1
ifftstage.v,394,assume(!ob_sync);,1
ifftstage.v,417,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,421,assert(o_sync);,1
ifftstage.v,423,assert(!o_sync);,1
ifftstage.v,427,assert(o_data == f_oleft);,1
ifftstage.v,431,assert(pre_ovalue == f_oright);,1
ifftstage.v,435,assert(o_data == f_oright);,1
longbimpy.v,217,assume(i_ce);,1
longbimpy.v,404,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,406,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,415,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,416,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,423,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,429,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,275,assume(!i_sync);,1
qtrstage.v,278,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,335,assume(i_sync);,1
qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,178,assume(!i_sync);,1
laststage.v,181,assert(stage == f_state[0]);,1
laststage.v,186,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,187,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,193,assert(!o_sync);,1
laststage.v,194,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,195,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,201,assert(!f_rsyncd);,1
laststage.v,202,assert(!o_sync);,1
laststage.v,203,assert(f_state == 0);,1
hwbfly.v,537,assume(i_ce);,1
hwbfly.v,549,assume(!i_ce);,1
hwbfly.v,556,assume(!i_ce);,1
hwbfly.v,599,assert(left_sr == f_sumrx);,1
hwbfly.v,600,assert(left_si == f_sumix);,1
hwbfly.v,601,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,605,assert(mpy_r == 0);,1
hwbfly.v,606,assert(mpy_i == 0);,1
hwbfly.v,610,assert(mpy_r == 0);,1
hwbfly.v,611,assert(mpy_i == 0);,1
hwbfly.v,616,assert(mpy_r == f_difrx);,1
hwbfly.v,617,assert(mpy_i == f_difix);,1
hwbfly.v,622,assert(mpy_r == -f_difix);,1
hwbfly.v,623,assert(mpy_i == f_difrx);,1
hwbfly.v,628,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,629,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,634,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,635,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,669,assert(p_one == 0);,1
hwbfly.v,671,assert(p_two == 0);,1
hwbfly.v,674,assert(p_one == f_predifrx);,1
hwbfly.v,676,assert(p_two == f_predifix);,1
hwbfly.v,679,assert(p_one == 0);,1
hwbfly.v,681,assert(p_two == 0);,1
hwbfly.v,685,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,687,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,691,assert(p_three == 0);,1
hwbfly.v,693,assert(p_three == 0);,1
hwbfly.v,696,assert(p_three == f_sumdiff);,1
hwbfly.v,698,assert(p_three == f_sumcoef);,1
hwbfly.v,701,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,702,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,703,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,807,assume(i_ce);,1
butterfly.v,815,assume(i_ce);,1
butterfly.v,825,assume(!i_ce);,1
butterfly.v,830,assume(i_ce);,1
butterfly.v,835,assume(i_ce);,1
butterfly.v,844,assume(!i_ce);,1
butterfly.v,851,assume(i_ce);,1
butterfly.v,861,assume(i_ce);,1
butterfly.v,900,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,901,assert(left_sr == f_sumrx);,1
butterfly.v,902,assert(left_si == f_sumix);,1
butterfly.v,903,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,907,assert(mpy_r == 0);,1
butterfly.v,908,assert(mpy_i == 0);,1
butterfly.v,912,assert(mpy_r == 0);,1
butterfly.v,913,assert(mpy_i == 0);,1
butterfly.v,918,assert(mpy_r == f_difrx);,1
butterfly.v,919,assert(mpy_i == f_difix);,1
butterfly.v,924,assert(mpy_r == -f_difix);,1
butterfly.v,925,assert(mpy_i == f_difrx);,1
butterfly.v,930,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,931,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,936,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,937,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,967,assert(p_one == 0);,1
butterfly.v,969,assert(p_two == 0);,1
butterfly.v,972,assert(p_one == f_predifrx);,1
butterfly.v,974,assert(p_two == f_predifix);,1
butterfly.v,977,assert(p_one == 0);,1
butterfly.v,979,assert(p_two == 0);,1
butterfly.v,983,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,985,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,989,assert(p_three == 0);,1
butterfly.v,991,assert(p_three == 0);,1
butterfly.v,994,assert(p_three == f_sumdiff);,1
butterfly.v,996,assert(p_three == f_sumcoef);,1
butterfly.v,1001,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,1002,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,1003,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,1023,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,1024,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,1025,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,1026,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,152,assert(o_out == f_addr_value);,1
bitreverse.v,156,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,291,assume(f_mpydelay > 1);,1
ifftstage.v,301,assert(iaddr == 0);,1
ifftstage.v,302,assert(wait_for_sync);,1
ifftstage.v,303,assert(o_sync == 0);,1
ifftstage.v,304,assert(oaddr == 0);,1
ifftstage.v,305,assert(!b_started);,1
ifftstage.v,306,assert(!o_sync);,1
ifftstage.v,323,assume(!i_ce);,1
ifftstage.v,326,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,336,assert(iaddr == 0);,1
ifftstage.v,342,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,351,assert(ib_a == f_left);,1
ifftstage.v,352,assert(ib_b == f_right);,1
ifftstage.v,353,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,380,assert(f_output_active == b_started);,1
ifftstage.v,384,assert(!f_output_active);,1
ifftstage.v,388,assert(oaddr == f_oaddr);,1
ifftstage.v,390,assert(oaddr == 0);,1
ifftstage.v,394,assume(!ob_sync);,1
ifftstage.v,417,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,421,assert(o_sync);,1
ifftstage.v,423,assert(!o_sync);,1
ifftstage.v,427,assert(o_data == f_oleft);,1
ifftstage.v,431,assert(pre_ovalue == f_oright);,1
ifftstage.v,435,assert(o_data == f_oright);,1
longbimpy.v,217,assume(i_ce);,1
longbimpy.v,404,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,406,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,415,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,416,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,423,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,429,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,275,assume(!i_sync);,1
qtrstage.v,278,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,335,assume(i_sync);,1
qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,178,assume(!i_sync);,1
laststage.v,181,assert(stage == f_state[0]);,1
laststage.v,186,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,187,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,193,assert(!o_sync);,1
laststage.v,194,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,195,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,201,assert(!f_rsyncd);,1
laststage.v,202,assert(!o_sync);,1
laststage.v,203,assert(f_state == 0);,1
hwbfly.v,537,assume(i_ce);,1
hwbfly.v,549,assume(!i_ce);,1
hwbfly.v,556,assume(!i_ce);,1
hwbfly.v,599,assert(left_sr == f_sumrx);,1
hwbfly.v,600,assert(left_si == f_sumix);,1
hwbfly.v,601,assert(aux_s == f_dlyaux[F_D]);,1
hwbfly.v,605,assert(mpy_r == 0);,1
hwbfly.v,606,assert(mpy_i == 0);,1
hwbfly.v,610,assert(mpy_r == 0);,1
hwbfly.v,611,assert(mpy_i == 0);,1
hwbfly.v,616,assert(mpy_r == f_difrx);,1
hwbfly.v,617,assert(mpy_i == f_difix);,1
hwbfly.v,622,assert(mpy_r == -f_difix);,1
hwbfly.v,623,assert(mpy_i == f_difrx);,1
hwbfly.v,628,assert(mpy_r == f_widecoeff_r);,1
hwbfly.v,629,assert(mpy_i == f_widecoeff_i);,1
hwbfly.v,634,assert(mpy_r == -f_widecoeff_i);,1
hwbfly.v,635,assert(mpy_i == f_widecoeff_r);,1
hwbfly.v,669,assert(p_one == 0);,1
hwbfly.v,671,assert(p_two == 0);,1
hwbfly.v,674,assert(p_one == f_predifrx);,1
hwbfly.v,676,assert(p_two == f_predifix);,1
hwbfly.v,679,assert(p_one == 0);,1
hwbfly.v,681,assert(p_two == 0);,1
hwbfly.v,685,assert(p_one == f_dlycoeff_r[F_D-1]);,1
hwbfly.v,687,assert(p_two == f_dlycoeff_i[F_D-1]);,1
hwbfly.v,691,assert(p_three == 0);,1
hwbfly.v,693,assert(p_three == 0);,1
hwbfly.v,696,assert(p_three == f_sumdiff);,1
hwbfly.v,698,assert(p_three == f_sumcoef);,1
hwbfly.v,701,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
hwbfly.v,702,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
hwbfly.v,703,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,807,assume(i_ce);,1
butterfly.v,815,assume(i_ce);,1
butterfly.v,825,assume(!i_ce);,1
butterfly.v,830,assume(i_ce);,1
butterfly.v,835,assume(i_ce);,1
butterfly.v,844,assume(!i_ce);,1
butterfly.v,851,assume(i_ce);,1
butterfly.v,861,assume(i_ce);,1
butterfly.v,900,assert(aux_pipeline == f_dlyaux);,1
butterfly.v,901,assert(left_sr == f_sumrx);,1
butterfly.v,902,assert(left_si == f_sumix);,1
butterfly.v,903,assert(aux_pipeline[AUXLEN-1] == f_dlyaux[F_D]);,1
butterfly.v,907,assert(mpy_r == 0);,1
butterfly.v,908,assert(mpy_i == 0);,1
butterfly.v,912,assert(mpy_r == 0);,1
butterfly.v,913,assert(mpy_i == 0);,1
butterfly.v,918,assert(mpy_r == f_difrx);,1
butterfly.v,919,assert(mpy_i == f_difix);,1
butterfly.v,924,assert(mpy_r == -f_difix);,1
butterfly.v,925,assert(mpy_i == f_difrx);,1
butterfly.v,930,assert(mpy_r == f_widecoeff_r);,1
butterfly.v,931,assert(mpy_i == f_widecoeff_i);,1
butterfly.v,936,assert(mpy_r == -f_widecoeff_i);,1
butterfly.v,937,assert(mpy_i == f_widecoeff_r);,1
butterfly.v,967,assert(p_one == 0);,1
butterfly.v,969,assert(p_two == 0);,1
butterfly.v,972,assert(p_one == f_predifrx);,1
butterfly.v,974,assert(p_two == f_predifix);,1
butterfly.v,977,assert(p_one == 0);,1
butterfly.v,979,assert(p_two == 0);,1
butterfly.v,983,assert(p_one == f_dlycoeff_r[F_D-1]);,1
butterfly.v,985,assert(p_two == f_dlycoeff_i[F_D-1]);,1
butterfly.v,989,assert(p_three == 0);,1
butterfly.v,991,assert(p_three == 0);,1
butterfly.v,994,assert(p_three == f_sumdiff);,1
butterfly.v,996,assert(p_three == f_sumcoef);,1
butterfly.v,1001,assert(p_one == f_predifr * f_dlycoeff_r[F_D-1]);,1
butterfly.v,1002,assert(p_two == f_predifi * f_dlycoeff_i[F_D-1]);,1
butterfly.v,1003,assert(p_three == f_sumdiff * f_sumcoef);,1
butterfly.v,1023,"assert(fp_one_id == { f_predifr[IWIDTH], f_predifr });",1
butterfly.v,1024,"assert(fp_two_id == { f_predifi[IWIDTH], f_predifi });",1
butterfly.v,1025,assert(fp_three_ic == f_p3c_in);,1
butterfly.v,1026,assert(fp_three_id == f_p3d_in);,1
bitreverse.v,152,assert(o_out == f_addr_value);,1
bitreverse.v,156,assert(wraddr[LGSIZE-1:0] == 1);,1
ifftstage.v,291,assume(f_mpydelay > 1);,1
ifftstage.v,301,assert(iaddr == 0);,1
ifftstage.v,302,assert(wait_for_sync);,1
ifftstage.v,303,assert(o_sync == 0);,1
ifftstage.v,304,assert(oaddr == 0);,1
ifftstage.v,305,assert(!b_started);,1
ifftstage.v,306,assert(!o_sync);,1
ifftstage.v,323,assume(!i_ce);,1
ifftstage.v,326,assume(f_addr[LGSPAN]==1'b0);,1
ifftstage.v,336,assert(iaddr == 0);,1
ifftstage.v,342,assert(f_left == imem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,351,assert(ib_a == f_left);,1
ifftstage.v,352,assert(ib_b == f_right);,1
ifftstage.v,353,assert(ib_c == cmem[f_addr[LGSPAN-1:0]]);,1
ifftstage.v,380,assert(f_output_active == b_started);,1
ifftstage.v,384,assert(!f_output_active);,1
ifftstage.v,388,assert(oaddr == f_oaddr);,1
ifftstage.v,390,assert(oaddr == 0);,1
ifftstage.v,394,assume(!ob_sync);,1
ifftstage.v,417,assert(omem[f_addr[LGSPAN-1:0]] == f_oright);,1
ifftstage.v,421,assert(o_sync);,1
ifftstage.v,423,assert(!o_sync);,1
ifftstage.v,427,assert(o_data == f_oleft);,1
ifftstage.v,431,assert(pre_ovalue == f_oright);,1
ifftstage.v,435,assert(o_data == f_oright);,1
longbimpy.v,217,assume(i_ce);,1
longbimpy.v,404,assume(u_a[AW-1:3] == 0);,1
longbimpy.v,406,assume(u_b[BW-1:3] == 0);,1
longbimpy.v,415,assert(f_past_a[k][AW-1:3] == 0);,1
longbimpy.v,416,assert(f_past_b[k][BW-1:3] == 0);,1
longbimpy.v,423,assert(acc[k][IW+BW-1:6] == 0);,1
longbimpy.v,429,assert(r_b[k][BW-1:3] == 0);,1
qtrstage.v,275,assume(!i_sync);,1
qtrstage.v,278,assert(f_state[1:0] == iaddr[1:0]);,1
qtrstage.v,291,assume(f_piped_real[0] != 3'sb100);,1
qtrstage.v,292,assume(f_piped_real[2] != 3'sb100);,1
qtrstage.v,293,assert(sum_r == f_piped_real[2] + f_piped_real[0]);,1
qtrstage.v,294,assert(sum_i == f_piped_imag[2] + f_piped_imag[0]);,1
qtrstage.v,296,assert(diff_r == f_piped_real[2] - f_piped_real[0]);,1
qtrstage.v,297,assert(diff_i == f_piped_imag[2] - f_piped_imag[0]);,1
qtrstage.v,303,assert(rnd_sum_r == f_piped_real[3]+f_piped_real[1]);,1
qtrstage.v,304,assert(rnd_sum_i == f_piped_imag[3]+f_piped_imag[1]);,1
qtrstage.v,305,assert(rnd_diff_r == f_piped_real[3]-f_piped_real[1]);,1
qtrstage.v,306,assert(rnd_diff_i == f_piped_imag[3]-f_piped_imag[1]);,1
qtrstage.v,313,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,314,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,320,assert(!o_sync);,1
qtrstage.v,321,assert(f_o_real == f_piped_real[5] + f_piped_real[3]);,1
qtrstage.v,322,assert(f_o_imag == f_piped_imag[5] + f_piped_imag[3]);,1
qtrstage.v,328,assert(!o_sync);,1
qtrstage.v,329,assert(f_o_real == f_piped_real[7] - f_piped_real[5]);,1
qtrstage.v,330,assert(f_o_imag == f_piped_imag[7] - f_piped_imag[5]);,1
qtrstage.v,335,assume(i_sync);,1
qtrstage.v,343,assert(!wait_for_sync);,1
qtrstage.v,348,assert(!o_sync);,1
qtrstage.v,351,assert(f_o_real == -f_piped_imag[7]+f_piped_imag[5]);,1
qtrstage.v,352,assert(f_o_imag == f_piped_real[7]-f_piped_real[5]);,1
qtrstage.v,354,assert(f_o_real == f_piped_imag[7]-f_piped_imag[5]);,1
qtrstage.v,355,assert(f_o_imag == -f_piped_real[7]+f_piped_real[5]);,1
laststage.v,178,assume(!i_sync);,1
laststage.v,181,assert(stage == f_state[0]);,1
laststage.v,186,assert(o_r == f_piped_real[2] + f_piped_real[1]);,1
laststage.v,187,assert(o_i == f_piped_imag[2] + f_piped_imag[1]);,1
laststage.v,193,assert(!o_sync);,1
laststage.v,194,assert(o_r == f_piped_real[3] - f_piped_real[2]);,1
laststage.v,195,assert(o_i == f_piped_imag[3] - f_piped_imag[2]);,1
laststage.v,201,assert(!f_rsyncd);,1
laststage.v,202,assert(!o_sync);,1
laststage.v,203,assert(f_state == 0);,1
tb_bp_aes_sbox.v,27,assert(dut_fwd_out == grm_fwd_out);,1
tb_bp_aes_sbox.v,28,assert(dut_inv_out == grm_inv_out);,1
tb_bp_aes_sbox.v,31,assert(dut_out == grm_inv_out);,1
tb_bp_aes_sbox.v,33,assert(dut_out == grm_fwd_out);,1
txuart.v,430,assert(r_setup == fsv_setup);,1
txuart.v,438,assert(zero_baud_counter);,1
txuart.v,448,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,498,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,499,assert(data_bits == 2'b11);,1
txuart.v,500,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,502,assert(1'b0 == |f_six_seq);,1
txuart.v,503,assert(1'b0 == |f_seven_seq);,1
txuart.v,504,assert(1'b0 == |f_eight_seq);,1
txuart.v,505,assert(r_busy);,1
txuart.v,506,assert(state > 4'h2);,1
txuart.v,513,assert(state == 4'h3);,1
txuart.v,514,assert(o_uart_tx == 1'b0);,1
txuart.v,515,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,517,assert(calc_parity == parity_odd);,1
txuart.v,520,assert(state == 4'h4);,1
txuart.v,521,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,522,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,524,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,527,assert(state == 4'h5);,1
txuart.v,528,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,529,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,534,assert(state == 4'h6);,1
txuart.v,535,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,536,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,541,assert(state == 4'h7);,1
txuart.v,542,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,543,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,549,assert(state == 4'h8);,1
txuart.v,551,assert(state == 4'h9);,1
txuart.v,552,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,578,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,579,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,580,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,582,assert(1'b0 == |f_five_seq);,1
txuart.v,583,assert(1'b0 == |f_seven_seq);,1
txuart.v,584,assert(1'b0 == |f_eight_seq);,1
txuart.v,585,assert(r_busy);,1
txuart.v,586,assert(state > 4'h1);,1
txuart.v,593,assert(state == 4'h2);,1
txuart.v,594,assert(o_uart_tx == 1'b0);,1
txuart.v,595,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,597,assert(calc_parity == parity_odd);,1
txuart.v,600,assert(state == 4'h3);,1
txuart.v,601,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,602,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,604,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,607,assert(state == 4'h4);,1
txuart.v,608,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,609,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,614,assert(state == 4'h5);,1
txuart.v,615,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,616,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,621,assert(state == 4'h6);,1
txuart.v,622,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,623,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,628,assert(state == 4'h7);,1
txuart.v,629,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,630,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,636,assert(state == 4'h8);,1
txuart.v,638,assert(state == 4'h9);,1
txuart.v,639,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,664,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,665,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,666,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,668,assert(1'b0 == |f_five_seq);,1
txuart.v,669,assert(1'b0 == |f_six_seq);,1
txuart.v,670,assert(1'b0 == |f_eight_seq);,1
txuart.v,671,assert(r_busy);,1
txuart.v,672,assert(state != 4'h0);,1
txuart.v,679,assert(state == 4'h1);,1
txuart.v,680,assert(o_uart_tx == 1'b0);,1
txuart.v,681,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,683,assert(calc_parity == parity_odd);,1
txuart.v,686,assert(state == 4'h2);,1
txuart.v,687,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,688,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,690,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,693,assert(state == 4'h3);,1
txuart.v,694,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,695,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,700,assert(state == 4'h4);,1
txuart.v,701,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,702,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,707,assert(state == 4'h5);,1
txuart.v,708,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,709,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,714,assert(state == 4'h6);,1
txuart.v,715,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,716,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,721,assert(state == 4'h7);,1
txuart.v,722,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,723,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,729,assert(state == 4'h8);,1
txuart.v,731,assert(state == 4'h9);,1
txuart.v,732,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,758,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,759,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,760,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,762,assert(1'b0 == |f_five_seq);,1
txuart.v,763,assert(1'b0 == |f_six_seq);,1
txuart.v,764,assert(1'b0 == |f_seven_seq);,1
txuart.v,765,assert(r_busy);,1
txuart.v,772,assert(state == 4'h0);,1
txuart.v,773,assert(o_uart_tx == 1'b0);,1
txuart.v,774,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,776,assert(calc_parity == parity_odd);,1
txuart.v,779,assert(state == 4'h1);,1
txuart.v,780,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,781,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,783,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,786,assert(state == 4'h2);,1
txuart.v,787,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,788,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,793,assert(state == 4'h3);,1
txuart.v,794,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,795,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,800,assert(state == 4'h4);,1
txuart.v,801,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,802,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,807,assert(state == 4'h5);,1
txuart.v,808,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,809,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,814,assert(state == 4'h6);,1
txuart.v,815,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,816,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,821,assert(state == 4'h7);,1
txuart.v,822,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,823,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,829,assert(state == 4'h8);,1
txuart.v,831,assert(state == 4'h9);,1
txuart.v,832,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,848,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,890,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,891,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,892,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,893,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,895,assert(r_busy);,1
txuart.v,903,assert(state == TXU_STOP);,1
txuart.v,905,assert(state == TXU_STOP);,1
txuart.v,906,assert(use_parity);,1
txuart.v,907,assert(o_uart_tx == fsv_parity);,1
txuart.v,914,assert(state == TXU_SECOND_STOP);,1
txuart.v,915,assert(dblstop);,1
txuart.v,916,assert(o_uart_tx);,1
txuart.v,922,assert(state == 4'hf);,1
txuart.v,923,assert(o_uart_tx);,1
txuart.v,924,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,962,assert(state == TXU_IDLE);,1
txuart.v,963,assert(o_uart_tx == 1'b1);,1
txuart.v,969,assert(state == TXU_BREAK);,1
txuart.v,970,assert(r_busy);,1
txuart.v,971,assert(o_uart_tx == 1'b0);,1
txuart.v,1064,assert(dblstop && use_parity);,1
txuart.v,1099,assert(dblstop);,1
txuart.v,1100,assert(use_parity);,1
txuart.v,1133,assume(i_setup[23:0] > 2);,1
txuart.v,1135,assert(fsv_setup[23:0] > 2);,1
axlite2wbsp.v,372,assume(!i_axi_reset_n);,1
axlite2wbsp.v,444,assert(f_axi_rd_outstanding == f_rd_fifo_axi_used);,1
axlite2wbsp.v,452,assert(f_axi_awr_outstanding == 0);,1
axlite2wbsp.v,453,assert(f_axi_wr_outstanding == 0);,1
axlite2wbsp.v,459,assert(f_axi_ard_outstanding == 0);,1
axlite2wbsp.v,468,assume(i_axi_awvalid == 0);,1
axlite2wbsp.v,469,assume(i_axi_wvalid == 0);,1
axlite2wbsp.v,471,assert(o_axi_bvalid == 0);,1
axlite2wbsp.v,477,assume(i_axi_arvalid == 0);,1
axlite2wbsp.v,478,assert(o_axi_rvalid == 0);,1
axilwr2wbsp.v,415,assert(!r_awvalid || !o_axi_awready);,1
axilwr2wbsp.v,416,assert(!r_wvalid || !o_axi_wready);,1
axilwr2wbsp.v,418,assert(!o_wb_cyc);,1
axilwr2wbsp.v,428,assert(!fifo_empty);,1
axilwr2wbsp.v,429,assert(r_first[LGFIFO-1:0] == r_last[LGFIFO-1:0]);,1
axilwr2wbsp.v,430,assert(r_first[LGFIFO] != r_last[LGFIFO]);,1
axilwr2wbsp.v,439,assert(!r_awvalid || !o_axi_awready);,1
axilwr2wbsp.v,440,assert(!r_wvalid || !o_axi_wready);,1
axilwr2wbsp.v,463,assert(f_wb_outstanding == wb_outstanding);,1
axilwr2wbsp.v,471,assert(wb_fill <= f_fifo_fill);,1
axilwr2wbsp.v,476,assert(wb_outstanding+1 == wb_fill);,1
axilwr2wbsp.v,478,assert(wb_outstanding == wb_fill);,1
axilwr2wbsp.v,509,assert(f_axi_rd_outstanding == 0);,1
axilwr2wbsp.v,526,assert(!o_axi_bresp[1]);,1
axilwr2wbsp.v,528,assert(o_axi_bresp == 2'b10);,1
axilwr2wbsp.v,530,assert(!o_axi_bresp[1]);,1
axilwr2wbsp.v,532,assert(o_axi_bresp[1]);,1
axilwr2wbsp.v,547,assert(f_first_minus_err != 0);,1
axilwr2wbsp.v,551,assert(f_mid_minus_err <= f_first_minus_err);,1
axilwr2wbsp.v,558,assert(!o_axi_awready);,1
axilwr2wbsp.v,561,assert(!o_axi_wready);,1
axilwr2wbsp.v,566,cover(o_wb_cyc && o_wb_stb && !i_wb_stall);,1
axilwr2wbsp.v,568,cover(o_wb_cyc && i_wb_ack);,1
axilrd2wbsp.v,316,assume(w_reset);,1
axilrd2wbsp.v,320,assert(!o_axi_arready);,1
axilrd2wbsp.v,341,assert(!o_axi_arready);,1
axilrd2wbsp.v,346,assert(!o_axi_arready);,1
axilrd2wbsp.v,364,assert(f_wb_outstanding == wb_outstanding);,1
axilrd2wbsp.v,373,assert(wb_fill <= f_fifo_fill);,1
axilrd2wbsp.v,379,assert(wb_outstanding == wb_fill);,1
axilrd2wbsp.v,384,assert(o_wb_stb);,1
axilrd2wbsp.v,385,assert(!o_axi_arready);,1
axilrd2wbsp.v,415,assert(f_axi_wr_outstanding == 0);,1
axilrd2wbsp.v,417,assert(f_axi_awr_outstanding == 0);,1
axilrd2wbsp.v,419,assert(f_axi_rd_outstanding == f_fifo_fill);,1
axilrd2wbsp.v,430,assert(!o_axi_rresp[1]);,1
axilrd2wbsp.v,432,assert(o_axi_rresp == 2'b10);,1
axilrd2wbsp.v,434,assert(!o_axi_rresp[1]);,1
axilrd2wbsp.v,436,assert(o_axi_rresp[1]);,1
axilrd2wbsp.v,451,assert(f_first_minus_err != 0);,1
axilrd2wbsp.v,455,assert(f_mid_minus_err <= f_first_minus_err);,1
axilrd2wbsp.v,469,cover(o_wb_cyc && o_wb_stb);,1
axilrd2wbsp.v,473,cover(o_wb_cyc && f_wb_outstanding > 2);,1
axilrd2wbsp.v,482,cover(o_axi_rvalid && i_axi_rready);,1
wbarbiter.v,307,assert(f_b_nreqs == 0);,1
wbarbiter.v,308,assert(f_b_nacks == 0);,1
wbarbiter.v,309,assert(f_a_outstanding == f_outstanding);,1
wbarbiter.v,311,assert(f_a_nreqs == 0);,1
wbarbiter.v,312,assert(f_a_nacks == 0);,1
wbarbiter.v,313,assert(f_b_outstanding == f_outstanding);,1
wbarbiter.v,319,assert(r_a_owner);,1
wbarbiter.v,323,assert(!r_a_owner);,1
wbarbiter.v,347,cover(f_prior_b_ack && o_cyc && o_a_ack);,1
wbarbiter.v,354,cover(f_prior_a_ack && o_cyc && o_b_ack);,1
wbarbiter.v,362,cover(o_cyc && o_b_ack);,1
spicmd.v,211,assert(!o_rxvalid);,1
spicmd.v,212,assert(!rxvalid || !o_busy);,1
spicmd.v,214,assert(&shift_data);,1
spicmd.v,218,assert(!o_rxvalid);,1
spicmd.v,237,assert(f_send_seq == 0);,1
spicmd.v,240,"assert(shift_data == { 2'b01, f_cmd, f_data });",1
spicmd.v,241,assert(o_busy);,1
spicmd.v,242,"assert({ o_cmd_sent, almost_sent } == 2'b00);",1
spicmd.v,243,assert(crc_valid_sreg == 5'b1_0000);,1
spicmd.v,246,"assert(shift_data == { f_data, 8'hff });",1
spicmd.v,247,assert(o_busy);,1
spicmd.v,248,"assert({ o_cmd_sent, almost_sent } == 2'b00);",1
spicmd.v,249,assert(crc_valid_sreg == 5'b1000);,1
spicmd.v,252,"assert(shift_data == { f_data[23:0], 16'hffff });",1
spicmd.v,253,assert(o_busy);,1
spicmd.v,254,"assert({ o_cmd_sent, almost_sent } == 2'b00);",1
spicmd.v,255,assert(crc_valid_sreg == 5'b100);,1
spicmd.v,258,"assert(shift_data == { f_data[15:0], 24'hffffff });",1
spicmd.v,259,assert(o_busy);,1
spicmd.v,260,"assert({ o_cmd_sent, almost_sent } == 2'b00);",1
spicmd.v,261,assert(crc_valid_sreg == 5'b10);,1
spicmd.v,264,"assert(shift_data == { f_data[7:0], 32'hffffffff });",1
spicmd.v,265,assert(o_busy);,1
spicmd.v,266,"assert({ o_cmd_sent, almost_sent } == 2'b00);",1
spicmd.v,267,assert(crc_valid_sreg == 5'b1);,1
spicmd.v,270,"assert(shift_data == { crc_byte, 32'hffffffff });",1
spicmd.v,271,assert(o_busy);,1
spicmd.v,272,"assert({ o_cmd_sent, almost_sent } == 2'b01);",1
spicmd.v,273,assert(crc_valid_sreg == 5'b0);,1
spicmd.v,276,assert(shift_data == 40'hff_ffff_ffff);,1
spicmd.v,277,assert(crc_valid_sreg == 5'b0);,1
spicmd.v,278,assert(o_cmd_sent);,1
spicmd.v,285,assert(f_send_seq != 0);,1
spicmd.v,286,assert(f_rcv_seq != 0);,1
spicmd.v,290,assert(crc_bit_counter <= 20);,1
spicmd.v,310,assume(i_ll_byte == 8'hff);,1
spicmd.v,318,assert(f_rcv_seq == 1);,1
spicmd.v,319,assert(&o_response);,1
spicmd.v,330,assert(f_rcv_seq != 0);,1
spicmd.v,366,assert(!rx_r1_byte);,1
spicmd.v,369,assert(!rxvalid);,1
spicmd.v,370,assert(f_send_seq != 0);,1
spicmd.v,371,assert(&o_response[31:0]);,1
spicmd.v,374,assert(o_cmd_sent);,1
spicmd.v,375,assert(rx_r1_byte);,1
spicmd.v,376,assert(rx_counter == 0);,1
spicmd.v,377,assert(rx_check_busy);,1
spicmd.v,378,assert(rxvalid);,1
spicmd.v,379,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,383,assert(o_cmd_sent);,1
spicmd.v,384,assert(rx_r1_byte);,1
spicmd.v,385,assert(rx_counter == 0);,1
spicmd.v,386,assert(!rx_check_busy);,1
spicmd.v,387,assert(rxvalid);,1
spicmd.v,388,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,392,assert(rx_r1_byte);,1
spicmd.v,393,assert(rx_counter == 4);,1
spicmd.v,394,assert(!rx_check_busy);,1
spicmd.v,395,assert(!rxvalid);,1
spicmd.v,396,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,397,assert(&o_response[31:0]);,1
spicmd.v,400,assert(rx_r1_byte);,1
spicmd.v,401,assert(rx_counter == 3);,1
spicmd.v,402,assert(!rx_check_busy);,1
spicmd.v,403,assert(!rxvalid);,1
spicmd.v,404,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,405,assert(o_response[7:0] == f_rcv_data[7:0]);,1
spicmd.v,406,assert(&o_response[31:8]);,1
spicmd.v,409,assert(rx_r1_byte);,1
spicmd.v,410,assert(rx_counter == 2);,1
spicmd.v,411,assert(!rx_check_busy);,1
spicmd.v,412,assert(!rxvalid);,1
spicmd.v,413,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,414,assert(o_response[15:0] == f_rcv_data[15:0]);,1
spicmd.v,415,assert(&o_response[31:16]);,1
spicmd.v,418,assert(rx_r1_byte);,1
spicmd.v,419,assert(rx_counter == 1);,1
spicmd.v,420,assert(!rx_check_busy);,1
spicmd.v,421,assert(!rxvalid);,1
spicmd.v,422,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,423,assert(o_response[23:0] == f_rcv_data[23:0]);,1
spicmd.v,424,assert(&o_response[31:24]);,1
spicmd.v,427,assert(rx_r1_byte);,1
spicmd.v,428,assert(rx_counter == 0);,1
spicmd.v,429,assert(!rx_check_busy);,1
spicmd.v,430,assert(rxvalid);,1
spicmd.v,431,assert(o_response[39:32] == f_rcv_data[39:32]);,1
spicmd.v,433,assert(rxvalid == (rx_counter == 0));,1
spicmd.v,447,cover(o_cmd_sent);,1
spicmd.v,448,cover(f_rcv_seq == 1);,1
spicmd.v,449,cover(f_rcv_seq == 2);,1
spicmd.v,450,cover(f_rcv_seq == 3);,1
spicmd.v,451,cover(f_rcv_seq == 4);,1
spicmd.v,452,cover(f_rcv_seq == 5);,1
spicmd.v,453,cover(f_rcv_seq == 6);,1
spicmd.v,454,cover(f_rcv_seq == 7);,1
spicmd.v,455,cover(f_rcv_seq == 8);,1
spicmd.v,459,cover(o_rxvalid && f_cmd == 0 && f_data == 0);,1
spitxdata.v,309,assert(!o_ll_stb);,1
spitxdata.v,310,assert(!o_busy);,1
spitxdata.v,311,assert(rdvalid == 0);,1
spitxdata.v,312,assert(!o_rxvalid);,1
spitxdata.v,318,assert(rdvalid == 0);,1
spitxdata.v,319,assert(!o_rxvalid);,1
spitxdata.v,321,assert(fill == 0);,1
spitxdata.v,323,assert(fill == 5'h10);,1
spitxdata.v,325,assert(fill == 0);,1
spitxdata.v,326,assert(crc_fill == 0);,1
spitxdata.v,373,assert(o_ll_stb);,1
spitxdata.v,374,assert(!crc_stb);,1
spitxdata.v,379,assert(!o_ll_stb || i_ll_busy);,1
spitxdata.v,388,assert(crc_fill <= 1);,1
spitxdata.v,396,assert(rdvalid == 0);,1
spitxdata.v,411,assert(received_token);,1
spitxdata.v,415,assert(data_sent);,1
spitxdata.v,420,assert(data_read);,1
spitxdata.v,421,assert(!crc_stb);,1
spitxdata.v,422,assert(!crc_active);,1
spitxdata.v,427,assert(&fill[4:1]);,1
spitxdata.v,429,assert(&fill[4:2]);,1
spitxdata.v,431,assert(&fill[4:3]);,1
spitxdata.v,434,assert(crc_fill <= 5'h10);,1
spitxdata.v,438,assert(crc_flag);,1
spitxdata.v,439,assert(!crc_stb);,1
spitxdata.v,440,assert(!crc_active);,1
spitxdata.v,446,assert(!crc_stb);,1
spitxdata.v,447,assert(all_mem_read);,1
spitxdata.v,448,assert(!crc_active);,1
spitxdata.v,457,assert(lastaddr);,1
spitxdata.v,461,assert(!all_mem_read);,1
spitxdata.v,471,assert(f_lgblksz >= 3);,1
spitxdata.v,475,assert(f_lgblksz_m3[2:0] == r_lgblksz_m3);,1
spitxdata.v,491,assert(fill[4]);,1
spitxdata.v,498,assert(fill[DW/8]);,1
spitxdata.v,501,assert(fill[k-1:0]==0);,1
spitxdata.v,506,assert(!crc_stb);,1
spitxdata.v,528,assume(!f_read_check);,1
spitxdata.v,548,assert(rdvalid != 0);,1
spitxdata.v,549,assert(fill == 5'h10);,1
spitxdata.v,552,assert(o_ll_stb);,1
spitxdata.v,553,assert(rdvalid == 0);,1
spitxdata.v,554,assert(fill == 5'h1f);,1
spitxdata.v,555,assert(gearbox[DW-1:0] == f_read_data);,1
spitxdata.v,558,assert(o_ll_stb);,1
spitxdata.v,559,assert(rdvalid == 0);,1
spitxdata.v,560,assert(fill == 5'h1e);,1
spitxdata.v,561,assert(gearbox[8+DW-1:8] == f_read_data);,1
spitxdata.v,564,assert(o_ll_stb);,1
spitxdata.v,565,assert(rdvalid == 0);,1
spitxdata.v,566,assert(fill == 5'h1c);,1
spitxdata.v,567,assert(gearbox[8+DW-1:16] == f_read_data[23:0]);,1
spitxdata.v,570,assert(o_ll_stb);,1
spitxdata.v,571,assert(rdvalid == 0);,1
spitxdata.v,572,assert(fill == 5'h18);,1
spitxdata.v,573,assert(gearbox[8+DW-1:24] == f_read_data[15:0]);,1
spitxdata.v,576,assert(o_ll_stb);,1
spitxdata.v,577,assert(fill[4]);,1
spitxdata.v,578,assert(gearbox[8+DW-1:DW] == f_read_data[7:0]);,1
spitxdata.v,585,assert(0);,1
spitxdata.v,595,cover(f_lgblksz == 4 && o_rxvalid);,1
spitxdata.v,596,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h00);,1
spitxdata.v,597,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h01);,1
spitxdata.v,598,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h02);,1
spitxdata.v,599,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h03);,1
spitxdata.v,600,cover(o_busy && f_lgblksz == 4 && lastaddr);,1
spitxdata.v,601,cover(o_busy && f_lgblksz == 4 && crc_stb);,1
spitxdata.v,602,cover(o_busy && f_lgblksz == 4 && all_mem_read);,1
spitxdata.v,603,cover(o_busy && f_lgblksz == 4 && crc_flag);,1
spitxdata.v,604,cover(o_busy && f_lgblksz == 4 && data_read);,1
spitxdata.v,605,cover(o_busy && f_lgblksz == 4 && data_sent);,1
spitxdata.v,606,cover(o_busy && f_lgblksz == 4 && received_token);,1
spitxdata.v,607,cover(o_busy && f_lgblksz == 4 && all_idle);,1
spitxdata.v,608,cover(!o_busy && f_lgblksz == 4 && all_idle);,1
sdspi.v,759,assert(!tx_busy || !rx_busy);,1
sdspi.v,762,assert(!tx_start || !rx_start);,1
sdspi.v,767,assert(!tx_start && !rx_start);,1
sdspi.v,768,assert(!tx_busy && !rx_busy);,1
sdspi.v,770,assert(!rx_start && !rx_busy);,1
sdspi.v,772,assert(!tx_start && !tx_busy);,1
sdspi.v,777,assert(r_cmd_busy);,1
sdspi.v,781,assert(r_lgblklen >= 3);,1
sdspi.v,782,assert(r_lgblklen <= 9);,1
sdspi.v,788,assert(spi_read_addr[LGFIFOLN-1:0] <= 1);,1
sdspi.v,789,assert(spi_write_addr[LGFIFOLN-1:0] <= 1);,1
sdspi.v,815,assert(ll_cmd_stb);,1
sdspi.v,816,assert(ll_cmd_dat == f_cmd_byte);,1
sdspi.v,883,assert(!cmd_busy && !tx_busy && !rx_busy);,1
sdspi.v,894,cover(cmd_sent && !r_cmd_busy);,1
sdspi.v,895,cover(tx_busy && tx_start);,1
sdspi.v,896,cover(rx_busy && rx_start);,1
llsdspi.v,187,assume(powerup_counter > 2);,1
llsdspi.v,190,assert(powerup_hold);,1
llsdspi.v,220,assume(startup_counter > 1);,1
llsdspi.v,223,assert(startup_hold);,1
llsdspi.v,237,assert(startup_hold);,1
llsdspi.v,435,assert(r_clk_counter <= i_speed);,1
llsdspi.v,474,assert(o_cs_n == CSN_ON_STARTUP);,1
llsdspi.v,482,assert(!CSN_ON_STARTUP || o_cs_n);,1
llsdspi.v,484,assert(!o_cs_n);,1
llsdspi.v,491,assert(o_cs_n);,1
llsdspi.v,495,assert(!o_cs_n && o_sclk);,1
llsdspi.v,497,assert(o_cs_n || bus_grant);,1
llsdspi.v,501,assert(!o_cs_n && o_sclk);,1
llsdspi.v,529,assert(startup_hold);,1
llsdspi.v,530,assert(o_cs_n == CSN_ON_STARTUP);,1
llsdspi.v,531,assert(o_sclk);,1
llsdspi.v,552,assert(r_state <= LLSDSPI_END);,1
llsdspi.v,589,assert(r_state != LLSDSPI_WAIT);,1
llsdspi.v,595,assert(r_byte == fv_byte[7:0]);,1
llsdspi.v,596,assert(o_sclk);,1
llsdspi.v,597,assert(!o_stb);,1
llsdspi.v,598,assert(f_start_seq == 0);,1
llsdspi.v,599,assert(f_next_seq == 0);,1
llsdspi.v,600,assert(!r_idle);,1
llsdspi.v,601,assert(r_z_counter);,1
llsdspi.v,606,assert(o_sclk);,1
llsdspi.v,608,assert(!o_sclk);,1
llsdspi.v,613,assert(o_sclk);,1
llsdspi.v,614,assert(r_byte == fv_byte[7:0] );,1
llsdspi.v,615,assert(r_state == LLSDSPI_START);,1
llsdspi.v,617,assert(!o_cs_n);,1
llsdspi.v,618,assert(!r_idle);,1
llsdspi.v,621,assert(!o_sclk);,1
llsdspi.v,623,assert(r_state == LLSDSPI_START+1);,1
llsdspi.v,624,assert(o_mosi == fv_byte[7]);,1
llsdspi.v,625,assert(!o_cs_n);,1
llsdspi.v,626,assert(!r_idle);,1
llsdspi.v,629,assert(o_sclk);,1
llsdspi.v,631,assert(r_state == LLSDSPI_START+1);,1
llsdspi.v,632,assert(o_mosi == fv_byte[7]);,1
llsdspi.v,633,assert(!o_cs_n);,1
llsdspi.v,634,assert(!r_idle);,1
llsdspi.v,637,assert(!o_sclk);,1
llsdspi.v,639,assert(r_state == LLSDSPI_START+2);,1
llsdspi.v,640,assert(o_mosi == fv_byte[6]);,1
llsdspi.v,641,assert(!o_cs_n);,1
llsdspi.v,642,assert(!r_idle);,1
llsdspi.v,645,assert(o_sclk);,1
llsdspi.v,647,assert(r_state == LLSDSPI_START+2);,1
llsdspi.v,648,assert(o_mosi == fv_byte[6]);,1
llsdspi.v,649,assert(!o_cs_n);,1
llsdspi.v,650,assert(!r_idle);,1
llsdspi.v,653,assert(!o_sclk);,1
llsdspi.v,655,assert(r_state == LLSDSPI_START+3);,1
llsdspi.v,656,assert(o_mosi == fv_byte[5]);,1
llsdspi.v,657,assert(!o_cs_n);,1
llsdspi.v,658,assert(!r_idle);,1
llsdspi.v,661,assert(o_sclk);,1
llsdspi.v,663,assert(r_state == LLSDSPI_START+3);,1
llsdspi.v,664,assert(o_mosi == fv_byte[5]);,1
llsdspi.v,665,assert(!o_cs_n);,1
llsdspi.v,666,assert(!r_idle);,1
llsdspi.v,669,assert(!o_sclk);,1
llsdspi.v,671,assert(r_state == LLSDSPI_START+4);,1
llsdspi.v,672,assert(o_mosi == fv_byte[4]);,1
llsdspi.v,673,assert(!o_cs_n);,1
llsdspi.v,674,assert(!r_idle);,1
llsdspi.v,677,assert(o_sclk);,1
llsdspi.v,679,assert(r_state == LLSDSPI_START+4);,1
llsdspi.v,680,assert(o_mosi == fv_byte[4]);,1
llsdspi.v,681,assert(!o_cs_n);,1
llsdspi.v,682,assert(!r_idle);,1
llsdspi.v,685,assert(!o_sclk);,1
llsdspi.v,687,assert(r_state == LLSDSPI_START+5);,1
llsdspi.v,688,assert(o_mosi == fv_byte[3]);,1
llsdspi.v,689,assert(!o_cs_n);,1
llsdspi.v,690,assert(!r_idle);,1
llsdspi.v,693,assert(o_sclk);,1
llsdspi.v,695,assert(r_state == LLSDSPI_START+5);,1
llsdspi.v,696,assert(o_mosi == fv_byte[3]);,1
llsdspi.v,697,assert(!o_cs_n);,1
llsdspi.v,698,assert(!r_idle);,1
llsdspi.v,701,assert(!o_sclk);,1
llsdspi.v,703,assert(r_state == LLSDSPI_START+6);,1
llsdspi.v,704,assert(o_mosi == fv_byte[2]);,1
llsdspi.v,705,assert(!o_cs_n);,1
llsdspi.v,706,assert(!r_idle);,1
llsdspi.v,709,assert(o_sclk);,1
llsdspi.v,711,assert(r_state == LLSDSPI_START+6);,1
llsdspi.v,712,assert(o_mosi == fv_byte[2]);,1
llsdspi.v,713,assert(!o_cs_n);,1
llsdspi.v,714,assert(!r_idle);,1
llsdspi.v,717,assert(!o_sclk);,1
llsdspi.v,719,assert(r_state == LLSDSPI_START+7);,1
llsdspi.v,720,assert(o_mosi == fv_byte[1]);,1
llsdspi.v,721,assert(!o_cs_n);,1
llsdspi.v,722,assert(!r_idle);,1
llsdspi.v,725,assert(o_sclk);,1
llsdspi.v,727,assert(r_state == LLSDSPI_START+7);,1
llsdspi.v,728,assert(o_mosi == fv_byte[1]);,1
llsdspi.v,729,assert(!o_cs_n);,1
llsdspi.v,730,assert(!r_idle);,1
llsdspi.v,733,assert(!o_sclk);,1
llsdspi.v,735,assert(r_state == LLSDSPI_END);,1
llsdspi.v,736,assert(o_mosi == fv_byte[0]);,1
llsdspi.v,737,assert(!o_cs_n);,1
llsdspi.v,738,assert(!r_idle);,1
llsdspi.v,741,assert(o_sclk);,1
llsdspi.v,743,assert(r_state == LLSDSPI_END);,1
llsdspi.v,744,assert(o_mosi == fv_byte[0]);,1
llsdspi.v,745,assert(!o_cs_n);,1
llsdspi.v,746,assert(r_idle);,1
llsdspi.v,749,assert(o_sclk);,1
llsdspi.v,750,assert(r_state == LLSDSPI_HOTIDLE);,1
llsdspi.v,751,assert(r_idle);,1
llsdspi.v,753,assert(!o_cs_n);,1
llsdspi.v,759,assert(!o_cs_n);,1
llsdspi.v,760,assert(bus_grant);,1
llsdspi.v,787,assert(o_sclk);,1
llsdspi.v,789,assert(!o_sclk);,1
llsdspi.v,794,assert(!o_sclk);,1
llsdspi.v,796,assert(r_state == LLSDSPI_START+1);,1
llsdspi.v,797,assert(o_mosi == fv_byte[7]);,1
llsdspi.v,798,assert(!o_cs_n);,1
llsdspi.v,799,assert(!r_idle);,1
llsdspi.v,802,assert(o_sclk);,1
llsdspi.v,804,assert(r_state == LLSDSPI_START+1);,1
llsdspi.v,805,assert(o_mosi == fv_byte[7]);,1
llsdspi.v,806,assert(!o_cs_n);,1
llsdspi.v,807,assert(!r_idle);,1
llsdspi.v,810,assert(!o_sclk);,1
llsdspi.v,812,assert(r_state == LLSDSPI_START+2);,1
llsdspi.v,813,assert(o_mosi == fv_byte[6]);,1
llsdspi.v,814,assert(!o_cs_n);,1
llsdspi.v,815,assert(!r_idle);,1
llsdspi.v,818,assert(o_sclk);,1
llsdspi.v,820,assert(r_state == LLSDSPI_START+2);,1
llsdspi.v,821,assert(o_mosi == fv_byte[6]);,1
llsdspi.v,822,assert(!o_cs_n);,1
llsdspi.v,823,assert(!r_idle);,1
llsdspi.v,826,assert(!o_sclk);,1
llsdspi.v,828,assert(r_state == LLSDSPI_START+3);,1
llsdspi.v,829,assert(o_mosi == fv_byte[5]);,1
llsdspi.v,830,assert(!o_cs_n);,1
llsdspi.v,831,assert(!r_idle);,1
llsdspi.v,834,assert(o_sclk);,1
llsdspi.v,836,assert(r_state == LLSDSPI_START+3);,1
llsdspi.v,837,assert(o_mosi == fv_byte[5]);,1
llsdspi.v,838,assert(!o_cs_n);,1
llsdspi.v,839,assert(!r_idle);,1
llsdspi.v,842,assert(!o_sclk);,1
llsdspi.v,844,assert(r_state == LLSDSPI_START+4);,1
llsdspi.v,845,assert(o_mosi == fv_byte[4]);,1
llsdspi.v,846,assert(!o_cs_n);,1
llsdspi.v,847,assert(!r_idle);,1
llsdspi.v,850,assert(o_sclk);,1
llsdspi.v,852,assert(r_state == LLSDSPI_START+4);,1
llsdspi.v,853,assert(o_mosi == fv_byte[4]);,1
llsdspi.v,854,assert(!o_cs_n);,1
llsdspi.v,855,assert(!r_idle);,1
llsdspi.v,858,assert(!o_sclk);,1
llsdspi.v,860,assert(r_state == LLSDSPI_START+5);,1
llsdspi.v,861,assert(o_mosi == fv_byte[3]);,1
llsdspi.v,862,assert(!o_cs_n);,1
llsdspi.v,863,assert(!r_idle);,1
llsdspi.v,866,assert(o_sclk);,1
llsdspi.v,868,assert(r_state == LLSDSPI_START+5);,1
llsdspi.v,869,assert(o_mosi == fv_byte[3]);,1
llsdspi.v,870,assert(!o_cs_n);,1
llsdspi.v,871,assert(!r_idle);,1
llsdspi.v,874,assert(!o_sclk);,1
llsdspi.v,876,assert(r_state == LLSDSPI_START+6);,1
llsdspi.v,877,assert(o_mosi == fv_byte[2]);,1
llsdspi.v,878,assert(!o_cs_n);,1
llsdspi.v,879,assert(!r_idle);,1
llsdspi.v,882,assert(o_sclk);,1
llsdspi.v,884,assert(r_state == LLSDSPI_START+6);,1
llsdspi.v,885,assert(o_mosi == fv_byte[2]);,1
llsdspi.v,886,assert(!o_cs_n);,1
llsdspi.v,887,assert(!r_idle);,1
llsdspi.v,890,assert(!o_sclk);,1
llsdspi.v,892,assert(r_state == LLSDSPI_START+7);,1
llsdspi.v,893,assert(o_mosi == fv_byte[1]);,1
llsdspi.v,894,assert(!o_cs_n);,1
llsdspi.v,895,assert(!r_idle);,1
llsdspi.v,898,assert(o_sclk);,1
llsdspi.v,900,assert(r_state == LLSDSPI_START+7);,1
llsdspi.v,901,assert(o_mosi == fv_byte[1]);,1
llsdspi.v,902,assert(!o_cs_n);,1
llsdspi.v,903,assert(!r_idle);,1
llsdspi.v,906,assert(!o_sclk);,1
llsdspi.v,908,assert(r_state == LLSDSPI_END);,1
llsdspi.v,909,assert(o_mosi == fv_byte[0]);,1
llsdspi.v,910,assert(!o_cs_n);,1
llsdspi.v,911,assert(!r_idle);,1
llsdspi.v,914,assert(o_sclk);,1
llsdspi.v,916,assert(r_state == LLSDSPI_END);,1
llsdspi.v,917,assert(o_mosi == fv_byte[0]);,1
llsdspi.v,918,assert(!o_cs_n);,1
llsdspi.v,919,assert(r_idle);,1
llsdspi.v,922,assert(o_sclk);,1
llsdspi.v,923,assert(!o_cs_n);,1
llsdspi.v,924,assert(r_state == LLSDSPI_HOTIDLE);,1
llsdspi.v,925,assert(r_idle);,1
llsdspi.v,927,assert(f_start_seq == 0);,1
llsdspi.v,932,assert(f_start_seq == 0);,1
llsdspi.v,977,assume(i_miso == f_rxdata[7]);,1
llsdspi.v,980,assume(i_miso == f_rxdata[7]);,1
llsdspi.v,981,assert(r_ireg[0] == f_rxdata[7]);,1
llsdspi.v,984,assume(i_miso == f_rxdata[6]);,1
llsdspi.v,985,assert(r_ireg[0] == f_rxdata[7]);,1
llsdspi.v,988,assume(i_miso == f_rxdata[6]);,1
llsdspi.v,989,assert(r_ireg[1:0] == f_rxdata[7:6]);,1
llsdspi.v,992,assume(i_miso == f_rxdata[5]);,1
llsdspi.v,993,assert(r_ireg[1:0] == f_rxdata[7:6]);,1
llsdspi.v,996,assume(i_miso == f_rxdata[5]);,1
llsdspi.v,997,assert(r_ireg[2:0] == f_rxdata[7:5]);,1
llsdspi.v,1000,assume(i_miso == f_rxdata[4]);,1
llsdspi.v,1001,assert(r_ireg[2:0] == f_rxdata[7:5]);,1
llsdspi.v,1004,assume(i_miso == f_rxdata[4]);,1
llsdspi.v,1005,assert(r_ireg[3:0] == f_rxdata[7:4]);,1
llsdspi.v,1008,assume(i_miso == f_rxdata[3]);,1
llsdspi.v,1009,assert(r_ireg[3:0] == f_rxdata[7:4]);,1
llsdspi.v,1012,assume(i_miso == f_rxdata[3]);,1
llsdspi.v,1013,assert(r_ireg[4:0] == f_rxdata[7:3]);,1
llsdspi.v,1016,assume(i_miso == f_rxdata[2]);,1
llsdspi.v,1017,assert(r_ireg[4:0] == f_rxdata[7:3]);,1
llsdspi.v,1020,assume(i_miso == f_rxdata[2]);,1
llsdspi.v,1021,assert(r_ireg[5:0] == f_rxdata[7:2]);,1
llsdspi.v,1024,assume(i_miso == f_rxdata[1]);,1
llsdspi.v,1025,assert(r_ireg[5:0] == f_rxdata[7:2]);,1
llsdspi.v,1028,assume(i_miso == f_rxdata[1]);,1
llsdspi.v,1029,assert(r_ireg[6:0] == f_rxdata[7:1]);,1
llsdspi.v,1032,assume(i_miso == f_rxdata[0]);,1
llsdspi.v,1033,assert(r_ireg[6:0] == f_rxdata[7:1]);,1
llsdspi.v,1036,assume(i_miso == f_rxdata[0]);,1
llsdspi.v,1037,assert(r_ireg == f_rxdata);,1
llsdspi.v,1040,assume(i_miso == f_rxdata[0]);,1
llsdspi.v,1041,assert(r_ireg == f_rxdata);,1
llsdspi.v,1042,assert(o_byte == f_rxdata);,1
llsdspi.v,1048,assert(!o_stb);,1
llsdspi.v,1052,assert(o_stb);,1
llsdspi.v,1054,assert(o_stb);,1
llsdspi.v,1056,assert(!o_stb);,1
llsdspi.v,1058,assert(!o_stb);,1
llsdspi.v,1062,assert(o_mosi == MOSI_INACTIVE_VALUE);,1
llsdspi.v,1069,assert(r_z_counter);,1
llsdspi.v,1070,assert(!r_idle);,1
llsdspi.v,1071,assert(o_cs_n == CSN_ON_STARTUP);,1
llsdspi.v,1072,assert(o_sclk);,1
llsdspi.v,1077,assert(o_sclk && !o_cs_n);,1
llsdspi.v,1081,assert(o_sclk);,1
llsdspi.v,1085,assert(o_cs_n == CSN_ON_STARTUP);,1
llsdspi.v,1087,assert(o_sclk);,1
llsdspi.v,1114,cover(byte_count == 2 && !o_cs_n && nonzero_speed);,1
llsdspi.v,1115,cover(byte_count == 2 && !o_cs_n && !nonzero_speed);,1
llsdspi.v,1120,assume(i_speed > 0);,1
llsdspi.v,1141,cover(f_next_seq == 2);,1
llsdspi.v,1142,cover(f_start_seq[3]);,1
llsdspi.v,1143,cover(f_next_seq[15]);,1
llsdspi.v,1148,cover(f_next_seq == 1);,1
llsdspi.v,1164,assume(!i_cs);,1
llsdspi.v,1171,assume(i_stb == i_cs);,1
llsdspi.v,1174,assume(!i_stb);,1
spirxdata.v,306,assert(!o_busy);,1
spirxdata.v,307,assert(o_write == 0);,1
spirxdata.v,313,assert(!o_rxvalid);,1
spirxdata.v,314,assert(crc_fill == 0);,1
spirxdata.v,319,assert(!o_write);,1
spirxdata.v,372,assert(fill == 0);,1
spirxdata.v,377,assert(lastaddr);,1
spirxdata.v,378,assert(all_mem_written || o_write);,1
spirxdata.v,379,assert(lastdata);,1
spirxdata.v,385,assert(lastaddr);,1
spirxdata.v,386,assert(lastdata);,1
spirxdata.v,392,assert(lastaddr);,1
spirxdata.v,408,assert(f_lgblksz >= 3);,1
spirxdata.v,409,assert(f_lgblksz <= 9);,1
spirxdata.v,411,assert(o_addr[AW-1] == f_fifo);,1
spirxdata.v,416,assert(o_addr[AW-2:0] == 0);,1
spirxdata.v,417,assert(fill == 0);,1
spirxdata.v,423,assert(f_lgblksz_m3[2:0] == r_lgblksz_m3);,1
spirxdata.v,452,assert(fill[0]);,1
spirxdata.v,454,assert(fill[2] == 0);,1
spirxdata.v,461,assert(crc_fill <= 4);,1
spirxdata.v,466,assert(!crc_active);,1
spirxdata.v,467,assert(crc_fill == 0);,1
spirxdata.v,468,assert(crc_data == 0);,1
spirxdata.v,475,assert(next_crc_data == 0);,1
spirxdata.v,498,assume(!f_read_check);,1
spirxdata.v,518,assert(rdvalid != 0);,1
spirxdata.v,519,assert(fill == 5'h10);,1
spirxdata.v,522,assert(rdvalid == 0);,1
spirxdata.v,523,assert(fill == 5'h1f);,1
spirxdata.v,524,assert(gearbox[DW-1:0] == f_read_data);,1
spirxdata.v,527,assert(rdvalid == 0);,1
spirxdata.v,528,assert(fill == 5'h1e);,1
spirxdata.v,529,assert(gearbox[8+DW-1:8] == f_read_data);,1
spirxdata.v,532,assert(rdvalid == 0);,1
spirxdata.v,533,assert(fill == 5'h1c);,1
spirxdata.v,534,assert(gearbox[8+DW-1:16] == f_read_data[23:0]);,1
spirxdata.v,537,assert(rdvalid == 0);,1
spirxdata.v,538,assert(fill == 5'h18);,1
spirxdata.v,539,assert(gearbox[8+DW-1:24] == f_read_data[15:0]);,1
spirxdata.v,542,assert(fill[4]);,1
spirxdata.v,543,assert(gearbox[8+DW-1:DW] == f_read_data[7:0]);,1
spirxdata.v,559,cover(error_token);,1
spirxdata.v,560,cover(start_token);,1
spirxdata.v,572,cover(o_rxvalid);,1
spirxdata.v,573,cover(o_rxvalid && all_mem_written);,1
spirxdata.v,574,cover(o_rxvalid && f_lgblksz == 4 && all_mem_written);,1
spirxdata.v,575,cover(o_rxvalid && f_lgblksz == 4 && o_response == 0);,1
spirxdata.v,576,cover(o_rxvalid && f_lgblksz == 4 && o_response == 0 && all_mem_written);,1
spirxdata.v,578,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h01);,1
spirxdata.v,579,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h02);,1
spirxdata.v,580,cover(o_busy && f_lgblksz == 4 && o_addr == 8'h03);,1
spirxdata.v,581,cover(o_busy && crc_byte == 0);,1
spirxdata.v,582,cover(o_busy && crc_byte == 1);,1
spirxdata.v,583,cover(o_busy && crc_byte == 2);,1
spirxdata.v,584,cover(o_busy && crc_byte == 1 && i_ll_stb);,1
spirxdata.v,585,cover(o_busy && crc_byte == 2 && i_ll_stb);,1
spirxdata.v,587,cover(cvr_packet_received && !o_busy);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,2117,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2120,restrict property (resetn != $initstate);,1
picorv32.v,2130,assert (mem_wstrb == 0);,1
picorv32.v,2142,assert (ok);,1
picorv32.v,2160,assert(mem_valid);,1
picorv32.v,2161,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2162,assert(mem_wstrb == 0);,1
picorv32.v,2165,assert(mem_valid);,1
picorv32.v,2166,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2167,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2168,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2171,assert(!mem_valid || mem_ready);,1
FIFO_sim.v,40,assert(fifo_count == i);,1
FIFO_sim.v,45,"assert(fifo_count == 16); //[ ?6?// ?7?en_in = 1; fifo_din = i; en_out = 0; #10; en_in = 0; en_out = 0; #10; assert(fifo_count == 16); //| ?7?// 16 for(i = 0; i < 16; i=i+1) begin en_in = 0; en_out = 1; assert(fifo_count == 16 - i); #10; en_in = 0; en_out = 0; $display(""get %d"", fifo_dout); assert(fifo_dout == i); //|  #10; end assert(fifo_count == 0); //]  end",21
FIFO_sim.v,50,assert(fifo_count == i);,1
FIFO_sim.v,55,assert(fifo_count == 16); // ?6?// ?7?en_in = 1; fifo_din = i; en_out = 0;,3
FIFO_sim.v,62,assert(fifo_count == 16); // ?7?// 16 for(i = 0; i < 16; i=i+1) begin en_in = 0; en_out = 1;,5
FIFO_sim.v,67,assert(fifo_count == 16 - i);,1
FIFO_sim.v,71,assert(fifo_dout == i); //  #10;,2
FIFO_sim.v,74,assert(fifo_count == 0); //  end ///  `assert`  /// /// ![](./lab2.assets/wave2.png) /// /// ?/// /// ![](lab2.assets/text2.png) /// endmodule,13
apb_if.v,158,assert(apb_state <= 2'b11);,1
apb_if.v,164,assert(wr_enable);,1
apb_if.v,171,assert(rd_enable);,1
apb_if.v,177,assert(pready);,1
apb_if.v,179,assert(pready);,1
apb_if.v,181,assert(pready);,1
txuart.v,424,assert(r_setup == fsv_setup);,1
txuart.v,432,assert(zero_baud_counter);,1
txuart.v,442,"assert(baud_counter <= { fsv_setup[23:0], 4'h0 });",1
txuart.v,492,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,493,assert(data_bits == 2'b11);,1
txuart.v,494,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,496,assert(1'b0 == |f_six_seq);,1
txuart.v,497,assert(1'b0 == |f_seven_seq);,1
txuart.v,498,assert(1'b0 == |f_eight_seq);,1
txuart.v,499,assert(r_busy);,1
txuart.v,500,assert(state > 4'h2);,1
txuart.v,507,assert(state == 4'h3);,1
txuart.v,508,assert(o_uart_tx == 1'b0);,1
txuart.v,509,assert(lcl_data[4:0] == fsv_data[4:0]);,1
txuart.v,511,assert(calc_parity == parity_odd);,1
txuart.v,514,assert(state == 4'h4);,1
txuart.v,515,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,516,assert(lcl_data[3:0] == fsv_data[4:1]);,1
txuart.v,518,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,521,assert(state == 4'h5);,1
txuart.v,522,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,523,assert(lcl_data[2:0] == fsv_data[4:2]);,1
txuart.v,528,assert(state == 4'h6);,1
txuart.v,529,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,530,assert(lcl_data[1:0] == fsv_data[4:3]);,1
txuart.v,535,assert(state == 4'h7);,1
txuart.v,536,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,537,assert(lcl_data[0] == fsv_data[4]);,1
txuart.v,543,assert(state == 4'h8);,1
txuart.v,545,assert(state == 4'h9);,1
txuart.v,546,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,572,assert(fsv_setup[29:28] == 2'b10);,1
txuart.v,573,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,574,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,576,assert(1'b0 == |f_five_seq);,1
txuart.v,577,assert(1'b0 == |f_seven_seq);,1
txuart.v,578,assert(1'b0 == |f_eight_seq);,1
txuart.v,579,assert(r_busy);,1
txuart.v,580,assert(state > 4'h1);,1
txuart.v,587,assert(state == 4'h2);,1
txuart.v,588,assert(o_uart_tx == 1'b0);,1
txuart.v,589,assert(lcl_data[5:0] == fsv_data[5:0]);,1
txuart.v,591,assert(calc_parity == parity_odd);,1
txuart.v,594,assert(state == 4'h3);,1
txuart.v,595,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,596,assert(lcl_data[4:0] == fsv_data[5:1]);,1
txuart.v,598,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,601,assert(state == 4'h4);,1
txuart.v,602,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,603,assert(lcl_data[3:0] == fsv_data[5:2]);,1
txuart.v,608,assert(state == 4'h5);,1
txuart.v,609,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,610,assert(lcl_data[2:0] == fsv_data[5:3]);,1
txuart.v,615,assert(state == 4'h6);,1
txuart.v,616,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,617,assert(lcl_data[1:0] == fsv_data[5:4]);,1
txuart.v,622,assert(state == 4'h7);,1
txuart.v,623,assert(lcl_data[0] == fsv_data[5]);,1
txuart.v,624,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,630,assert(state == 4'h8);,1
txuart.v,632,assert(state == 4'h9);,1
txuart.v,633,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,658,assert(fsv_setup[29:28] == 2'b01);,1
txuart.v,659,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,660,assert(baud_counter < fsv_setup[23:0]);,1
txuart.v,662,assert(1'b0 == |f_five_seq);,1
txuart.v,663,assert(1'b0 == |f_six_seq);,1
txuart.v,664,assert(1'b0 == |f_eight_seq);,1
txuart.v,665,assert(r_busy);,1
txuart.v,666,assert(state != 4'h0);,1
txuart.v,673,assert(state == 4'h1);,1
txuart.v,674,assert(o_uart_tx == 1'b0);,1
txuart.v,675,assert(lcl_data[6:0] == fsv_data[6:0]);,1
txuart.v,677,assert(calc_parity == parity_odd);,1
txuart.v,680,assert(state == 4'h2);,1
txuart.v,681,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,682,assert(lcl_data[5:0] == fsv_data[6:1]);,1
txuart.v,684,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,687,assert(state == 4'h3);,1
txuart.v,688,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,689,assert(lcl_data[4:0] == fsv_data[6:2]);,1
txuart.v,694,assert(state == 4'h4);,1
txuart.v,695,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,696,assert(lcl_data[3:0] == fsv_data[6:3]);,1
txuart.v,701,assert(state == 4'h5);,1
txuart.v,702,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,703,assert(lcl_data[2:0] == fsv_data[6:4]);,1
txuart.v,708,assert(state == 4'h6);,1
txuart.v,709,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,710,assert(lcl_data[1:0] == fsv_data[6:5]);,1
txuart.v,715,assert(state == 4'h7);,1
txuart.v,716,assert(lcl_data[0] == fsv_data[6]);,1
txuart.v,717,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,723,assert(state == 4'h8);,1
txuart.v,725,assert(state == 4'h9);,1
txuart.v,726,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,752,assert(fsv_setup[29:28] == 2'b00);,1
txuart.v,753,assert(fsv_setup[29:28] == data_bits);,1
txuart.v,754,"assert(baud_counter < { 6'h0, fsv_setup[23:0]});",1
txuart.v,756,assert(1'b0 == |f_five_seq);,1
txuart.v,757,assert(1'b0 == |f_six_seq);,1
txuart.v,758,assert(1'b0 == |f_seven_seq);,1
txuart.v,759,assert(r_busy);,1
txuart.v,766,assert(state == 4'h0);,1
txuart.v,767,assert(o_uart_tx == 1'b0);,1
txuart.v,768,assert(lcl_data[7:0] == fsv_data[7:0]);,1
txuart.v,770,assert(calc_parity == parity_odd);,1
txuart.v,773,assert(state == 4'h1);,1
txuart.v,774,assert(o_uart_tx == fsv_data[0]);,1
txuart.v,775,assert(lcl_data[6:0] == fsv_data[7:1]);,1
txuart.v,777,assert(calc_parity == fsv_data[0] ^ parity_odd);,1
txuart.v,780,assert(state == 4'h2);,1
txuart.v,781,assert(o_uart_tx == fsv_data[1]);,1
txuart.v,782,assert(lcl_data[5:0] == fsv_data[7:2]);,1
txuart.v,787,assert(state == 4'h3);,1
txuart.v,788,assert(o_uart_tx == fsv_data[2]);,1
txuart.v,789,assert(lcl_data[4:0] == fsv_data[7:3]);,1
txuart.v,794,assert(state == 4'h4);,1
txuart.v,795,assert(o_uart_tx == fsv_data[3]);,1
txuart.v,796,assert(lcl_data[3:0] == fsv_data[7:4]);,1
txuart.v,801,assert(state == 4'h5);,1
txuart.v,802,assert(o_uart_tx == fsv_data[4]);,1
txuart.v,803,assert(lcl_data[2:0] == fsv_data[7:5]);,1
txuart.v,808,assert(state == 4'h6);,1
txuart.v,809,assert(o_uart_tx == fsv_data[5]);,1
txuart.v,810,assert(lcl_data[1:0] == fsv_data[7:6]);,1
txuart.v,815,assert(state == 4'h7);,1
txuart.v,816,assert(o_uart_tx == fsv_data[6]);,1
txuart.v,817,assert(lcl_data[0] == fsv_data[7]);,1
txuart.v,823,assert(state == 4'h8);,1
txuart.v,825,assert(state == 4'h9);,1
txuart.v,826,assert(o_uart_tx == fsv_data[7]);,1
txuart.v,842,"assert(baud_counter == { 4'h0, fsv_setup[23:0] }-1);",1
txuart.v,884,assert(1'b0 == |f_five_seq[4:0]);,1
txuart.v,885,assert(1'b0 == |f_six_seq[5:0]);,1
txuart.v,886,assert(1'b0 == |f_seven_seq[6:0]);,1
txuart.v,887,assert(1'b0 == |f_eight_seq[7:0]);,1
txuart.v,889,assert(r_busy);,1
txuart.v,897,assert(state == TXU_STOP);,1
txuart.v,899,assert(state == TXU_STOP);,1
txuart.v,900,assert(use_parity);,1
txuart.v,901,assert(o_uart_tx == fsv_parity);,1
txuart.v,908,assert(state == TXU_SECOND_STOP);,1
txuart.v,909,assert(dblstop);,1
txuart.v,910,assert(o_uart_tx);,1
txuart.v,916,assert(state == 4'hf);,1
txuart.v,917,assert(o_uart_tx);,1
txuart.v,918,assert(baud_counter < fsv_setup[23:0]-1'b1);,1
txuart.v,956,assert(state == TXU_IDLE);,1
txuart.v,957,assert(o_uart_tx == 1'b1);,1
txuart.v,963,assert(state == TXU_BREAK);,1
txuart.v,964,assert(r_busy);,1
txuart.v,965,assert(o_uart_tx == 1'b0);,1
txuart.v,1058,assert(dblstop && use_parity);,1
txuart.v,1093,assert(dblstop);,1
txuart.v,1094,assert(use_parity);,1
txuart.v,1127,assume(i_setup[23:0] > 2);,1
txuart.v,1129,assert(fsv_setup[23:0] > 2);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
interleaver_tester.v,270,"assert (cmp_fifo_data === downstream_data); else begin $display(""CMP FIFO DATA = %h RTL MODEL DATA = %h"", cmp_fifo_data,downstream_data);",3
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_tb.v,159,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
fifo_tb.v,162,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
mem_if.v,52,"assert property (ReadWriteBeforeFinish) else $fdisplay(FD | 1, ""%t: ASSERT: R/W active before previous R/W finished."", $realtime);",4
interleaver_tester.v,27,assert property(data_delay_chk);,1
interleaver_tester.v,31,assert property(data_delay_chk);,1
interleaver.v,69,assert property(pkt_start_check);,1
interleaver.v,74,assert property(pkt_start_check);,1
interleaver.v,78,assert property(pkt_start_check);,1
interleaver.v,81,assert property(pkt_length_check);,1
interleaver.v,85,assert property(pkt_length_check);,1
interleaver.v,88,assert property(sync_bypass_check);,1
interleaver.v,93,assert property(sync_bypass_check);,1
interleaver.v,96,cover property (s_interleave_sm);,1
interleaver.v,112,cover property (s_interleave_sm);,1
fifo_shift_ram.v,54,assert property (push_mutex_check);,1
fifo_shift_ram.v,58,assert property (push_mutex_check);,1
axisafety.v,1528,assert(f_axi_awr_nbursts <= 1);,1
axisafety.v,1533,assert(!S_AXI_AWREADY);,1
axisafety.v,1535,assert(f_axi_wr_pending == 0);,1
axisafety.v,1544,assert(!r_wvalid || !r_wlast);,1
axisafety.v,1546,assert(s_wbursts == 0);,1
axisafety.v,1547,assert(!S_AXI_WREADY);,1
axisafety.v,1549,assert(1 || S_AXI_AWREADY || !M_AXI_ARESETN || !S_AXI_ARESETN);,1
axisafety.v,1551,assert(S_AXI_AWREADY);,1
axisafety.v,1562,assert(S_AXI_AWREADY == !OPT_SELF_RESET);,1
axisafety.v,1564,assert(!S_AXI_AWREADY);,1
axisafety.v,1566,assert(!S_AXI_AWREADY);,1
axisafety.v,1568,assert(S_AXI_AWREADY);,1
axisafety.v,1570,assert(S_AXI_AWREADY || OPT_SELF_RESET);,1
axisafety.v,1574,assert(s_wbursts == 0);,1
axisafety.v,1576,assert(s_wbursts == f_axi_awr_nbursts);,1
axisafety.v,1578,assert(s_wbursts == 0);,1
axisafety.v,1582,assert(!M_AXI_AWVALID);,1
axisafety.v,1587,assert(o_write_fault || !M_AXI_AWVALID);,1
axisafety.v,1588,assert(!S_AXI_BVALID);,1
axisafety.v,1589,assert(s_wbursts == 0);,1
axisafety.v,1591,assert(f_axi_wr_pending > 0);,1
axisafety.v,1595,assert(waddr_valid);,1
axisafety.v,1599,assert(M_AXI_WVALID && r_wvalid);,1
axisafety.v,1604,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1612,assert(M_AXI_WVALID);,1
axisafety.v,1617,assert(M_AXI_AWVALID || !M_AXI_WVALID);,1
axisafety.v,1618,assert(M_AXI_AWVALID || f_axi_wr_pending == 0);,1
axisafety.v,1629,assert(m_wpending == 0);,1
axisafety.v,1634,assert(m_wpending <= 9'h100);,1
axisafety.v,1638,assert(!M_AXI_AWVALID);,1
axisafety.v,1645,assert(!M_AXI_AWVALID);,1
axisafety.v,1646,assert(!M_AXI_WVALID);,1
axisafety.v,1656,assert(!M_AXI_AWVALID);,1
axisafety.v,1657,assert(!M_AXI_WVALID);,1
axisafety.v,1661,assert(f_axi_awr_nbursts == 1);,1
axisafety.v,1664,assert(m_wpending == 0);,1
axisafety.v,1667,assert(!M_AXI_AWVALID);,1
axisafety.v,1671,assert(!r_awvalid);,1
axisafety.v,1688,assert(o_write_fault || write_timeout);,1
axisafety.v,1692,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1694,assert(!S_AXI_AWREADY);,1
axisafety.v,1698,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1702,assert(!S_AXI_WREADY);,1
axisafety.v,1715,assert(f_axi_rd_nbursts <= 1);,1
axisafety.v,1720,assert(rfifo_id == f_axi_rd_checkid);,1
axisafety.v,1722,assert(rfifo_id != f_axi_rd_checkid);,1
axisafety.v,1726,assert(raddr_valid);,1
axisafety.v,1730,assert(!S_AXI_ARREADY);,1
axisafety.v,1734,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1746,assert(!raddr_valid || OPT_SELF_RESET);,1
axisafety.v,1750,assert(!M_AXI_ARVALID);,1
axisafety.v,1754,assert(rfifo_counter == f_axi_rd_outstanding);,1
axisafety.v,1769,assert(skid_arvalid);,1
axisafety.v,1773,assert(read_timeout);,1
axisafety.v,1779,assume(!M_AXI_BVALID);,1
axisafety.v,1780,assume(!M_AXI_RVALID);,1
axisafety.v,1785,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1789,assert(raddr_valid);,1
axisafety.v,1795,assert(o_read_fault || o_write_fault /* ... */ );,1
axisafety.v,1909,assert(!o_write_fault || !M_AXI_ARESETN);,1
axisafety.v,1911,assert(!o_write_fault);,1
axisafety.v,1915,assert(!o_read_fault || !M_AXI_ARESETN);,1
axisafety.v,1917,assert(!o_read_fault);,1
axisafety.v,1921,assert(!read_timeout || !M_AXI_ARESETN);,1
axisafety.v,1923,assert(!read_timeout);,1
axisafety.v,1927,assert(!write_timeout || !M_AXI_ARESETN);,1
axisafety.v,1929,assert(!write_timeout);,1
axisafety.v,1933,assert(!M_AXI_AWVALID);,1
axisafety.v,1958,assert(!M_AXI_ARVALID);,1
axisafety.v,1962,assert(m_wpending == fm_axi_wr_pending);,1
axisafety.v,1967,assert(fm_axi_awr_nbursts== f_axi_awr_nbursts);,1
axisafety.v,1968,assert(fm_axi_awr_nbursts == 1);,1
axisafety.v,2001,assume(S_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2005,assert(M_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2012,"assume({ S_AXI_WDATA, S_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2016,"assert({ M_AXI_WDATA, M_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2023,assume(S_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2027,assume(r_araddr != fc_never_read_addr);,1
axisafety.v,2031,assert(M_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2038,assume(M_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2042,assert(S_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2081,cover(S_AXI_AWVALID && S_AXI_AWREADY);,1
axisafety.v,2084,cover(S_AXI_AWVALID && S_AXI_AWREADY && S_AXI_AWLEN == 3);,1
skidbuffer.v,223,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,227,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,233,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,235,assert property (IDATA_HELD_WHEN_NOT_READY);,1
axisafety.v,1528,assert(f_axi_awr_nbursts <= 1);,1
axisafety.v,1533,assert(!S_AXI_AWREADY);,1
axisafety.v,1535,assert(f_axi_wr_pending == 0);,1
axisafety.v,1544,assert(!r_wvalid || !r_wlast);,1
axisafety.v,1546,assert(s_wbursts == 0);,1
axisafety.v,1547,assert(!S_AXI_WREADY);,1
axisafety.v,1549,assert(1 || S_AXI_AWREADY || !M_AXI_ARESETN || !S_AXI_ARESETN);,1
axisafety.v,1551,assert(S_AXI_AWREADY);,1
axisafety.v,1562,assert(S_AXI_AWREADY == !OPT_SELF_RESET);,1
axisafety.v,1564,assert(!S_AXI_AWREADY);,1
axisafety.v,1566,assert(!S_AXI_AWREADY);,1
axisafety.v,1568,assert(S_AXI_AWREADY);,1
axisafety.v,1570,assert(S_AXI_AWREADY || OPT_SELF_RESET);,1
axisafety.v,1574,assert(s_wbursts == 0);,1
axisafety.v,1576,assert(s_wbursts == f_axi_awr_nbursts);,1
axisafety.v,1578,assert(s_wbursts == 0);,1
axisafety.v,1582,assert(!M_AXI_AWVALID);,1
axisafety.v,1587,assert(o_write_fault || !M_AXI_AWVALID);,1
axisafety.v,1588,assert(!S_AXI_BVALID);,1
axisafety.v,1589,assert(s_wbursts == 0);,1
axisafety.v,1591,assert(f_axi_wr_pending > 0);,1
axisafety.v,1595,assert(waddr_valid);,1
axisafety.v,1599,assert(M_AXI_WVALID && r_wvalid);,1
axisafety.v,1604,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1612,assert(M_AXI_WVALID);,1
axisafety.v,1617,assert(M_AXI_AWVALID || !M_AXI_WVALID);,1
axisafety.v,1618,assert(M_AXI_AWVALID || f_axi_wr_pending == 0);,1
axisafety.v,1629,assert(m_wpending == 0);,1
axisafety.v,1634,assert(m_wpending <= 9'h100);,1
axisafety.v,1638,assert(!M_AXI_AWVALID);,1
axisafety.v,1645,assert(!M_AXI_AWVALID);,1
axisafety.v,1646,assert(!M_AXI_WVALID);,1
axisafety.v,1656,assert(!M_AXI_AWVALID);,1
axisafety.v,1657,assert(!M_AXI_WVALID);,1
axisafety.v,1661,assert(f_axi_awr_nbursts == 1);,1
axisafety.v,1664,assert(m_wpending == 0);,1
axisafety.v,1667,assert(!M_AXI_AWVALID);,1
axisafety.v,1671,assert(!r_awvalid);,1
axisafety.v,1688,assert(o_write_fault || write_timeout);,1
axisafety.v,1692,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1694,assert(!S_AXI_AWREADY);,1
axisafety.v,1698,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1702,assert(!S_AXI_WREADY);,1
axisafety.v,1715,assert(f_axi_rd_nbursts <= 1);,1
axisafety.v,1720,assert(rfifo_id == f_axi_rd_checkid);,1
axisafety.v,1722,assert(rfifo_id != f_axi_rd_checkid);,1
axisafety.v,1726,assert(raddr_valid);,1
axisafety.v,1730,assert(!S_AXI_ARREADY);,1
axisafety.v,1734,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1746,assert(!raddr_valid || OPT_SELF_RESET);,1
axisafety.v,1750,assert(!M_AXI_ARVALID);,1
axisafety.v,1754,assert(rfifo_counter == f_axi_rd_outstanding);,1
axisafety.v,1769,assert(skid_arvalid);,1
axisafety.v,1773,assert(read_timeout);,1
axisafety.v,1779,assume(!M_AXI_BVALID);,1
axisafety.v,1780,assume(!M_AXI_RVALID);,1
axisafety.v,1785,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1789,assert(raddr_valid);,1
axisafety.v,1795,assert(o_read_fault || o_write_fault /* ... */ );,1
axisafety.v,1909,assert(!o_write_fault || !M_AXI_ARESETN);,1
axisafety.v,1911,assert(!o_write_fault);,1
axisafety.v,1915,assert(!o_read_fault || !M_AXI_ARESETN);,1
axisafety.v,1917,assert(!o_read_fault);,1
axisafety.v,1921,assert(!read_timeout || !M_AXI_ARESETN);,1
axisafety.v,1923,assert(!read_timeout);,1
axisafety.v,1927,assert(!write_timeout || !M_AXI_ARESETN);,1
axisafety.v,1929,assert(!write_timeout);,1
axisafety.v,1933,assert(!M_AXI_AWVALID);,1
axisafety.v,1958,assert(!M_AXI_ARVALID);,1
axisafety.v,1962,assert(m_wpending == fm_axi_wr_pending);,1
axisafety.v,1967,assert(fm_axi_awr_nbursts== f_axi_awr_nbursts);,1
axisafety.v,1968,assert(fm_axi_awr_nbursts == 1);,1
axisafety.v,2001,assume(S_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2005,assert(M_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2012,"assume({ S_AXI_WDATA, S_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2016,"assert({ M_AXI_WDATA, M_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2023,assume(S_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2027,assume(r_araddr != fc_never_read_addr);,1
axisafety.v,2031,assert(M_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2038,assume(M_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2042,assert(S_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2081,cover(S_AXI_AWVALID && S_AXI_AWREADY);,1
axisafety.v,2084,cover(S_AXI_AWVALID && S_AXI_AWREADY && S_AXI_AWLEN == 3);,1
skidbuffer.v,223,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,227,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,233,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,235,assert property (IDATA_HELD_WHEN_NOT_READY);,1
axisafety.v,1534,assert(f_axi_awr_nbursts <= 1);,1
axisafety.v,1539,assert(!S_AXI_AWREADY);,1
axisafety.v,1541,assert(f_axi_wr_pending == 0);,1
axisafety.v,1550,assert(!r_wvalid || !r_wlast);,1
axisafety.v,1552,assert(s_wbursts == 0);,1
axisafety.v,1553,assert(!S_AXI_WREADY);,1
axisafety.v,1555,assert(1 || S_AXI_AWREADY || !M_AXI_ARESETN || !S_AXI_ARESETN);,1
axisafety.v,1557,assert(S_AXI_AWREADY);,1
axisafety.v,1568,assert(S_AXI_AWREADY == !OPT_SELF_RESET);,1
axisafety.v,1570,assert(!S_AXI_AWREADY);,1
axisafety.v,1572,assert(!S_AXI_AWREADY);,1
axisafety.v,1574,assert(S_AXI_AWREADY);,1
axisafety.v,1576,assert(S_AXI_AWREADY || OPT_SELF_RESET);,1
axisafety.v,1580,assert(s_wbursts == 0);,1
axisafety.v,1582,assert(s_wbursts == f_axi_awr_nbursts);,1
axisafety.v,1584,assert(s_wbursts == 0);,1
axisafety.v,1588,assert(!M_AXI_AWVALID);,1
axisafety.v,1593,assert(o_write_fault || !M_AXI_AWVALID);,1
axisafety.v,1594,assert(!S_AXI_BVALID);,1
axisafety.v,1595,assert(s_wbursts == 0);,1
axisafety.v,1597,assert(f_axi_wr_pending > 0);,1
axisafety.v,1601,assert(waddr_valid);,1
axisafety.v,1605,assert(M_AXI_WVALID && r_wvalid);,1
axisafety.v,1610,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1618,assert(M_AXI_WVALID);,1
axisafety.v,1623,assert(M_AXI_AWVALID || !M_AXI_WVALID);,1
axisafety.v,1624,assert(M_AXI_AWVALID || f_axi_wr_pending == 0);,1
axisafety.v,1635,assert(m_wpending == 0);,1
axisafety.v,1640,assert(m_wpending <= 9'h100);,1
axisafety.v,1644,assert(!M_AXI_AWVALID);,1
axisafety.v,1651,assert(!M_AXI_AWVALID);,1
axisafety.v,1652,assert(!M_AXI_WVALID);,1
axisafety.v,1662,assert(!M_AXI_AWVALID);,1
axisafety.v,1663,assert(!M_AXI_WVALID);,1
axisafety.v,1667,assert(f_axi_awr_nbursts == 1);,1
axisafety.v,1670,assert(m_wpending == 0);,1
axisafety.v,1673,assert(!M_AXI_AWVALID);,1
axisafety.v,1677,assert(!r_awvalid);,1
axisafety.v,1694,assert(o_write_fault || write_timeout);,1
axisafety.v,1698,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1700,assert(!S_AXI_AWREADY);,1
axisafety.v,1704,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1708,assert(!S_AXI_WREADY);,1
axisafety.v,1721,assert(f_axi_rd_nbursts <= 1);,1
axisafety.v,1726,assert(rfifo_id == f_axi_rd_checkid);,1
axisafety.v,1728,assert(rfifo_id != f_axi_rd_checkid);,1
axisafety.v,1732,assert(raddr_valid);,1
axisafety.v,1736,assert(!S_AXI_ARREADY);,1
axisafety.v,1740,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1752,assert(!raddr_valid || OPT_SELF_RESET);,1
axisafety.v,1756,assert(!M_AXI_ARVALID);,1
axisafety.v,1760,assert(rfifo_counter == f_axi_rd_outstanding);,1
axisafety.v,1775,assert(skid_arvalid);,1
axisafety.v,1779,assert(read_timeout);,1
axisafety.v,1785,assume(!M_AXI_BVALID);,1
axisafety.v,1786,assume(!M_AXI_RVALID);,1
axisafety.v,1791,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1795,assert(raddr_valid);,1
axisafety.v,1801,assert(o_read_fault || o_write_fault /* ... */ );,1
axisafety.v,1915,assert(!o_write_fault || !M_AXI_ARESETN);,1
axisafety.v,1917,assert(!o_write_fault);,1
axisafety.v,1921,assert(!o_read_fault || !M_AXI_ARESETN);,1
axisafety.v,1923,assert(!o_read_fault);,1
axisafety.v,1927,assert(!read_timeout || !M_AXI_ARESETN);,1
axisafety.v,1929,assert(!read_timeout);,1
axisafety.v,1933,assert(!write_timeout || !M_AXI_ARESETN);,1
axisafety.v,1935,assert(!write_timeout);,1
axisafety.v,1939,assert(!M_AXI_AWVALID);,1
axisafety.v,1964,assert(!M_AXI_ARVALID);,1
axisafety.v,1968,assert(m_wpending == fm_axi_wr_pending);,1
axisafety.v,1973,assert(fm_axi_awr_nbursts== f_axi_awr_nbursts);,1
axisafety.v,1974,assert(fm_axi_awr_nbursts == 1);,1
axisafety.v,2007,assume(S_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2011,assert(M_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2018,"assume({ S_AXI_WDATA, S_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2022,"assert({ M_AXI_WDATA, M_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2029,assume(S_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2033,assume(r_araddr != fc_never_read_addr);,1
axisafety.v,2037,assert(M_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2044,assume(M_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2048,assert(S_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2087,cover(S_AXI_AWVALID && S_AXI_AWREADY);,1
axisafety.v,2090,cover(S_AXI_AWVALID && S_AXI_AWREADY && S_AXI_AWLEN == 3);,1
skidbuffer.v,223,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,227,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,233,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,235,assert property (IDATA_HELD_WHEN_NOT_READY);,1
axisafety.v,1661,assert(f_axi_awr_nbursts <= 1);,1
axisafety.v,1666,assert(!S_AXI_AWREADY);,1
axisafety.v,1668,assert(f_axi_wr_pending == 0);,1
axisafety.v,1677,assert(!r_wvalid || !r_wlast);,1
axisafety.v,1679,assert(s_wbursts == 0);,1
axisafety.v,1680,assert(!S_AXI_WREADY);,1
axisafety.v,1683,assert(1 || S_AXI_AWREADY || !M_AXI_ARESETN || !S_AXI_ARESETN);,1
axisafety.v,1685,assert(S_AXI_AWREADY);,1
axisafety.v,1697,assert(S_AXI_AWREADY == !OPT_SELF_RESET);,1
axisafety.v,1700,assert(!S_AXI_AWREADY);,1
axisafety.v,1703,assert(!S_AXI_AWREADY);,1
axisafety.v,1706,assert(S_AXI_AWREADY);,1
axisafety.v,1708,assert(S_AXI_AWREADY || OPT_SELF_RESET);,1
axisafety.v,1713,assert(s_wbursts == 0);,1
axisafety.v,1718,assert(s_wbursts == 0);,1
axisafety.v,1722,assert(!M_AXI_AWVALID);,1
axisafety.v,1727,assert(o_write_fault || !M_AXI_AWVALID);,1
axisafety.v,1728,assert(!S_AXI_BVALID);,1
axisafety.v,1729,assert(s_wbursts == 0);,1
axisafety.v,1731,assert(f_axi_wr_pending > 0);,1
axisafety.v,1736,assert(waddr_valid);,1
axisafety.v,1740,assert(M_AXI_WVALID && r_wvalid);,1
axisafety.v,1746,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1754,assert(M_AXI_WVALID);,1
axisafety.v,1759,assert(M_AXI_AWVALID || !M_AXI_WVALID);,1
axisafety.v,1760,assert(M_AXI_AWVALID || f_axi_wr_pending == 0);,1
axisafety.v,1772,assert(m_wpending == 0);,1
axisafety.v,1777,assert(m_wpending <= 9'h100);,1
axisafety.v,1781,assert(!M_AXI_AWVALID);,1
axisafety.v,1788,assert(!M_AXI_AWVALID);,1
axisafety.v,1789,assert(!M_AXI_WVALID);,1
axisafety.v,1799,assert(!M_AXI_AWVALID);,1
axisafety.v,1800,assert(!M_AXI_WVALID);,1
axisafety.v,1804,assert(f_axi_awr_nbursts == 1);,1
axisafety.v,1807,assert(m_wpending == 0);,1
axisafety.v,1810,assert(!M_AXI_AWVALID);,1
axisafety.v,1814,assert(!r_awvalid);,1
axisafety.v,1831,assert(o_write_fault || write_timeout);,1
axisafety.v,1836,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1838,assert(!S_AXI_AWREADY);,1
axisafety.v,1842,assert(waddr_valid == !S_AXI_AWREADY);,1
axisafety.v,1846,assert(!S_AXI_WREADY);,1
axisafety.v,1857,assert(f_axi_rd_nbursts <= 1);,1
axisafety.v,1863,assert(rfifo_id == f_axi_rd_checkid);,1
axisafety.v,1865,assert(rfifo_id != f_axi_rd_checkid);,1
axisafety.v,1869,assert(raddr_valid);,1
axisafety.v,1873,assert(!S_AXI_ARREADY);,1
axisafety.v,1878,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1890,assert(!raddr_valid || OPT_SELF_RESET);,1
axisafety.v,1894,assert(!M_AXI_ARVALID);,1
axisafety.v,1898,assert(rfifo_counter == f_axi_rd_outstanding);,1
axisafety.v,1913,assert(skid_arvalid);,1
axisafety.v,1917,assert(read_timeout);,1
axisafety.v,1923,assume(!M_AXI_BVALID);,1
axisafety.v,1924,assume(!M_AXI_RVALID);,1
axisafety.v,1929,assert(raddr_valid == !S_AXI_ARREADY);,1
axisafety.v,1933,assert(raddr_valid);,1
axisafety.v,1939,assert(o_read_fault || o_write_fault /* ... */ );,1
axisafety.v,2061,assert(!o_write_fault || !M_AXI_ARESETN);,1
axisafety.v,2063,assert(!o_write_fault);,1
axisafety.v,2068,assert(!o_read_fault || !M_AXI_ARESETN);,1
axisafety.v,2070,assert(!o_read_fault);,1
axisafety.v,2075,assert(!read_timeout || !M_AXI_ARESETN);,1
axisafety.v,2077,assert(!read_timeout);,1
axisafety.v,2082,assert(!write_timeout || !M_AXI_ARESETN);,1
axisafety.v,2084,assert(!write_timeout);,1
axisafety.v,2088,assert(!M_AXI_AWVALID);,1
axisafety.v,2113,assert(!M_AXI_ARVALID);,1
axisafety.v,2117,assert(m_wpending == fm_axi_wr_pending);,1
axisafety.v,2122,assert(fm_axi_awr_nbursts== f_axi_awr_nbursts);,1
axisafety.v,2123,assert(fm_axi_awr_nbursts == 1);,1
axisafety.v,2181,assume(S_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2185,assert(M_AXI_AWADDR != fc_never_write_addr);,1
axisafety.v,2192,"assume({ S_AXI_WDATA, S_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2198,assert(M_AXI_WSTRB == 0);,1
axisafety.v,2200,"assert({ M_AXI_WDATA, M_AXI_WSTRB } != fc_never_write_data);",1
axisafety.v,2208,assume(S_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2212,assume(r_araddr != fc_never_read_addr);,1
axisafety.v,2216,assert(M_AXI_ARADDR != fc_never_read_addr);,1
axisafety.v,2223,assume(M_AXI_RDATA != fc_never_read_data);,1
axisafety.v,2227,assert(S_AXI_RDATA != fc_never_read_data);,1
skidbuffer.v,223,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,227,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,233,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,235,assert property (IDATA_HELD_WHEN_NOT_READY);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32_axi.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_axi.v,2042,restrict property (resetn != $initstate);,1
picorv32_axi.v,2052,assert (mem_wstrb == 0);,1
picorv32_axi.v,2064,assert (ok);,1
picorv32_axi.v,2082,assert(mem_valid);,1
picorv32_axi.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32_axi.v,2084,assert(mem_wstrb == 0);,1
picorv32_axi.v,2087,assert(mem_valid);,1
picorv32_axi.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32_axi.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_axi.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_axi.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2296,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2299,restrict property (resetn != $initstate);,1
picorv32.v,2309,assert (mem_wstrb == 0);,1
picorv32.v,2321,assert (ok);,1
picorv32.v,2339,assert(mem_valid);,1
picorv32.v,2340,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2341,assert(mem_wstrb == 0);,1
picorv32.v,2344,assert(mem_valid);,1
picorv32.v,2345,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2346,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2347,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2350,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
counter.v,32,assert property (data[3:0] == counter[25:22]);,1
picorv32.v,2036,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2039,restrict property (resetn != $initstate);,1
picorv32.v,2049,assert (mem_wstrb == 0);,1
picorv32.v,2061,assert (ok);,1
picorv32.v,2079,assert(mem_valid);,1
picorv32.v,2080,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2081,assert(mem_wstrb == 0);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2087,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2090,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
hex8_tb.v,16,assert(DUT.a_reg == 8'b0);,1
hex8_tb.v,17,assert(DUT.b_reg == 8'b0);,1
hex8_tb.v,18,assert(DUT.pc == 8'b0);,1
hex8_tb.v,19,assert(DUT.r_reg == 8'b0);,1
hex8_tb.v,20,assert(DUT.o_reg_low == 4'b0);,1
hex8_tb.v,21,assert(DUT.o_reg_high == 4'b0);,1
hex8_tb.v,22,assert(DUT.i_reg == 4'b0);,1
hex8_tb.v,23,assert(DUT.pipeline == 3'b001);,1
hex8_tb.v,24,assert(DUT.phi == 2'b01);,1
hex8_tb.v,27,assert(DUT.o_reg_low == 4'b0101);,1
hex8_tb.v,28,assert(DUT.i_reg == 4'b1010);,1
hex8_tb.v,29,assert(DUT.pc == 8'b0);,1
hex8_tb.v,31,assert(DUT.pc == 8'b1);,1
picorv32.v,2113,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2116,restrict property (resetn != $initstate);,1
picorv32.v,2126,assert (mem_wstrb == 0);,1
picorv32.v,2138,assert (ok);,1
picorv32.v,2156,assert(mem_valid);,1
picorv32.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2158,assert(mem_wstrb == 0);,1
picorv32.v,2161,assert(mem_valid);,1
picorv32.v,2162,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2163,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2164,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2167,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,2131,assert (ok);,1
picorv32.v,2149,assert(mem_valid);,1
picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,2154,assert(mem_valid);,1
picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
dlatch_test.v,24,assert (q8 == 16'h00);,1
dlatch_test.v,28,assert (q8 == 16'h00);,1
dlatch_test.v,32,assert (q8 == 16'h00);,1
dlatch_test.v,36,assert (q8 == 16'h00);,1
dlatch_test.v,40,assert (q8 == 16'h6D);,1
dlatch_test.v,44,assert (q8 == 16'h6D);,1
dlatch_test.v,48,assert (q8 == 16'h6D);,1
dlatch_test.v,52,assert (q8 == 16'h6D);,1
dlatch_test.v,56,assert (q8 == 16'hC5);,1
dlatch_test.v,60,assert (q8 == 16'hC5);,1
dlatch_test.v,64,assert (q8 == 16'h00);,1
dlatch_test.v,68,assert (q8 == 16'h00);,1
dlatch_test.v,72,assert (q8 == 16'h00);,1
dlatch_test.v,76,assert (q8 == 16'h00);,1
dlatch_test.v,80,assert (q8 == 16'h00);,1
dlatch_test.v,84,assert (q8 == 16'h00);,1
dlatch_test.v,88,assert (q8 == 16'hC5);,1
dlatch_test.v,92,assert (q8 == 16'hC5);,1
dlatch_test.v,96,assert (q8 == 16'h00);,1
dlatch_test.v,105,assert (q16 == 16'h0000);,1
dlatch_test.v,109,assert (q16 == 16'h0000);,1
dlatch_test.v,113,assert (q16 == 16'h0000);,1
dlatch_test.v,117,assert (q16 == 16'h0000);,1
dlatch_test.v,121,assert (q16 == 16'h6D98);,1
dlatch_test.v,125,assert (q16 == 16'h6D98);,1
dlatch_test.v,129,assert (q16 == 16'h6D98);,1
dlatch_test.v,133,assert (q16 == 16'h6D98);,1
dlatch_test.v,137,assert (q16 == 16'hC5A0);,1
dlatch_test.v,141,assert (q16 == 16'hC5A0);,1
dlatch_test.v,145,assert (q16 == 16'h0000);,1
dlatch_test.v,149,assert (q16 == 16'h0000);,1
dlatch_test.v,153,assert (q16 == 16'h0000);,1
dlatch_test.v,157,assert (q16 == 16'h0000);,1
dlatch_test.v,161,assert (q16 == 16'h0000);,1
dlatch_test.v,165,assert (q16 == 16'h0000);,1
dlatch_test.v,169,assert (q16 == 16'hC544);,1
dlatch_test.v,173,assert (q16 == 16'hC544);,1
dlatch_test.v,177,assert (q16 == 16'h0000);,1
dlatch_test.v,181,assert (q16 == 16'h0000);,1
dlatch8bit_test.v,14,assert (q == 8'h00);,1
dlatch8bit_test.v,18,assert (q == 8'h00);,1
dlatch8bit_test.v,22,assert (q == 8'h00);,1
dlatch8bit_test.v,26,assert (q == 8'h00);,1
dlatch8bit_test.v,30,assert (q == 8'h6D);,1
dlatch8bit_test.v,34,assert (q == 8'h6D);,1
dlatch8bit_test.v,38,assert (q == 8'h6D);,1
dlatch8bit_test.v,42,assert (q == 8'h6D);,1
dlatch8bit_test.v,46,assert (q == 8'hC5);,1
dlatch8bit_test.v,50,assert (q == 8'hC5);,1
dlatch8bit_test.v,54,assert (q == 8'h00);,1
dlatch8bit_test.v,58,assert (q == 8'h00);,1
dlatch8bit_test.v,62,assert (q == 8'h00);,1
dlatch8bit_test.v,66,assert (q == 8'h00);,1
dlatch8bit_test.v,70,assert (q == 8'h00);,1
dlatch8bit_test.v,74,assert (q == 8'h00);,1
dlatch8bit_test.v,78,assert (q == 8'hC5);,1
dlatch8bit_test.v,82,assert (q == 8'hC5);,1
dlatch8bit_test.v,86,assert (q == 8'h00);,1
dlatch8bit_test.v,90,assert (q == 8'h00);,1
tristate_test.v,29,assert (out == 8'h81);,1
tristate_test.v,33,assert (out == 8'h39);,1
mult2to1_test.v,20,assert (out == 8'hAA);,1
mult2to1_test.v,24,assert (out == 8'hBB);,1
mult2to1_test.v,28,assert (out == 8'hBB);,1
mult2to1_test.v,32,assert (out == 8'hAF);,1
mult2to1_test.v,36,assert (out == 8'h80);,1
ripple_adder_test.v,15,assert (s == 8'h00 && cout == 0);,1
ripple_adder_test.v,19,assert (s == 8'hA5 && cout == 0);,1
ripple_adder_test.v,23,assert (s == 8'hE5 && cout == 0);,1
ripple_adder_test.v,27,assert (s == 8'h45 && cout == 0);,1
ripple_adder_test.v,31,assert (s == 8'h41 && cout == 1);,1
counter_test.v,23,assert(out == 8'h00);,1
counter_test.v,30,assert(out == i);,1
counter_test.v,38,assert(out == i);,1
counter_test.v,55,assert(out == 'h5A);,1
lifo_test.v,33,assert (!full);,1
lifo_test.v,46,assert (!full);,1
lifo_test.v,52,assert (full);,1
lifo_test.v,59,assert(out == 8'hD4);,1
lifo_test.v,62,assert(!full);,1
lifo_test.v,64,assert(!full);,1
lifo_test.v,65,assert(out == 8'hC3);,1
lifo_test.v,70,assert(!full);,1
lifo_test.v,71,assert(out == 8'hB2);,1
lifo_test.v,76,assert(!full);,1
lifo_test.v,77,assert(out == 8'hA1);,1
lifo_test.v,82,assert(!full);,1
lifo_test.v,83,assert(out == 8'h00);,1
lifo_test.v,88,assert(!full);,1
lifo_test.v,89,assert(out == 8'h00);,1
multi_project_harness.v,318,assert(io_out == project_io_out[i]);,1
multi_project_harness.v,319,assert(io_in == project_io_in[i]);,1
multi_project_harness.v,322,assert(project_io_in[i] == {`MPRJ_IO_PADS {1'b0}});,1
multi_project_harness.v,331,assume(reset == !f_past_valid);,1
multi_project_harness.v,338,assume(!wbs_cyc_i);,1
multi_project_harness.v,347,assume(wb_valid);,1
multi_project_harness.v,356,assert(wbs_ack);,1
picorv32.v,1963,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,1966,restrict property (resetn != $initstate);,1
picorv32.v,1976,assert (mem_wstrb == 0);,1
picorv32.v,1988,assert (ok);,1
picorv32.v,2006,assert(mem_valid);,1
picorv32.v,2007,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2008,assert(mem_wstrb == 0);,1
picorv32.v,2011,assert(mem_valid);,1
picorv32.v,2012,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2013,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2014,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2017,assert(!mem_valid || mem_ready);,1
mips_cpu_bus_tb.v,81,assert(active == 1);,1
and_not_testbench.v,19,assert(d==1);,1
and_not_testbench.v,24,assert(d==1);,1
and_not_testbench.v,33,assert(d==1);,1
and_not_testbench.v,42,assert(d==1);,1
and_not_testbench.v,51,assert(d==0);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,12,assert(r==1);,1
or_tb.v,17,assert(r==1);,1
or_tb.v,22,assert(r==1);,1
or_tb.v,27,assert(r==0);,1
ff_tb.v,19,assert(q == 1);,1
ff_tb.v,23,assert(q==1);,1
ff_tb.v,26,assert(q==1);,1
ff_tb.v,31,assert(q == 1);,1
ff_tb.v,35,assert(q==1);,1
ff_tb.v,38,assert(q==1);,1
ff_tb.v,43,assert(q == 0);,1
ff_tb.v,47,assert(q==0);,1
ff_tb.v,50,assert(q==0);,1
add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,35,assert(!r);,1
add_sub_logic_tb.v,39,assert(r);,1
add_sub_logic_tb.v,45,assert(r==16'hfff5);,1
add_sub_logic_tb.v,49,assert(r==16'hfffC);,1
ff_tb.v,17,assert(q == 1);,1
ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,2109,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,2112,restrict property (resetn != $initstate);,1
picorv32_simple.v,2122,assert (mem_wstrb == 0);,1
picorv32_simple.v,2134,assert (ok);,1
picorv32_simple.v,2152,assert(mem_valid);,1
picorv32_simple.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2154,assert(mem_wstrb == 0);,1
picorv32_simple.v,2157,assert(mem_valid);,1
picorv32_simple.v,2158,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2159,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,2160,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,2163,assert(!mem_valid || mem_ready);,1
picorv32_simple.v,2108,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_simple.v,2111,restrict property (resetn != $initstate);,1
picorv32_simple.v,2121,assert (mem_wstrb == 0);,1
picorv32_simple.v,2133,assert (ok);,1
picorv32_simple.v,2151,assert(mem_valid);,1
picorv32_simple.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2153,assert(mem_wstrb == 0);,1
picorv32_simple.v,2156,assert(mem_valid);,1
picorv32_simple.v,2157,assert(mem_addr == last_mem_la_addr);,1
picorv32_simple.v,2158,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_simple.v,2159,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_simple.v,2162,assert(!mem_valid || mem_ready);,1
mips_cpu_bus_tb.v,138,assert(active == 1);,1
RAM_32x64k_avalon_tb.v,96,assert(readdata == 32'h01000000);,1
RAM_32x64k_avalon_tb.v,125,assert(readdata == 32'h00100000);,1
RAM_32x64k_avalon_tb.v,140,assert(readdata == 32'h10000000);,1
RAM_32x64k_avalon_tb.v,179,assert(readdata == 32'h00005678);,1
mips_state_machine_tb.v,74,assert(state == 2'b00);,1
mips_state_machine_tb.v,101,assert(state != 2'b11);,1
mips_state_machine_tb.v,114,assert(state == 2'b11);,1
mips_state_machine_tb.v,125,assert(state == 2'b11);,1
mips_state_machine_tb.v,137,assert(state == 2'b11);,1
mips_state_machine_tb.v,171,assert(state == 2'b01);,1
mips_state_machine_tb.v,181,assert(state == 2'b00);,1
mips_state_machine_tb.v,220,assert(state == 2'b01);,1
mips_state_machine_tb.v,232,assert(state == 2'b10);,1
mips_state_machine_tb.v,243,assert(state == 2'b00);,1
mips_state_machine_tb.v,283,assert(state == 2'b01);,1
mips_state_machine_tb.v,293,assert(state == 2'b01);,1
mips_state_machine_tb.v,304,assert(state == 2'b01);,1
mips_state_machine_tb.v,317,assert(state == 2'b10);,1
mips_state_machine_tb.v,327,assert(state == 2'b10);,1
mips_state_machine_tb.v,337,assert(state == 2'b10);,1
mips_state_machine_tb.v,348,assert(state == 2'b10);,1
mips_state_machine_tb.v,359,assert(state == 2'b00);,1
mips_reg_file_tb.v,94,assert(read_data_1 == 32'h0);,1
mips_reg_file_tb.v,99,assert(read_data_2 == 32'h0);,1
soc_bram_ctl.v,150,assume(valid);,1
soc_bram_ctl.v,221,assert(dread == f_data1);,1
soc_bram_ctl.v,227,"assert(dread == { f_data1[23:0], f_data2[31:24] });",1
soc_bram_ctl.v,233,"assert(dread == { f_data1[15:0], f_data2[31:16] });",1
soc_bram_ctl.v,239,"assert(dread == { f_data1[7:0], f_data2[31:8] });",1
hs32_fetch.v,150,assume property (s_eventually rdym);,1
hs32_fetch.v,169,assert(fill == f_size);,1
hs32_fetch.v,179,assert(fifo[rp[PREFETCH_SIZE-1:0]] == instd);,1
hs32_fetch.v,218,assert(instd == f_instd1);,1
hs32_fetch.v,224,assert(instd == f_instd2);,1
hs32_fetch.v,225,assert(rp == f_wp2);,1
hs32_fetch.v,226,assert(f_wp2 == f_wp1_correct);,1
hs32_fetch.v,244,assume property (s_eventually !flush);,1
and_not_testbench.v,19,assert(d==1);,1
and_not_testbench.v,20,assert(c==0);,1
and_not_testbench.v,21,assert(a==0);,1
and_not_testbench.v,22,assert(b==0);,1
and_not_testbench.v,30,assert(d==1);,1
and_not_testbench.v,31,assert(c==0);,1
and_not_testbench.v,32,assert(a==0);,1
and_not_testbench.v,33,assert(b==1);,1
and_not_testbench.v,42,assert(d==1);,1
and_not_testbench.v,43,assert(c==0);,1
and_not_testbench.v,44,assert(a==1);,1
and_not_testbench.v,45,assert(b==0);,1
and_not_testbench.v,54,assert(d==0);,1
and_not_testbench.v,55,assert(c==1);,1
and_not_testbench.v,56,assert(a==1);,1
and_not_testbench.v,57,assert(b==1);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,12,assert(r==1);,1
or_tb.v,17,assert(r==1);,1
or_tb.v,22,assert(r==1);,1
or_tb.v,27,assert(r==0);,1
ff_tb.v,19,assert(q == 1);,1
ff_tb.v,23,assert(q==1);,1
ff_tb.v,26,assert(q==1);,1
ff_tb.v,31,assert(q == 1);,1
ff_tb.v,35,assert(q==1);,1
ff_tb.v,38,assert(q==1);,1
ff_tb.v,43,assert(q == 0);,1
ff_tb.v,47,assert(q==0);,1
ff_tb.v,50,assert(q==0);,1
add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,35,assert(r == ~b);,1
add_sub_logic_tb.v,39,assert(r);,1
add_sub_logic_tb.v,45,assert(r==16'h0000);,1
add_sub_logic_tb.v,49,assert(r==16'h0001);,1
ff_tb.v,17,assert(q == 1);,1
ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
fallthru.v,74,assert(len <= BUF_SIZE);,1
fifothru.v,68,assert(len <= BUF_SIZE);,1
fifo.v,75,assert(len <= BUF_SIZE);,1
design.v,2180,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
design.v,2183,restrict property (resetn != $initstate);,1
design.v,2193,assert (mem_wstrb == 0);,1
design.v,2205,assert (ok);,1
design.v,2223,assert(mem_valid);,1
design.v,2224,assert(mem_addr == last_mem_la_addr);,1
design.v,2225,assert(mem_wstrb == 0);,1
design.v,2228,assert(mem_valid);,1
design.v,2229,assert(mem_addr == last_mem_la_addr);,1
design.v,2230,assert(mem_wdata == last_mem_la_wdata);,1
design.v,2231,assert(mem_wstrb == last_mem_la_wstrb);,1
design.v,2234,assert(!mem_valid || mem_ready);,1
mips_cpu_harvard_tb.v,61,assert(active==1);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
pc_address_selector_tb.v,16,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,27,assert(tgt_addr_0 == branch_addr);,1
pc_address_selector_tb.v,38,assert(tgt_addr_0 == jump_addr);,1
pc_address_selector_tb.v,49,assert(tgt_addr_0 == read_data_a);,1
pc_address_selector_tb.v,61,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,72,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,83,assert(tgt_addr_0 == pc_plus4 + 4);,1
pc_address_selector_tb.v,94,assert(tgt_addr_0 == pc_plus4 + 4);,1
data_register_tb.v,23,assert (dr_readdata == 0);,1
destination_reg_selector_tb.v,13,assert (write_reg_rd == read_reg_b);,1
destination_reg_selector_tb.v,18,assert (write_reg_rd == rtype_rd);,1
destination_reg_selector_tb.v,23,assert (write_reg_rd == 5'd31);,1
pc_adder_tb.v,8,assert(pc_plus4 == 4);,1
pc_adder_tb.v,13,assert(pc_plus4 == 8);,1
pc_adder_tb.v,18,assert(pc_plus4 == 12);,1
instr_register_tb.v,23,assert (ir_readdata == 0);,1
reg_writedata_selector_tb.v,19,assert(reg_write_data == 32'h876543F1);,1
reg_writedata_selector_tb.v,27,assert(reg_write_data == 32'hFFFFFFF1);,1
reg_writedata_selector_tb.v,32,assert(reg_write_data == 32'h00000043);,1
reg_writedata_selector_tb.v,37,assert(reg_write_data == 32'h00000065);,1
reg_writedata_selector_tb.v,42,assert(reg_write_data == 32'hFFFFFF87);,1
reg_writedata_selector_tb.v,49,assert(reg_write_data == 32'h000000F1);,1
reg_writedata_selector_tb.v,54,assert(reg_write_data == 32'h00000043);,1
reg_writedata_selector_tb.v,59,assert(reg_write_data == 32'h00000065);,1
reg_writedata_selector_tb.v,64,assert(reg_write_data == 32'h00000087);,1
reg_writedata_selector_tb.v,72,assert(reg_write_data == 32'h000043F1);,1
reg_writedata_selector_tb.v,77,assert(reg_write_data == 32'hFFFF8765);,1
reg_writedata_selector_tb.v,84,assert(reg_write_data == 32'h000043F1);,1
reg_writedata_selector_tb.v,89,assert(reg_write_data == 32'h00008765);,1
reg_writedata_selector_tb.v,96,assert(reg_write_data == 32'hBFC00010);,1
reg_writedata_selector_tb.v,104,assert(reg_write_data == 32'h10001000);,1
reg_writedata_selector_tb.v,110,assert(reg_write_data == 32'h00010001);,1
jump_addressor_tb.v,11,assert(j_addr == 32'b00011100110000010001110000000100);,1
jump_addressor_tb.v,17,assert(j_addr == 32'b10000000110000000000000000000000);,1
jump_addressor_tb.v,23,assert(j_addr == 32'b00000000110000000011000011000000);,1
branch_cond_tb.v,14,assert(out == 1);,1
branch_cond_tb.v,19,assert(out == 0);,1
branch_cond_tb.v,25,assert(out == 1);,1
branch_cond_tb.v,30,assert(out == 0);,1
branch_cond_tb.v,36,assert(out == 1);,1
branch_cond_tb.v,41,assert(out == 0);,1
branch_cond_tb.v,46,assert(out == 0);,1
branch_cond_tb.v,52,assert(out == 1);,1
branch_cond_tb.v,57,assert(out == 1);,1
branch_cond_tb.v,62,assert(out == 0);,1
branch_cond_tb.v,68,assert(out == 1);,1
branch_cond_tb.v,73,assert(out == 1);,1
branch_cond_tb.v,78,assert(out == 0);,1
branch_cond_tb.v,83,assert(out == 1);,1
branch_cond_tb.v,88,assert(out == 1);,1
branch_cond_tb.v,93,assert(out == 0);,1
branch_cond_tb.v,99,assert(out == 0);,1
branch_cond_tb.v,104,assert(out == 0);,1
branch_cond_tb.v,109,assert(out == 1);,1
branch_cond_tb.v,114,assert(out == 0);,1
branch_cond_tb.v,119,assert(out == 0);,1
branch_cond_tb.v,124,assert(out == 1);,1
alu_ctrl_tb.v,32,assert(alu_ctrl_in == 2);,1
alu_ctrl_tb.v,37,assert(alu_ctrl_in == 3);,1
alu_ctrl_tb.v,42,assert(alu_ctrl_in == 4);,1
alu_ctrl_tb.v,47,assert(alu_ctrl_in == 5);,1
alu_ctrl_tb.v,52,assert(alu_ctrl_in == 6);,1
alu_ctrl_tb.v,57,assert(alu_ctrl_in == 7);,1
alu_ctrl_tb.v,62,assert(alu_ctrl_in == 8);,1
alu_ctrl_tb.v,68,assert(alu_ctrl_in == 9);,1
alu_ctrl_tb.v,73,assert(alu_ctrl_in == 10);,1
alu_ctrl_tb.v,78,assert(alu_ctrl_in == 11);,1
alu_ctrl_tb.v,83,assert(alu_ctrl_in == 12);,1
alu_ctrl_tb.v,88,assert(alu_ctrl_in == 13);,1
alu_ctrl_tb.v,93,assert(alu_ctrl_in == 14);,1
alu_ctrl_tb.v,98,assert(alu_ctrl_in == 15);,1
alu_ctrl_tb.v,103,assert(alu_ctrl_in == 16);,1
alu_ctrl_tb.v,108,assert(alu_ctrl_in == 17);,1
alu_ctrl_tb.v,113,assert(alu_ctrl_in == 18);,1
alu_ctrl_tb.v,121,assert(alu_ctrl_in == 19);,1
alu_ctrl_tb.v,126,assert(alu_ctrl_in == 20);,1
alu_ctrl_tb.v,131,assert(alu_ctrl_in == 21);,1
alu_ctrl_tb.v,136,assert(alu_ctrl_in == 22);,1
alu_ctrl_tb.v,141,assert(alu_ctrl_in == 23);,1
alu_ctrl_tb.v,146,assert(alu_ctrl_in == 24);,1
alu_ctrl_tb.v,151,assert(alu_ctrl_in == 25);,1
immdt_extender_tb.v,10,assert(sign_extd == 32'h00000001);,1
immdt_extender_tb.v,11,assert(zero_extd == 32'h00000001);,1
immdt_extender_tb.v,16,assert(sign_extd == 32'hffff8001);,1
immdt_extender_tb.v,17,assert(zero_extd == 32'h00008001);,1
mux32_tb.v,11,assert(out == 32'd4);,1
mux32_tb.v,18,assert(out == 32'd10);,1
mux32_tb.v,25,assert(out == 32'd17878710);,1
control_tb.v,34,assert (read == 1);,1
control_tb.v,35,assert (byteenable == 4'b1111);,1
control_tb.v,42,assert (read == 1);,1
control_tb.v,43,assert (write == 0);,1
control_tb.v,44,assert (byteenable == 4'b1111);,1
control_tb.v,45,assert (reg_write_enable == 0);,1
control_tb.v,53,assert (read == 0);,1
control_tb.v,54,assert (write == 1);,1
control_tb.v,55,assert (byteenable == 4'b0001);,1
control_tb.v,56,assert (write_data_sel == 1);,1
control_tb.v,57,assert (alu_op == 2'b00);,1
control_tb.v,58,assert (alu_src == 1);,1
control_tb.v,62,assert (read == 0);,1
control_tb.v,63,assert (write == 1);,1
control_tb.v,64,assert (byteenable == 4'b0010);,1
control_tb.v,65,assert (write_data_sel == 2);,1
control_tb.v,66,assert (alu_op == 2'b00);,1
control_tb.v,67,assert (alu_src == 1);,1
control_tb.v,71,assert (read == 0);,1
control_tb.v,72,assert (write == 1);,1
control_tb.v,73,assert (byteenable == 4'b0100);,1
control_tb.v,74,assert (write_data_sel == 3);,1
control_tb.v,75,assert (alu_op == 2'b00);,1
control_tb.v,76,assert (alu_src == 1);,1
control_tb.v,80,assert (read == 0);,1
control_tb.v,81,assert (write == 1);,1
control_tb.v,82,assert (byteenable == 4'b1000);,1
control_tb.v,83,assert (write_data_sel == 4);,1
control_tb.v,84,assert (alu_op == 2'b00);,1
control_tb.v,85,assert (alu_src == 1);,1
control_tb.v,90,assert (read == 0);,1
control_tb.v,91,assert (write == 1);,1
control_tb.v,92,assert (byteenable == 4'b0011);,1
control_tb.v,93,assert (write_data_sel == 5);,1
control_tb.v,94,assert (alu_op == 2'b00);,1
control_tb.v,95,assert (alu_src == 1);,1
control_tb.v,99,assert (read == 0);,1
control_tb.v,100,assert (write == 1);,1
control_tb.v,101,assert (byteenable == 4'b1100);,1
control_tb.v,102,assert (write_data_sel == 6);,1
control_tb.v,103,assert (alu_op == 2'b00);,1
control_tb.v,104,assert (alu_src == 1);,1
control_tb.v,108,assert (read == 0);,1
control_tb.v,109,assert (write == 1);,1
control_tb.v,110,assert (byteenable == 4'b1111);,1
control_tb.v,111,assert (alu_op == 2'b00);,1
control_tb.v,112,assert (alu_src == 1);,1
control_tb.v,116,assert (read == 1);,1
control_tb.v,117,assert (write == 0);,1
control_tb.v,118,assert (byteenable == 4'b1111);,1
control_tb.v,119,assert (alu_op == 2'b00);,1
control_tb.v,120,assert (alu_src == 1);,1
control_tb.v,124,assert (read == 1);,1
control_tb.v,125,assert (write == 0);,1
control_tb.v,126,assert (byteenable == 4'b1111);,1
control_tb.v,127,assert (alu_op == 2'b00);,1
control_tb.v,128,assert (alu_src == 1);,1
control_tb.v,132,assert (read == 1);,1
control_tb.v,133,assert (write == 0);,1
control_tb.v,134,assert (byteenable == 4'b1111);,1
control_tb.v,135,assert (alu_op == 2'b00);,1
control_tb.v,136,assert (alu_src == 1);,1
control_tb.v,140,assert (read == 1);,1
control_tb.v,141,assert (write == 0);,1
control_tb.v,142,assert (byteenable == 4'b1111);,1
control_tb.v,143,assert (alu_op == 2'b00);,1
control_tb.v,144,assert (alu_src == 1);,1
control_tb.v,148,assert (read == 1);,1
control_tb.v,149,assert (write == 0);,1
control_tb.v,150,assert (byteenable == 4'b1111);,1
control_tb.v,151,assert (alu_op == 2'b00);,1
control_tb.v,152,assert (alu_src == 1);,1
control_tb.v,156,assert (read == 1);,1
control_tb.v,157,assert (write == 0);,1
control_tb.v,158,assert (byteenable == 4'b1111);,1
control_tb.v,159,assert (alu_op == 2'b00);,1
control_tb.v,160,assert (alu_src == 1);,1
control_tb.v,164,assert (read == 1);,1
control_tb.v,165,assert (write == 0);,1
control_tb.v,166,assert (byteenable == 4'b1111);,1
control_tb.v,167,assert (alu_op == 2'b00);,1
control_tb.v,168,assert (alu_src == 1);,1
control_tb.v,172,assert (read == 0);,1
control_tb.v,173,assert (write == 0);,1
writedata_selector_tb.v,12,assert (writedata == 32'h87654321);,1
writedata_selector_tb.v,18,assert (writedata == 32'h00000021);,1
writedata_selector_tb.v,24,assert (writedata == 32'h00002100);,1
writedata_selector_tb.v,30,assert (writedata == 32'h00210000);,1
writedata_selector_tb.v,36,assert (writedata == 32'h21000000);,1
writedata_selector_tb.v,42,assert (writedata == 32'h00004321);,1
writedata_selector_tb.v,48,assert (writedata == 32'h43210000);,1
and_not_testbench.v,16,assert(d==1);,1
and_not_testbench.v,21,assert(d==1);,1
and_not_testbench.v,26,assert(d==1);,1
and_not_testbench.v,31,assert(d==0);,1
register_file_tb_simple.v,31,assert(read_data_a==0);,1
register_file_tb_simple.v,45,assert(read_data_a==0);,1
register_file_tb_simple.v,58,assert(read_data_a==3);,1
register_file_tb_simple.v,71,assert(read_data_a==7);,1
or_tb.v,12,assert(r==1);,1
or_tb.v,17,assert(r==1);,1
or_tb.v,22,assert(r==1);,1
or_tb.v,27,assert(r==0);,1
ff_tb.v,19,assert(q == 1);,1
ff_tb.v,23,assert(q==1);,1
ff_tb.v,26,assert(q==1);,1
ff_tb.v,31,assert(q == 1);,1
ff_tb.v,35,assert(q==1);,1
ff_tb.v,38,assert(q==1);,1
ff_tb.v,43,assert(q == 0);,1
ff_tb.v,47,assert(q==0);,1
ff_tb.v,50,assert(q==1);,1
add_sub_logic_tb.v,15,assert(r==5);,1
add_sub_logic_tb.v,19,assert(r==300);,1
add_sub_logic_tb.v,25,assert(r==5);,1
add_sub_logic_tb.v,29,assert(r==16'hff9c);,1
add_sub_logic_tb.v,35,assert(!r);,1
add_sub_logic_tb.v,39,assert(r);,1
add_sub_logic_tb.v,45,assert(r==16'hfff5);,1
add_sub_logic_tb.v,49,assert(r==16'hfffC);,1
ff_tb.v,17,assert(q == 1);,1
ff_tb.v,21,assert(q==1); /* Should still be 1 until rising edge. */ d=0; /* Change the register input to 0. */ #1;,3
ff_tb.v,24,assert(q==1); /* Should still be 1 until rising edge. */ /* falling edge */ clk = 0;,4
ff_tb.v,29,assert(q == 1); /* Should still remember original value of 1 */ /* rising edge */ clk = 1;,4
ff_tb.v,34,assert(q==0); /* Output has now changed to new input */ $finish;,4
memory_bus_tb_simple.v,39,assert(rdData==0);,1
memory_bus_tb_simple.v,59,assert(rdData==32'hffff);,1
memory_bus_tb_simple.v,80,assert(rdData==32'h0000ffff);,1
memory_bus_tb_simple.v,101,assert(rdData==32'h000000ab);,1
memory_bus_tb_simple.v,112,assert(rdData==32'h000000cd);,1
memory_bus_tb_simple.v,123,assert(rdData==32'h00000012);,1
memory_bus_tb_simple.v,134,assert(rdData==32'h000000ff);,1
memory_bus_tb_simple.v,145,assert(rdData==32'h00000012);,1
memory_bus_tb_simple.v,156,assert(rdData==32'h000000cd);,1
memory_bus_tb_simple.v,167,assert(rdData==32'h000000ab);,1
register_tb_simple.v,25,assert(rdDataA==0);,1
register_tb_simple.v,26,assert(rdDataB==0);,1
register_tb_simple.v,39,assert(rdDataA==0);,1
register_tb_simple.v,40,assert(rdDataB==0);,1
register_tb_simple.v,53,assert(rdDataA==0);,1
register_tb_simple.v,54,assert(rdDataB==0);,1
register_tb_simple.v,66,assert(rdDataA == 45);,1
register_tb_simple.v,67,assert(rdDataB == 45);,1
register_tb_simple.v,79,assert(rdDataA == 45);,1
register_tb_simple.v,80,assert(rdDataB == 35);,1
register_tb_simple.v,92,assert(rdDataA == 0);,1
register_tb_simple.v,93,assert(rdDataB == 35);,1
memory_tb.v,39,assert(rdData==0);,1
memory_tb.v,59,assert(rdData==32'hffff);,1
memory_tb.v,80,assert(rdData==32'h0000ffff);,1
memory_tb.v,101,assert(rdData==32'h000000ab);,1
memory_tb.v,112,assert(rdData==32'h000000cd);,1
memory_tb.v,123,assert(rdData==32'h00000012);,1
memory_tb.v,134,assert(rdData==32'h000000ff);,1
memory_tb.v,145,assert(rdData==32'h00000012);,1
memory_tb.v,156,assert(rdData==32'h000000cd);,1
memory_tb.v,167,assert(rdData==32'h000000ab);,1
mux5_tb.v,27,assert(WriteReg == inst20_16);,1
mux5_tb.v,32,assert(WriteReg == inst15_11);,1
mux5_tb.v,37,assert(WriteReg == 31);,1
addalu_tb.v,24,assert(Add_ALUresult == extendImm + PCplus4);,1
mux32_tb.v,27,assert(Output == InputA);,1
mux32_tb.v,32,assert(Output == InputB);,1
alu_tb.v,38,assert(HI==32'b0);,1
alu_tb.v,39,assert(LO== 32'h14); //20 functcode = 6'h19; //MULTU rs_content = 32'h0088888a;,3
alu_tb.v,44,assert(HI==32'h000048D1);,1
alu_tb.v,45,assert(LO==32'h5BFB72EE);,1
alu_tb.v,50,assert(HI==32'hfffffffe); //-2 assert(LO== 32'hffffffff); //-1 functcode = 6'h1b; //DIVU rs_content = 32'h0088888a;,4
alu_tb.v,56,assert(HI==32'h88865);,1
alu_tb.v,57,assert(LO== 32'hf);,1
alu_tb.v,62,assert(ALU_result==32'hfca00000);,1
alu_tb.v,66,assert(ALU_result == 32'h00000004);,1
alu_tb.v,71,assert(ALU_result==32'h00000001);,1
alu_tb.v,76,assert(ALU_result==32'h00000001);,1
alu_tb.v,81,assert(ALU_result == 32'h0);,1
alu_tb.v,82,assert(sig_branch == 1'b1);,1
alu_tb.v,88,assert(sig_branch == 1'b0);,1
alu_tb.v,92,assert(ALU_result == 32'h888a0000);,1
alu_tb.v,97,assert(ALU_result == 32'h00008892);,1
mux5_tb.v,27,assert(WriteReg == inst20_16);,1
mux5_tb.v,32,assert(WriteReg == inst15_11);,1
mux5_tb.v,37,assert(WriteReg == 31);,1
addalu_tb.v,24,assert(Add_ALUresult == extendImm + PCplus4);,1
mux32_tb.v,27,assert(Output == InputA);,1
mux32_tb.v,32,assert(Output == InputB);,1
alu_tb.v,38,assert(HI==32'b0);,1
alu_tb.v,39,assert(LO== 32'h14); //20 functcode = 6'h19; //MULTU rs_content = 32'h0088888a;,3
alu_tb.v,44,assert(HI==32'h000048D1);,1
alu_tb.v,45,assert(LO==32'h5BFB72EE);,1
alu_tb.v,50,assert(HI==32'hfffffffe); //-2 assert(LO== 32'hffffffff); //-1 functcode = 6'h1b; //DIVU rs_content = 32'h0088888a;,4
alu_tb.v,56,assert(HI==32'h88865);,1
alu_tb.v,57,assert(LO== 32'hf);,1
alu_tb.v,62,assert(ALU_result==32'hfca00000);,1
alu_tb.v,66,assert(ALU_result == 32'h00000004);,1
alu_tb.v,71,assert(ALU_result==32'h00000001);,1
alu_tb.v,76,assert(ALU_result==32'h00000001);,1
alu_tb.v,81,assert(ALU_result == 32'h0);,1
alu_tb.v,82,assert(sig_branch == 1'b1);,1
alu_tb.v,88,assert(sig_branch == 1'b0);,1
alu_tb.v,92,assert(ALU_result == 32'h888a0000);,1
alu_tb.v,97,assert(ALU_result == 32'h00008892);,1
mux5_tb.v,27,assert(WriteReg == inst20_16);,1
mux5_tb.v,32,assert(WriteReg == inst15_11);,1
mux5_tb.v,37,assert(WriteReg == 31);,1
addalu_tb.v,24,assert(Add_ALUresult == extendImm + PCplus4);,1
mux32_tb.v,27,assert(Output == InputA);,1
mux32_tb.v,32,assert(Output == InputB);,1
alu_tb.v,38,assert(HI==32'b0);,1
alu_tb.v,39,assert(LO== 32'h14); //20 functcode = 6'h19; //MULTU rs_content = 32'h0088888a;,3
alu_tb.v,44,assert(HI==32'h000048D1);,1
alu_tb.v,45,assert(LO==32'h5BFB72EE);,1
alu_tb.v,50,assert(HI==32'hfffffffe); //-2 assert(LO== 32'hffffffff); //-1 functcode = 6'h1b; //DIVU rs_content = 32'h0088888a;,4
alu_tb.v,56,assert(HI==32'h88865);,1
alu_tb.v,57,assert(LO== 32'hf);,1
alu_tb.v,62,assert(ALU_result==32'hfca00000);,1
alu_tb.v,66,assert(ALU_result == 32'h00000004);,1
alu_tb.v,71,assert(ALU_result==32'h00000001);,1
alu_tb.v,76,assert(ALU_result==32'h00000001);,1
alu_tb.v,81,assert(ALU_result == 32'h0);,1
alu_tb.v,82,assert(sig_branch == 1'b1);,1
alu_tb.v,88,assert(sig_branch == 1'b0);,1
alu_tb.v,92,assert(ALU_result == 32'h888a0000);,1
alu_tb.v,97,assert(ALU_result == 32'h00008892);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2106,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2109,restrict property (resetn != $initstate);,1
picorv32.v,2119,assert (mem_wstrb == 0);,1
picorv32.v,2131,assert (ok);,1
picorv32.v,2149,assert(mem_valid);,1
picorv32.v,2150,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2151,assert(mem_wstrb == 0);,1
picorv32.v,2154,assert(mem_valid);,1
picorv32.v,2155,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2156,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2157,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2160,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
interleaver_tester.v,270,"assert (cmp_fifo_data === downstream_data); else begin $display(""CMP FIFO DATA = %h RTL MODEL DATA = %h"", cmp_fifo_data,downstream_data);",3
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_tb.v,159,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
fifo_tb.v,162,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
mem_if.v,52,"assert property (ReadWriteBeforeFinish) else $fdisplay(FD | 1, ""%t: ASSERT: R/W active before previous R/W finished."", $realtime);",4
interleaver_tester.v,27,assert property(data_delay_chk);,1
interleaver_tester.v,31,assert property(data_delay_chk);,1
interleaver.v,69,assert property(pkt_start_check);,1
interleaver.v,74,assert property(pkt_start_check);,1
interleaver.v,78,assert property(pkt_start_check);,1
interleaver.v,81,assert property(pkt_length_check);,1
interleaver.v,85,assert property(pkt_length_check);,1
interleaver.v,88,assert property(sync_bypass_check);,1
interleaver.v,93,assert property(sync_bypass_check);,1
interleaver.v,96,cover property (s_interleave_sm);,1
interleaver.v,112,cover property (s_interleave_sm);,1
fifo_shift_ram.v,54,assert property (push_mutex_check);,1
fifo_shift_ram.v,58,assert property (push_mutex_check);,1
interleaver_tester.v,270,"assert (cmp_fifo_data === downstream_data); else begin $display(""CMP FIFO DATA = %h RTL MODEL DATA = %h"", cmp_fifo_data,downstream_data);",3
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_tb.v,159,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
fifo_tb.v,162,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
mem_if.v,52,"assert property (ReadWriteBeforeFinish) else $fdisplay(FD | 1, ""%t: ASSERT: R/W active before previous R/W finished."", $realtime);",4
interleaver_tester.v,27,assert property(data_delay_chk);,1
interleaver_tester.v,31,assert property(data_delay_chk);,1
interleaver.v,69,assert property(pkt_start_check);,1
interleaver.v,74,assert property(pkt_start_check);,1
interleaver.v,78,assert property(pkt_start_check);,1
interleaver.v,81,assert property(pkt_length_check);,1
interleaver.v,85,assert property(pkt_length_check);,1
interleaver.v,88,assert property(sync_bypass_check);,1
interleaver.v,93,assert property(sync_bypass_check);,1
interleaver.v,96,cover property (s_interleave_sm);,1
interleaver.v,112,cover property (s_interleave_sm);,1
fifo_shift_ram.v,54,assert property (push_mutex_check);,1
fifo_shift_ram.v,58,assert property (push_mutex_check);,1
interleaver_tester.v,270,"assert (cmp_fifo_data === downstream_data); else begin $display(""CMP FIFO DATA = %h RTL MODEL DATA = %h"", cmp_fifo_data,downstream_data);",3
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_shift_ram.v,20,assert property (push_mutex_check);,1
fifo_shift_ram.v,24,assert property (push_mutex_check);,1
fifo_tb.v,159,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
fifo_tb.v,162,"assert property (WriteFull) else $fdisplay(FD | 1, ""%t: ASSERT: Writing full FIFO!"", $realtime);",3
mem_if.v,52,"assert property (ReadWriteBeforeFinish) else $fdisplay(FD | 1, ""%t: ASSERT: R/W active before previous R/W finished."", $realtime);",4
interleaver_tester.v,27,assert property(data_delay_chk);,1
interleaver_tester.v,31,assert property(data_delay_chk);,1
interleaver.v,69,assert property(pkt_start_check);,1
interleaver.v,74,assert property(pkt_start_check);,1
interleaver.v,78,assert property(pkt_start_check);,1
interleaver.v,81,assert property(pkt_length_check);,1
interleaver.v,85,assert property(pkt_length_check);,1
interleaver.v,88,assert property(sync_bypass_check);,1
interleaver.v,93,assert property(sync_bypass_check);,1
interleaver.v,96,cover property (s_interleave_sm);,1
interleaver.v,112,cover property (s_interleave_sm);,1
fifo_shift_ram.v,54,assert property (push_mutex_check);,1
fifo_shift_ram.v,58,assert property (push_mutex_check);,1
top.v,39,assert(gpio_out == 10'bz);,1
regfile_tb.v,31,assert(read_data1==0);,1
regfile_tb.v,32,assert(read_data2==0);,1
regfile_tb.v,47,assert(read_data1==3);,1
regfile_tb.v,48,assert(read_data2==0);,1
regfile_tb.v,62,assert(read_data1==3);,1
regfile_tb.v,72,assert(read_data2==10);,1
regfile_tb.v,84,assert(read_data2==10);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
picorv32.v,2104,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2107,restrict property (resetn != $initstate);,1
picorv32.v,2117,assert (mem_wstrb == 0);,1
picorv32.v,2129,assert (ok);,1
picorv32.v,2147,assert(mem_valid);,1
picorv32.v,2148,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2149,assert(mem_wstrb == 0);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2155,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2158,assert(!mem_valid || mem_ready);,1
sub.v,53,cover property (@(posedge clk) count_c==3);,1
axi_vga.v,302,assert(faxil_awr_outstanding == faxil_wr_outstanding);,1
axi_vga.v,312,assert(S_AXI_RVALID);,1
faxil_vga_slave.v,177,assume(!i_axi_reset_n);,1
faxil_vga_slave.v,181,assert(!i_axi_reset_n);,1
faxil_vga_slave.v,203,assume(!i_axi_reset_n);,1
faxil_vga_slave.v,207,assume(!i_axi_reset_n);,1
faxil_vga_slave.v,214,assert(!i_axi_reset_n);,1
faxil_vga_slave.v,218,assert(!i_axi_reset_n);,1
faxil_vga_slave.v,588,assert(!i_axi_awvalid);,1
faxil_vga_slave.v,591,assert(!i_axi_wvalid);,1
faxil_vga_slave.v,594,assert(!i_axi_arvalid);,1
faxil_vga_slave.v,707,assert(f_axi_rd_outstanding == 0);,1
faxil_vga_slave.v,723,assert(f_axi_wr_outstanding == 0);,1
faxil_vga_slave.v,725,assert(f_axi_awr_outstanding == 0);,1
faxil_vga_slave.v,773,cover(cvr_writes == F_OPT_COVER_BURST);,1
faxil_vga_slave.v,791,cover(cvr_reads == F_OPT_COVER_BURST);,1
streamcounter.v,369,assert(S_AXI_RVALID);,1
streamcounter.v,382,assert(S_AXI_RDATA == 0);,1
axi2axilite.v,775,assert(!skidm_bvalid || !skidm_bready);,1
axi2axilite.v,780,assert(m_axi_awvalid);,1
axi2axilite.v,782,assert(!skids_awready);,1
axi2axilite.v,784,assert(!skids_awready);,1
axi2axilite.v,786,assert(!skids_awready);,1
axi2axilite.v,791,assert(axi_bresp != EXOKAY);,1
axi2axilite.v,809,assert(rid == S_AXI_RID);,1
axi2axilite.v,813,assert(rid == S_AXI_RID);,1
axi2axilite.v,817,assert(!skidm_rvalid || !skidm_rready);,1
axi2axilite.v,822,assert(m_axi_arvalid);,1
axi2axilite.v,823,assert(!skids_arready);,1
axi2axilite.v,839,assume(!skids_awvalid);,1
axi2axilite.v,840,assume(!skids_wvalid);,1
axi2axilite.v,841,assert(M_AXI_AWVALID == 0);,1
axi2axilite.v,842,assert(faxil_awr_outstanding == 0);,1
axi2axilite.v,843,assert(faxil_wr_outstanding == 0);,1
axi2axilite.v,844,assert(!skidm_bvalid);,1
axi2axilite.v,845,assert(!S_AXI_BVALID);,1
axi2axilite.v,854,assume(!S_AXI_ARVALID);,1
axi2axilite.v,855,assert(M_AXI_ARVALID == 0);,1
axi2axilite.v,856,assert(faxil_rd_outstanding == 0);,1
axi2axilite.v,890,cover(cvr_write_count_simple > 6 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,892,cover(cvr_write_count > 2 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,917,cover(cvr_read_count_simple > 6 && /* ... */ !S_AXI_RVALID);,1
axi2axilite.v,919,cover(cvr_read_count > 2 && /* ... */ !S_AXI_RVALID);,1
aximm2s.v,1352,assert(fifo_fill == 0 || reset_fifo);,1
aximm2s.v,1363,assert(M_AXI_ARADDR[ADDRLSB-1:0] == 0);,1
aximm2s.v,1372,assert(cmd_addr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1373,assert(fv_start_addr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1374,assert(axi_araddr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1375,assert(axi_raddr[ADDRLSB-1:0] == 0);,1
aximm2s.v,1399,assert(f_next_start == f_last_addr);,1
aximm2s.v,1466,assert(fv_ar_requests_remaining == ar_requests_remaining);,1
aximm2s.v,1476,assert(fv_ar_requests_remaining <= cmd_length_aligned_w);,1
aximm2s.v,1507,assert(axi_raddr[ADDRLSB-1:0] == cmd_addr[ADDRLSB-1:0]);,1
aximm2s.v,1508,assert(axi_abort_pending || fv_axi_raddr == axi_raddr);,1
aximm2s.v,1511,assert(fv_axi_raddr == fv_start_addr);,1
aximm2s.v,1512,assert(axi_raddr == fv_start_addr);,1
aximm2s.v,1518,assert(fv_axi_raddr <= f_last_addr);,1
aximm2s.v,1519,assert(fv_axi_raddr >= fv_start_addr);,1
aximm2s.v,1532,assert(axi_raddr <= fv_axi_raddr);,1
aximm2s.v,1533,assert(fv_start_addr <= axi_raddr);,1
aximm2s.v,1549,assert(!M_AXI_ARVALID);,1
aximm2s.v,1550,assert(!M_AXI_RVALID);,1
aximm2s.v,1565,assert(!r_busy);,1
aximm2s.v,1578,assert(!r_busy);,1
aximm2s.v,1621,assert(M_AXI_ARVALID);,1
aximm2s.v,1626,assert(r_max_burst > 0);,1
aximm2s.v,1632,assert(initial_burstlen > 0);,1
aximm2s.v,1644,assert(cmd_addr == axi_raddr);,1
aximm2s.v,1646,assert(cmd_addr == fv_start_addr);,1
aximm2s.v,1686,assert(M_AXI_ARADDR == fv_start_addr);,1
aximm2s.v,1696,assert(rd_reads_remaining <= cmd_length_w);,1
aximm2s.v,1700,assert(ar_bursts_outstanding <= rd_reads_remaining);,1
aximm2s.v,1719,assert(!M_AXI_ARVALID);,1
aximm2s.v,1761,assert(!o_int);,1
aximm2s.v,1779,assume(M_AXI_RDATA != f_restricted);,1
aximm2s.v,1784,assert(M_AXIS_TDATA != f_restricted);,1
aximm2s.v,1829,cover( r_err && cvr_aborted);,1
aximm2s.v,1830,cover( r_err && cvr_buserr);,1
aximm2s.v,1831,cover(!r_err);,1
aximm2s.v,1834,cover(cmd_length_w > 5);,1
aximm2s.v,1835,cover(cmd_length_w > 8);,1
aximm2s.v,1839,cover(&cvr_continued);,1
aximm2s.v,1847,cover(!r_err && fifo_fill > 8 && !r_busy);,1
aximm2s.v,1850,cover(r_busy);,1
aximm2s.v,1853,cover(start_burst);,1
aximm2s.v,1856,cover(M_AXI_ARVALID && M_AXI_ARREADY);,1
aximm2s.v,1859,cover(M_AXI_RVALID);,1
aximm2s.v,1862,cover(M_AXI_RVALID & M_AXI_RLAST);,1
aximm2s.v,1866,cover(!ar_none_remaining);,1
aximm2s.v,1869,cover(1);,1
aximm2s.v,1873,cover(!phantom_start);,1
aximm2s.v,1874,cover(phantom_start);,1
aximm2s.v,1892,cover(M_AXIS_TVALID && M_AXIS_TREADY && M_AXIS_TLAST);,1
aximm2s.v,1895,cover(o_int && cvr_lastcount > 2);,1
aximm2s.v,1907,cover(r_err);,1
aximm2s.v,1908,cover(!r_err);,1
aximm2s.v,1909,cover(axi_abort_pending);,1
aximm2s.v,1910,cover(!axi_abort_pending);,1
aximm2s.v,1911,cover(cvr_aborted);,1
aximm2s.v,1912,cover(!cvr_aborted);,1
aximm2s.v,1913,cover(cvr_buserr);,1
aximm2s.v,1914,cover(!cvr_buserr);,1
aximm2s.v,1915,cover(!cvr_buserr && !axi_abort_pending);,1
axidma.v,837,assert(!clear_read_pipeline);,1
axidma.v,839,assert(!clear_read_pipeline);,1
axidma.v,841,assert(!clear_read_pipeline);,1
axidma.v,1467,assert(r_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1470,assert(r_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1550,assert(!M_AXI_AWVALID);,1
axidma.v,1551,assert(!M_AXI_WVALID);,1
axidma.v,1552,assert(!M_AXI_ARVALID);,1
axidma.v,1571,assert(f_length != 0);,1
axidma.v,1572,assert(f_length[LGLEN] == 0);,1
axidma.v,1657,assert(f_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1658,assert(f_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1659,assert(f_length[ADDRLSB-1:0] == 0);,1
axidma.v,1666,assert(!extra_realignment_write);,1
axidma.v,1668,assert(!extra_realignment_write);,1
axidma.v,1670,assert(extra_realignment_write);,1
axidma.v,1674,assert(r_partial_outvalid);,1
axidma.v,1681,assert(f_extra_realignment_read);,1
axidma.v,1683,assert(f_extra_realignment_read == extra_realignment_read);,1
axidma.v,1692,assert(no_read_bursts_outstanding);,1
axidma.v,1696,assert(!r_int);,1
axidma.v,1724,assert(M_AXI_WVALID);,1
axidma.v,1739,assert(M_AXI_AWADDR == f_dst_addr);,1
axidma.v,1741,assert(M_AXI_AWADDR[0 +: LGMAXBURST+ADDRLSB] == 0);,1
axidma.v,1747,assert(r_len[ADDRLSB-1:0] == 0);,1
axidma.v,1748,assert(r_src_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1749,assert(r_dst_addr[ADDRLSB-1:0] == 0);,1
axidma.v,1755,assert(writes_remaining_w <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1756,assert(f_writes_complete <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1757,assert(fifo_fill <= f_wrlength[LGLEN:ADDRLSB]);,1
axidma.v,1763,assert(M_AXI_AWADDR[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1765,assert(M_AXI_AWADDR[ADDRLSB-1:0] == 0);,1
axidma.v,1769,assert(write_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1773,assert(write_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1799,assert(reads_remaining_w == 0);,1
axidma.v,1800,assert(!M_AXI_ARVALID);,1
axidma.v,1801,assert(writes_remaining_w == 0);,1
axidma.v,1815,assert(write_address == f_next_wraddr);,1
axidma.v,1825,assert(r_partial_outvalid);,1
axidma.v,1827,assert(!fifo_empty || r_abort || r_err);,1
axidma.v,1853,assert(!M_AXI_WVALID);,1
axidma.v,1860,assert(fifo_data_available == 0);,1
axidma.v,1935,assert(reads_remaining_w < f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,1939,assert(M_AXI_ARADDR[0 +: LGMAXBURST + ADDRLSB] == 0);,1
axidma.v,1941,assert(reads_remaining_w == f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,1948,assert(M_AXI_ARADDR[ADDRLSB-1:0] == 0);,1
axidma.v,1951,assert(M_AXI_ARADDR == read_address);,1
axidma.v,1953,assert(read_address == f_next_rdaddr);,1
axidma.v,1969,assert(read_address == f_read_address);,1
axidma.v,1971,assert(read_address[ADDRLSB-1:0] == 0);,1
axidma.v,1975,assert(read_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,1980,assert(read_address[LGMAXBURST+ADDRLSB-1:0] == 0);,1
axidma.v,2005,assert(f_end_of_read_burst[ADDRLSB+LGMAXBURST-1:0]==0);,1
axidma.v,2019,assert(&f_read_beat_addr[ADDRLSB+LGMAXBURST-1:ADDRLSB]);,1
axidma.v,2027,assert(!M_AXI_RVALID || M_AXI_RLAST);,1
axidma.v,2044,assert(f_read_beat_addr == r_src_addr);,1
axidma.v,2051,assert(reads_remaining_w <= f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,2052,assert(f_reads_complete <= f_rdlength[LGLEN:ADDRLSB]);,1
axidma.v,2054,assert(fifo_fill <= f_raw_length[LGLEN:ADDRLSB]);,1
axidma.v,2069,assert(readlen_w != 0);,1
axidma.v,2092,assert(!r_done);,1
axidma.v,2094,assert(!r_done);,1
axidma.v,2102,assert(r_done);,1
axidma.v,2114,assert(M_AXI_WSTRB == 0);,1
axidma.v,2132,assert(reads_remaining_w == 0);,1
axidma.v,2134,assert(reads_remaining_w > 0);,1
axidma.v,2137,assert(readlen_w <= reads_remaining_w);,1
axidma.v,2145,assert(M_AXI_BREADY);,1
axidma.v,2149,assert(M_AXI_RREADY);,1
axidma.v,2172,assert(M_AXI_ARVALID);,1
axidma.v,2176,assert(M_AXI_AWVALID);,1
axidma.v,2197,assert(M_AXI_WVALID);,1
axidma.v,2218,assert(!S_AXIL_BVALID);,1
axidma.v,2219,assert(!S_AXIL_RVALID);,1
axidma.v,2221,assert(!M_AXI_AWVALID);,1
axidma.v,2222,assert(!M_AXI_WVALID);,1
axidma.v,2223,assert(!M_AXI_ARVALID);,1
axidma.v,2225,assert(write_bursts_outstanding == 0);,1
axidma.v,2226,assert(write_requests_remaining == 0);,1
axidma.v,2228,assert(!phantom_read);,1
axidma.v,2229,assert(!phantom_write);,1
axidma.v,2230,assert(!r_busy);,1
axidma.v,2231,assert(read_bursts_outstanding == 0);,1
axidma.v,2232,assert(no_read_bursts_outstanding);,1
axidma.v,2234,assert(r_len == 0);,1
axidma.v,2235,assert(zero_len);,1
axidma.v,2237,assert(write_count == 0);,1
axidma.v,2238,assert(!M_AXI_WLAST);,1
axidma.v,2239,assert(M_AXI_AWLEN == 0);,1
axidma.v,2240,assert(!r_write_fifo);,1
axidma.v,2241,assert(r_src_addr == 0);,1
axidma.v,2242,assert(r_dst_addr == 0);,1
axidma.v,2246,assert(ADDRLSB + LGMAXBURST <= 12);,1
axidma.v,2284,assume(f_const_posn < f_length);,1
axidma.v,2322,assert(f_shifted_wstrb[0]);,1
axidma.v,2323,assert(f_shifted_write[7:0] == f_const_byte);,1
axidma.v,2325,assert(f_shifted_wstrb[0] || M_AXI_WSTRB==0);,1
axidma.v,2361,assert(f_const_byte == f_shifted_to_fifo[7:0]);,1
axidma.v,2390,assume(f_const_byte == f_shifted_from_fifo[7:0]);,1
axidma.v,2451,cover(f_past_valid && S_AXI_ARESETN && r_busy && r_err);,1
axidma.v,2463,cover(!r_busy && r_err);,1
axidma.v,2467,cover(!r_busy && r_abort);,1
axidma.v,2471,cover(reads_remaining_w == 0);,1
axidma.v,2475,cover(reads_remaining_w == 0 && fifo_empty);,1
axis2mm.v,1422,assert(wr_writes_pending == 0);,1
axis2mm.v,1423,assert(wr_none_pending);,1
axis2mm.v,1426,assert(wr_writes_pending <= M_AXI_AWLEN+1);,1
axis2mm.v,1435,assert(M_AXI_AWADDR[ADDRLSB-1:0] == 0);,1
axis2mm.v,1438,assert(cmd_addr[ADDRLSB-1:0] == 0);,1
axis2mm.v,1456,assert(!M_AXI_AWVALID);,1
axis2mm.v,1457,assert(!M_AXI_WVALID);,1
axis2mm.v,1458,assert(!M_AXI_BVALID);,1
axis2mm.v,1469,assert(wr_writes_pending == 0);,1
axis2mm.v,1476,assert(fifo_fill >= wr_writes_pending);,1
axis2mm.v,1487,assert(wr_writes_pending <= r_remaining_w);,1
axis2mm.v,1490,assert(aw_requests_remaining == r_remaining_w);,1
axis2mm.v,1493,assert(wr_writes_pending == 0);,1
axis2mm.v,1496,assert(!M_AXI_WVALID);,1
axis2mm.v,1525,assert(axi_addr == cmd_addr);,1
axis2mm.v,1572,cover( r_err && cvr_aborted);,1
axis2mm.v,1573,cover( r_err && cvr_buserr);,1
axis2mm.v,1574,cover(!r_err);,1
axis2mm.v,1577,cover(cmd_length_w > 5);,1
axis2mm.v,1578,cover(cmd_length_w > 8);,1
axidouble.v,1024,assert(!S_AXI_BVALID || S_AXI_BRESP != EXOKAY);,1
axidouble.v,1025,assert(!S_AXI_RVALID || S_AXI_RRESP != EXOKAY);,1
axidouble.v,1051,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1053,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1056,assert(M_AXI_AWVALID == wdecode[NS-1:0]);,1
axidouble.v,1059,assert(M_AXI_AWVALID == 0);,1
axidouble.v,1091,assume(!S_AXI_AWVALID);,1
axidouble.v,1093,assert(!S_AXI_BVALID);,1
axidouble.v,1095,assert(!M_AXI_AWVALID);,1
axidouble.v,1103,assume(!S_AXI_ARVALID);,1
axidouble.v,1105,assert(!S_AXI_RVALID);,1
axidouble.v,1107,assert(M_AXI_ARVALID == 0);,1
axidouble.v,1109,assert(rdecode == 0);,1
axidouble.v,1129,assume(S_AXI_AWLEN > 2);,1
axidouble.v,1133,assume(S_AXI_ARLEN > 2);,1
axidouble.v,1168,cover(cvr_awvalids > 2);,1
axidouble.v,1171,cover(cvr_writes > 2);,1
axidouble.v,1174,cover(cvr_writes > 4);,1
axidouble.v,1180,cover(cvr_arvalids > 2);,1
axidouble.v,1183,cover(cvr_reads > 2);,1
axidouble.v,1186,cover(cvr_reads > 4);,1
axidouble.v,1196,cover(S_AXI_BVALID && S_AXI_BRESP == EXOKAY);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32.v,1963,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,1966,restrict property (resetn != $initstate);,1
picorv32.v,1976,assert (mem_wstrb == 0);,1
picorv32.v,1988,assert (ok);,1
picorv32.v,2006,assert(mem_valid);,1
picorv32.v,2007,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2008,assert(mem_wstrb == 0);,1
picorv32.v,2011,assert(mem_valid);,1
picorv32.v,2012,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2013,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2014,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2017,assert(!mem_valid || mem_ready);,1
simpleservo.v,166,assert(srv_o == 1'b0);,1
picorv32.v,2040,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2043,restrict property (resetn != $initstate);,1
picorv32.v,2053,assert (mem_wstrb == 0);,1
picorv32.v,2065,assert (ok);,1
picorv32.v,2083,assert(mem_valid);,1
picorv32.v,2084,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2085,assert(mem_wstrb == 0);,1
picorv32.v,2088,assert(mem_valid);,1
picorv32.v,2089,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2090,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2091,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2094,assert(!mem_valid || mem_ready);,1
tb_aes_v3_1.v,82,cover(dut_valid );,1
tb_aes_v3_1.v,85,cover(dut_valid && dut_ready);,1
tb_aes_v3_1.v,119,assert(dut_rd == grm_out);,1
tb_aes_v3_1.v,123,assert(dut_rd == grm_out);,1
tb_aes_v3_1.v,127,assert(dut_rd == grm_out);,1
tb_aes_v3_1.v,131,assert(dut_rd == grm_out);,1
tb_aes_tiled.v,117,cover(dut_valid );,1
tb_aes_tiled.v,120,cover(dut_valid && dut_ready);,1
tb_aes_tiled.v,143,"assume(|{dut_op_sb,dut_op_sbsr, dut_op_mix});",1
tb_aes_tiled.v,168,assert(dut_rd == result_sb);,1
tb_aes_tiled.v,172,assert(dut_rd == result_sbsr);,1
tb_aes_tiled.v,176,assert(dut_rd == result_mix);,1
tb_aes_v2.v,87,cover(dut_valid );,1
tb_aes_v2.v,90,cover(dut_valid && dut_ready);,1
tb_aes_v2.v,122,"assert(dut_rd == {sbox_3, sbox_2, sbox_1, sbox_0});",1
tb_aes_v2.v,126,assert(dut_rd == mix_enc_grm);,1
tb_aes_v2.v,130,assert(dut_rd == mix_dec_grm);,1
tb_aes64.v,50,cover(dut_valid );,1
tb_aes64.v,53,cover(dut_valid && dut_ready);,1
tb_aes64.v,77,"assume(|{dut_op_enc,dut_op_dec, dut_op_imix,dut_op_ks1,dut_op_ks2});",1
tb_aes64.v,82,assume(dut_rs2[3:0] <= 4'hA);,1
tb_aes64.v,94,assume(dut_rs1 == 64'h2be2f4a0bee33d19);,1
tb_aes64.v,95,assume(dut_rs2 == 64'h0848f8e92a8dc69a);,1
tb_aes64.v,106,assert(dut_rd == grm_rd);,1
tb_aes_v1.v,39,cover(dut_valid );,1
tb_aes_v1.v,42,cover(dut_valid && dut_ready);,1
tb_aes_v1.v,71,assert(dut_rd[ 7: 0] == grm_mc_0);,1
tb_aes_v1.v,72,assert(dut_rd[15: 8] == grm_mc_1);,1
tb_aes_v1.v,73,assert(dut_rd[23:16] == grm_mc_2);,1
tb_aes_v1.v,74,assert(dut_rd[31:24] == grm_mc_3);,1
tb_aes_v1.v,76,assert(dut_rd[ 7: 0] == grm_sb_0);,1
tb_aes_v1.v,77,assert(dut_rd[15: 8] == grm_sb_1);,1
tb_aes_v1.v,78,assert(dut_rd[23:16] == grm_sb_2);,1
tb_aes_v1.v,79,assert(dut_rd[31:24] == grm_sb_3);,1
compute.v,190,restrict property (reset);,1
skid_register.v,73,assume(rst == 1);,1
skid_fallthrough.v,80,assume(rst == 1);,1
cells_sim.v,545,assert(A0m==A1m);,1
cells_sim.v,546,assert(B0m==B1m);,1
cells_sim.v,547,assert(C0m==C1m);,1
cells_sim.v,548,assert(D0m==D1m);,1
cells_sim.v,545,assert(A0m==A1m);,1
cells_sim.v,546,assert(B0m==B1m);,1
cells_sim.v,547,assert(C0m==C1m);,1
cells_sim.v,548,assert(D0m==D1m);,1
histogram.v,511,assume(mem[f_addr] == 0);,1
histogram.v,587,assert(f_this_pipe[3:1] == 0);,1
histogram.v,592,assert(first_reset_clock || f_this_counts == 0);,1
histogram.v,594,assert(f_this_counts == f_mem_data);,1
histogram.v,605,assert(read_addr == f_addr);,1
histogram.v,609,assert(memnew <= f_this_counts);,1
histogram.v,615,assert(bypass_addr == f_addr);,1
histogram.v,616,assert(f_mem_data == bypass_data);,1
histogram.v,632,assert(f_mem_data == 0);,1
histogram.v,648,assert(count < NAVGS);,1
histogram.v,658,assert(f_mem_data <= NAVGS);,1
histogram.v,661,assert(f_this_counts <= NAVGS);,1
histogram.v,665,assert(f_this_counts <= count);,1
histogram.v,674,assert(count == 0);,1
histogram.v,688,assert(o_int);,1
histogram.v,690,assert(start_reset);,1
histogram.v,691,assert(count == 0);,1
histogram.v,696,assert(o_int);,1
histogram.v,698,assert(!o_int);,1
histogram.v,729,assert(resetpipe);,1
histogram.v,734,assert(start_reset);,1
histogram.v,751,cover(f_mem_data == 16);,1
histogram.v,757,cover(start_reset && f_mem_data == 0);,1
histogram.v,760,cover(f_mem_data > 0);,1
histogram.v,763,cover(!resetpipe && f_mem_data > 0);,1
histogram.v,766,cover(f_mem_data == NAVGS);,1
histogram.v,807,cover(cvr_int_count == 1);,1
histogram.v,810,cover(cvr_int_count == 2);,1
histogram.v,813,cover(cvr_int_count == 3);,1
pulseshaperiq.v,362,assume(f_abstract_product_i == 0);,1
pulseshaperiq.v,364,assume(f_abstract_product_i == dval_i);,1
pulseshaperiq.v,366,assume(f_abstract_product_i == cval);,1
pulseshaperiq.v,370,assume(f_abstract_product_q == 0);,1
pulseshaperiq.v,372,assume(f_abstract_product_q == dval_q);,1
pulseshaperiq.v,374,assume(f_abstract_product_q == cval);,1
pulseshaperiq.v,534,assume(!i_wr_coeff);,1
pulseshaperiq.v,549,assert(upcount <= NUP);,1
pulseshaperiq.v,551,assert(o_ready == !running);,1
pulseshaperiq.v,584,cover(i_valid && o_ready);,1
pulseshaperiq.v,587,cover(o_ready);,1
pulseshaperiq.v,590,cover(p_ce);,1
pulseshaperiq.v,593,cover(p_run);,1
pulseshaperiq.v,596,cover(o_ce);,1
pulseshaperiq.v,599,cover(cvr_ce_count == 1);,1
pulseshaperiq.v,602,cover(cvr_ce_count == 2);,1
pulseshaperiq.v,605,cover(cvr_ce_count == NUP);,1
subfildowniq.v,355,assume(f_abstract_product == 0);,1
subfildowniq.v,357,assume(f_abstract_product == dval);,1
subfildowniq.v,359,assume(f_abstract_product == cval);,1
subfildowniq.v,557,assume(!i_ce || !first_sample);,1
subfildowniq.v,570,assert(countdown <= NDOWN-1);,1
subfildowniq.v,609,assert(f_written <= NDOWN);,1
subfildowniq.v,613,assert(f_written <= tidx);,1
subfildowniq.v,623,assert(tidx == f_dindex);,1
subfildowniq.v,627,assert(didx == wraddr);,1
subfildowniq.v,634,assert(tidx <= NCOEFFS);,1
subfildowniq.v,644,assert(tidx == f_expected_tidx);,1
subfildowniq.v,649,assert(!d_last);,1
subfildowniq.v,653,assert(!p_run || d_last || p_last);,1
subfildowniq.v,657,assert(!d_ce);,1
subfildowniq.v,661,assert(!p_last);,1
subfildowniq.v,665,assert(!p_last);,1
subfildowniq.v,669,assert(!p_ce);,1
subfildowniq.v,673,assert(!p_run);,1
subfildowniq.v,677,assert(!o_ce);,1
subfildowniq.v,680,assert(!p_ce || !p_run);,1
subfildowniq.v,695,cover(o_ce);,1
subfildowniq.v,714,cover(cvr_seq[1]);,1
subfildowniq.v,717,cover(cvr_seq[2]);,1
subfildowniq.v,720,cover(cvr_seq[3]);,1
wbxbar.v,1136,assume(i_reset);,1
wbxbar.v,1156,assert(grant[N][M-1:0] == 0);,1
wbxbar.v,1162,assert(o_merr[N] || m_stall[N]);,1
wbxbar.v,1174,assert(checkgrant == mgrant[N]);,1
wbxbar.v,1188,assert(mgrant[N]);,1
wbxbar.v,1189,assert(mindex[N] == M);,1
wbxbar.v,1190,assert(sgrant[M]);,1
wbxbar.v,1191,assert(sindex[M] == N);,1
wbxbar.v,1204,assert(grant[sindex[M]][M]);,1
wbxbar.v,1215,assert(sgrant[M] == f_sgrant);,1
wbxbar.v,1240,assume(sgrant == 0);,1
wbxbar.v,1247,assume(o_scyc[M] == 0);,1
wbxbar.v,1248,assume(o_sstb[M] == 0);,1
wbxbar.v,1249,assume(sgrant[M] == 0);,1
wbxbar.v,1258,assume(grant[N] == 0);,1
wbxbar.v,1259,assume(mgrant[N] == 0);,1
wbxbar.v,1292,assert(f_moutstanding[N] <= 1);,1
wbxbar.v,1296,assert(m_stall[N] || o_merr[N]);,1
wbxbar.v,1333,assert(m_stall[N]);,1
wbxbar.v,1371,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1373,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1375,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1377,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1379,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1381,assert(i_mwe[N] == o_swe[iM]);,1
wbxbar.v,1389,assert(i_mwe[N] == m_we[N]);,1
wbxbar.v,1399,assert(!o_scyc[M]);,1
wbxbar.v,1444,assume(special_master == 0);,1
wbxbar.v,1447,assume(special_slave == 0);,1
wbxbar.v,1480,assert(address_found == 0);,1
wbxbar.v,1499,assume(special_value == 0);,1
wbxbar.v,1509,assume(i_sack[special_slave]);,1
wbxbar.v,1516,assume(!i_sack[special_slave]);,1
wbxbar.v,1517,assume(!i_serr[special_slave]);,1
wbxbar.v,1565,assert(grant[special_master][special_slave]);,1
wbxbar.v,1566,assert(mgrant[special_master]);,1
wbxbar.v,1567,assert(sgrant[special_slave]);,1
wbxbar.v,1568,assert(mindex[special_master] == special_slave);,1
wbxbar.v,1569,assert(sindex[special_slave] == special_master);,1
wbxbar.v,1570,assert(!o_merr[special_master]);,1
wbxbar.v,1575,assert(o_scyc[special_slave]);,1
wbxbar.v,1576,assert(o_sstb[special_slave]);,1
wbxbar.v,1577,assert(!o_swe[special_slave]);,1
wbxbar.v,1578,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,1585,assert(!m_we[special_master]);,1
wbxbar.v,1586,assert(m_addr[special_master] == special_address);,1
wbxbar.v,1593,assert(o_scyc[special_slave]);,1
wbxbar.v,1594,assert(o_sstb[special_slave]);,1
wbxbar.v,1595,assert(!o_swe[special_slave]);,1
wbxbar.v,1596,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,1600,assert(i_sack[special_slave]);,1
wbxbar.v,1608,assert(o_mack[special_master]);,1
wbxbar.v,1616,cover(i_mcyc[special_master] && f_read_ack);,1
wbxbar.v,1653,assert(grant[special_master][special_slave]);,1
wbxbar.v,1654,assert(mgrant[special_master]);,1
wbxbar.v,1655,assert(sgrant[special_slave]);,1
wbxbar.v,1656,assert(mindex[special_master] == special_slave);,1
wbxbar.v,1657,assert(sindex[special_slave] == special_master);,1
wbxbar.v,1658,assert(!o_merr[special_master]);,1
wbxbar.v,1663,assert(o_scyc[special_slave]);,1
wbxbar.v,1664,assert(o_sstb[special_slave]);,1
wbxbar.v,1665,assert(o_swe[special_slave]);,1
wbxbar.v,1666,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,1677,assert(m_we[special_master]);,1
wbxbar.v,1678,assert(m_addr[special_master] == special_address);,1
wbxbar.v,1687,assert(o_scyc[special_slave]);,1
wbxbar.v,1688,assert(o_sstb[special_slave]);,1
wbxbar.v,1689,assert(o_swe[special_slave]);,1
wbxbar.v,1690,assert(o_saddr[special_slave*AW +: AW] == special_address);,1
wbxbar.v,1703,assert(i_sack[special_slave]);,1
wbxbar.v,1710,assert(o_mack[special_master]);,1
wbxbar.v,1715,cover(i_mcyc[special_master] && f_write_ack);,1
sfifo.v,284,assert(o_fill == f_fill);,1
sfifo.v,291,assert(o_full == r_full);,1
sfifo.v,298,assert(o_empty == r_empty);,1
sfifo.v,309,assert(r_empty);,1
sfifo.v,313,assert(!r_empty);,1
sfifo.v,315,assert(!r_empty);,1
sfifo.v,322,assert(mem[rd_addr[LGFLEN-1:0]] == o_data);,1
sfifo.v,324,assert(o_data == i_data);,1
sfifo.v,380,assert(mem[f_first_addr[LGFLEN-1:0]] == f_first_data);,1
sfifo.v,386,assert(mem[f_second_addr[LGFLEN-1:0]] == f_second_data);,1
sfifo.v,393,assert(o_data == f_first_data);,1
sfifo.v,397,assert(o_data == f_second_data);,1
sfifo.v,407,assert(f_first_in_fifo);,1
sfifo.v,409,assert(!f_first_in_fifo);,1
sfifo.v,418,assert(!f_first_in_fifo);,1
sfifo.v,423,assert(f_second_in_fifo);,1
sfifo.v,430,assert(f_second_in_fifo);,1
sfifo.v,432,assert(!f_second_in_fifo);,1
sfifo.v,435,assert(f_first_in_fifo);,1
sfifo.v,438,assert(f_second_in_fifo);,1
sfifo.v,441,assert(f_first_in_fifo);,1
sfifo.v,443,assert(o_data == f_first_data);,1
sfifo.v,445,assert(!f_first_in_fifo);,1
sfifo.v,446,assert(o_data == f_second_data);,1
sfifo.v,473,cover(f_was_full && f_empty);,1
addrdecode.v,331,assume(i_reset);,1
addrdecode.v,336,assume(!i_valid);,1
addrdecode.v,339,assume(i_valid);,1
addrdecode.v,346,assert(i_reset);,1
addrdecode.v,351,assert(!i_valid);,1
addrdecode.v,354,assert(i_valid);,1
addrdecode.v,362,assert(!o_valid);,1
addrdecode.v,363,assert(o_decode == 0);,1
addrdecode.v,392,assert(!o_decode[iM]);,1
addrdecode.v,401,assert(o_addr == 0);,1
addrdecode.v,402,assert(o_decode == 0);,1
addrdecode.v,403,assert(o_data == 0);,1
addrdecode.v,427,assert(onehot_request);,1
addrdecode.v,445,cover(i_valid);,1
addrdecode.v,448,cover(o_valid);,1
addrdecode.v,451,cover(o_valid && !i_stall);,1
addrdecode.v,465,cover(f_reached[0]);,1
addrdecode.v,474,cover(&f_reached);,1
smpladc.v,222,assert(r_clk == 0);,1
smpladc.v,224,assert(r_clk == 0);,1
smpladc.v,226,assert(o_sck);,1
smpladc.v,234,assert(f_zcount <= CKPCK*2-1);,1
smpladc.v,238,assert(r_clk == 0);,1
smpladc.v,240,assert(r_clk <= CKPCK-1);,1
smpladc.v,250,assert(f_nck == m_clk);,1
smpladc.v,261,assert(r_data[0] == f_sreg[0]);,1
smpladc.v,263,assert(r_data[1] == f_sreg[1]);,1
smpladc.v,265,assert(r_data[2] == f_sreg[2]);,1
smpladc.v,267,assert(r_data[3:0] == f_sreg[3:0]);,1
smpladc.v,269,assert(r_data[4:0] == f_sreg[4:0]);,1
smpladc.v,271,assert(r_data[5:0] == f_sreg[5:0]);,1
smpladc.v,273,assert(r_data[6:0] == f_sreg[6:0]);,1
smpladc.v,275,assert(r_data[7:0] == f_sreg[7:0]);,1
smpladc.v,277,assert(r_data[8:0] == f_sreg[8:0]);,1
smpladc.v,279,assert(r_data[9:0] == f_sreg[9:0]);,1
smpladc.v,281,assert(r_data[10:0] == f_sreg[10:0]);,1
smpladc.v,284,assert(o_data[11:0] == f_sreg[11:0]);,1
smpladc.v,291,assert(f_nck == 6'h10);,1
smpladc.v,296,assert(!o_csn);,1
smpladc.v,301,assert(o_sck);,1
smpladc.v,304,cover(r_valid);,1
qpskxmit.v,380,assert(!bbfifo_empty);,1
skidbuffer.v,261,assume(i_reset);,1
skidbuffer.v,279,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,283,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,289,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,291,assert property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,309,assert(!o_valid);,1
skidbuffer.v,332,assert(o_ready);,1
skidbuffer.v,363,assert(o_valid == i_valid);,1
skidbuffer.v,373,assert(o_valid);,1
skidbuffer.v,376,assert(!o_valid);,1
skidbuffer.v,387,assert(o_ready);,1
skidbuffer.v,397,assert(o_data == 0);,1
skidbuffer.v,401,assert(w_data == 0);,1
skidbuffer.v,469,cover(!o_valid && !i_valid && f_changed_data);,1
skidbuffer.v,475,cover property (@(posedge i_clk) disable iff (i_reset) (!o_valid && !i_valid) ##1 i_valid && i_ready [*3] ##1 i_valid && !i_ready ##1 i_valid && i_ready [*2] ##1 i_valid && !i_ready [*2] ##1 i_valid && i_ready [*3] // Wait for the design to clear ##1 o_valid && i_ready [*0:5] ##1 (!o_valid && !i_valid && f_changed_data));,11
subfildown.v,354,assume(f_abstract_product == 0);,1
subfildown.v,356,assume(f_abstract_product == dval);,1
subfildown.v,358,assume(f_abstract_product == cval);,1
subfildown.v,492,assume(!i_ce || !first_sample);,1
subfildown.v,505,assert(countdown <= NDOWN-1);,1
subfildown.v,544,assert(f_written <= NDOWN);,1
subfildown.v,548,assert(f_written <= tidx);,1
subfildown.v,558,assert(tidx == f_dindex);,1
subfildown.v,562,assert(didx == wraddr);,1
subfildown.v,569,assert(tidx <= NCOEFFS);,1
subfildown.v,579,assert(tidx == f_expected_tidx);,1
subfildown.v,584,assert(!d_last);,1
subfildown.v,588,assert(!p_run || d_last || p_last);,1
subfildown.v,592,assert(!d_ce);,1
subfildown.v,596,assert(!p_last);,1
subfildown.v,600,assert(!p_last);,1
subfildown.v,604,assert(!p_ce);,1
subfildown.v,608,assert(!p_run);,1
subfildown.v,612,assert(!o_ce);,1
subfildown.v,615,assert(!p_ce || !p_run);,1
subfildown.v,630,cover(o_ce);,1
subfildown.v,649,cover(cvr_seq[1]);,1
subfildown.v,652,cover(cvr_seq[2]);,1
subfildown.v,655,cover(cvr_seq[3]);,1
rxuartlite.v,308,assume(i_clk == f_rx_clock[1]);,1
rxuartlite.v,357,assume(i_uart_rx);,1
rxuartlite.v,365,assume(!f_tx_busy);,1
rxuartlite.v,369,assume(!f_tx_start);,1
rxuartlite.v,373,assume(f_tx_baud == CLOCKS_PER_BAUD-1);,1
rxuartlite.v,383,assert(f_tx_baud < CLOCKS_PER_BAUD);,1
rxuartlite.v,387,assert(f_tx_baud == 0);,1
rxuartlite.v,422,assert(f_tx_busy);,1
rxuartlite.v,443,"assert(f_tx_reg[8:0] == { f_tx_data, 1'b0 });",1
rxuartlite.v,446,assert(f_tx_reg[7:0] == f_tx_data[7:0] );,1
rxuartlite.v,449,assert(f_tx_reg[6:0] == f_tx_data[7:1] );,1
rxuartlite.v,452,assert(f_tx_reg[5:0] == f_tx_data[7:2] );,1
rxuartlite.v,455,assert(f_tx_reg[4:0] == f_tx_data[7:3] );,1
rxuartlite.v,458,assert(f_tx_reg[3:0] == f_tx_data[7:4] );,1
rxuartlite.v,461,assert(f_tx_reg[2:0] == f_tx_data[7:5] );,1
rxuartlite.v,464,assert(f_tx_reg[1:0] == f_tx_data[7:6] );,1
rxuartlite.v,467,assert(f_tx_reg[0] == f_tx_data[7]);,1
rxuartlite.v,480,assume(i_uart_rx);,1
rxuartlite.v,482,assume(i_uart_rx == f_tx_reg[0]);,1
rxuartlite.v,491,assert(f_tx_count == 0);,1
rxuartlite.v,580,assert(1'b0);,1
rxuartlite.v,597,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'h2);",1
rxuartlite.v,598,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'h4);",1
rxuartlite.v,599,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'h5);",1
rxuartlite.v,600,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'h6);",1
rxuartlite.v,601,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'h9);",1
rxuartlite.v,602,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'ha);",1
rxuartlite.v,603,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'hb);",1
rxuartlite.v,604,"assert({ ck_uart,qq_uart,q_uart,i_uart_rx } != 4'hd);",1
rxuartlite.v,609,assert(state == RXUL_IDLE);,1
rxuartlite.v,614,assert(zero_baud_counter);,1
rxuartlite.v,761,"cover(o_wr); // Step 626, takes about 20mins always @(posedge i_clk) if (!i_reset && f_past_valid && !$past(i_reset)) begin cover(!ck_uart);",6
rxuartlite.v,795,assert(baud_counter <= CLOCKS_PER_BAUD-1'b1);,1
txuartlite.v,317,assert(f_baud_count < CLOCKS_PER_BAUD);,1
txuartlite.v,321,assert(o_busy);,1
txuartlite.v,345,assert(f_bitcount <= 4'ha);,1
txuartlite.v,349,assert(zero_baud_counter);,1
txuartlite.v,358,assert(!f_txbits[subcount]);,1
txuartlite.v,363,assert(f_txbits[8:1] == f_request_tx_data);,1
txuartlite.v,364,assert( f_txbits[9]);,1
txuartlite.v,372,cover(!o_busy);,1
txuartlite.v,463,assert(baud_counter < CLOCKS_PER_BAUD);,1
hbexec.v,343,assume(!i_cmd_stb);,1
wbscope.v,270,assert(bw_reset_request);,1
wbscope.v,334,assert(counter <= br_holdoff+1'b1);,1
wbscope.v,339,assert(counter == 0);,1
wbscope.v,477,assert(q_oflags[0] && dr_primed);,1
wbscope.v,479,assert(dr_primed);,1
wbscope.v,482,assert(q_oflags[1] && dr_triggered);,1
wbscope.v,484,assert(dr_triggered);,1
wbscope.v,487,assert(q_oflags[2] && dr_stopped);,1
wbscope.v,489,assert(dr_stopped);,1
mor1kx_lsu_cappuccino.v,884,assume (rst);,1
mor1kx_lsu_cappuccino.v,901,assert (!ctrl_op_lsu_load_i);,1
mor1kx_lsu_cappuccino.v,902,assert (!ctrl_op_lsu_store_i);,1
mor1kx_lsu_cappuccino.v,903,assert (!ctrl_op_lsu_atomic_i);,1
mor1kx_lsu_cappuccino.v,924,assert (dbus_req_o);,1
mor1kx_lsu_cappuccino.v,929,assert (dbus_req_o);,1
mor1kx_lsu_cappuccino.v,934,assert (dbus_req_o);,1
mor1kx_lsu_cappuccino.v,975,assume (dmmu_enable_i == 0);,1
mor1kx_lsu_cappuccino.v,977,assume (dc_enable_i);,1
mor1kx_lsu_cappuccino.v,980,assume (!dbus_ack_i);,1
mor1kx_lsu_cappuccino.v,981,assume (!dbus_err_i);,1
mor1kx_lsu_cappuccino.v,990,assume (!padv_execute_i);,1
mor1kx_lsu_cappuccino.v,991,assume (!padv_ctrl_i);,1
mor1kx_lsu_cappuccino.v,992,assume (!exec_op_lsu_load_i);,1
mor1kx_lsu_cappuccino.v,993,assume (!exec_op_lsu_store_i);,1
mor1kx_lsu_cappuccino.v,994,assume (!ctrl_op_lsu_store_i);,1
mor1kx_lsu_cappuccino.v,995,assume (!ctrl_op_lsu_load_i);,1
mor1kx_lsu_cappuccino.v,996,assume (!ctrl_op_msync_i);,1
mor1kx_lsu_cappuccino.v,997,assume (!spr_bus_stb_i);,1
mor1kx_lsu_cappuccino.v,1002,assume (!padv_execute_i);,1
mor1kx_lsu_cappuccino.v,1006,assume (padv_execute_i);,1
mor1kx_lsu_cappuccino.v,1117,assert (!spr_bus_stb_i);,1
mor1kx_lsu_cappuccino.v,1121,assert (!ctrl_op_lsu_load_i);,1
mor1kx_lsu_cappuccino.v,1122,assert (!ctrl_op_lsu_store_i);,1
mor1kx_lsu_cappuccino.v,1144,assert (spr_bus_stb_i & f_spr_here);,1
mor1kx_lsu_cappuccino.v,1148,assert (f_counting);,1
mor1kx_lsu_cappuccino.v,1151,assert (|f_pending);,1
mor1kx_store_buffer.v,102,assume (rst);,1
mor1kx_store_buffer.v,150,cover ($past(write_i) && full_o);,1
mor1kx_store_buffer.v,155,cover ($past(write_i) && full_o);,1
mor1kx_store_buffer.v,157,cover ($past(write_i) && full_o);,1
mor1kx_store_buffer.v,166,cover (f_seen_full && empty_o);,1
mor1kx_true_dpram_sclk.v,95,assert (f_data_a == mem[f_addr_a] | f_data_ba == mem[f_addr_a]);,1
mor1kx_true_dpram_sclk.v,96,assert (f_data_b == mem[f_addr_b] | f_data_ab == mem[f_addr_b]);,1
mor1kx_true_dpram_sclk.v,113,assert (dout_a == f_data_a | dout_a == f_data_ba);,1
mor1kx_true_dpram_sclk.v,130,assert (dout_b == f_data_b | dout_b == f_data_ab);,1
mor1kx_icache.v,498,assume (rst);,1
mor1kx_icache.v,529,assert (refill);,1
mor1kx_icache.v,539,assert (cpu_dat_o == f_refill_data);,1
mor1kx_icache.v,540,assert (read);,1
mor1kx_icache.v,541,assert (cpu_ack_o);,1
mor1kx_icache.v,553,assert (spr_bus_ack_o);,1
mor1kx_icache.v,554,assert (invalidate);,1
mor1kx_icache.v,555,assert (!cpu_ack_o);,1
mor1kx_icache.v,556,assert (tag_we);,1
mor1kx_icache.v,557,assert (!tag_din[TAGMEM_WAY_VALID]);,1
mor1kx_icache.v,565,assert (!cache_hit_o);,1
mor1kx_icache.v,575,assert (access == way_hit[0]);,1
mor1kx_icache.v,581,assert (we_i);,1
mor1kx_icache.v,586,assert (!tag_we && !way_we);,1
mor1kx_icache.v,591,assert (!way_we);,1
mor1kx_icache.v,596,assert (refill_hit && !read);,1
mor1kx_icache.v,606,assert (cache_hit_o || refill_hit);,1
mor1kx_icache.v,616,assert (state != READ && state != INVALIDATE && state != IDLE);,1
mor1kx_icache.v,626,assert (way_we == access);,1
mor1kx_icache.v,631,assert (tag_we);,1
mor1kx_icache.v,636,assert (access == tag_save_lru);,1
mor1kx_icache.v,641,assert (spr_bus_addr_i == `OR1K_SPR_ICBIR_ADDR);,1
mor1kx_icache.v,654,assert (!spr_bus_ack_o);,1
mor1kx_ticktimer.v,98,assume (rst);,1
mor1kx_ticktimer.v,107,assert (spr_ttmr_o[28]);,1
mor1kx_ticktimer.v,131,assert (spr_ttcr_o == 0);,1
mor1kx_pic.v,150,assume (rst);,1
mor1kx_rf_cappuccino.v,373,assume (rst);,1
mor1kx_ctrl_cappuccino.v,1609,assume (rst);,1
mor1kx_ctrl_cappuccino.v,1637,assert (spr_read_access);,1
mor1kx_ctrl_cappuccino.v,1639,assert (spr_write_access);,1
mor1kx_ctrl_cappuccino.v,1648,assert (!spr_bus_we_o);*/ //Issue 136: Without spr instruction spr_access should be 0. /*always @(posedge clk) if (f_past_valid & !ctrl_op_mfspr_i & !ctrl_op_mtspr_i & !$past(rst)) assert (|spr_access == 0);*/ always @* if (spr_bus_we_o) assert (spr_we);,10
mor1kx_ctrl_cappuccino.v,1661,assert (spr_sr[`OR1K_SPR_SR_SM]);,1
mor1kx_ctrl_cappuccino.v,1663,assert (!spr_sr[`OR1K_SPR_SR_IME]);,1
mor1kx_ctrl_cappuccino.v,1665,assert (!spr_sr[`OR1K_SPR_SR_DME]);,1
mor1kx_ctrl_cappuccino.v,1667,assert (!spr_sr[`OR1K_SPR_SR_TEE]);,1
mor1kx_ctrl_cappuccino.v,1669,assert (!spr_sr[`OR1K_SPR_SR_IEE]);,1
mor1kx_ctrl_cappuccino.v,1673,assert (!spr_sr[`OR1K_SPR_SR_OVE]);,1
mor1kx_ctrl_cappuccino.v,1679,assert (!exception_taken);,1
mor1kx_ctrl_cappuccino.v,1704,assert (!padv_execute_o);,1
mor1kx_ctrl_cappuccino.v,1708,assert (!atomic_flag_set_i | !ctrl_flag_set_i || ctrl_flag_o);,1
mor1kx_ctrl_cappuccino.v,1709,assert (!ctrl_carry_set_i || ctrl_carry_o);,1
mor1kx_ctrl_cappuccino.v,1731,assert (!deassert_doing_rfe);,1
mor1kx_ctrl_cappuccino.v,1808,assert (du_access);,1
mor1kx_ctrl_cappuccino.v,1812,assert (du_npc_written);,1
mor1kx_ctrl_cappuccino.v,1816,assert (!stepped_into_rfe && !du_npc_written && !stepped_into_exception);,1
mor1kx_ctrl_cappuccino.v,1819,assert (stall_on_trap == spr_dsr[`OR1K_SPR_DSR_TE]);,1
mor1kx_decode_execute_cappuccino.v,611,assume (rst);,1
mor1kx_decode_execute_cappuccino.v,616,assert (!execute_op_bf_o);,1
mor1kx_decode_execute_cappuccino.v,617,assert (!execute_op_bnf_o);,1
mor1kx_decode_execute_cappuccino.v,618,assert (!execute_op_alu_o);,1
mor1kx_decode_execute_cappuccino.v,619,assert (!execute_op_add_o);,1
mor1kx_decode_execute_cappuccino.v,620,assert (!execute_op_mul_o);,1
mor1kx_decode_execute_cappuccino.v,621,assert (!execute_op_mul_signed_o);,1
mor1kx_decode_execute_cappuccino.v,622,assert (!execute_op_mul_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,623,assert (!execute_op_div_o);,1
mor1kx_decode_execute_cappuccino.v,624,assert (!execute_op_div_signed_o);,1
mor1kx_decode_execute_cappuccino.v,625,assert (!execute_op_div_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,626,assert (!execute_op_shift_o);,1
mor1kx_decode_execute_cappuccino.v,627,assert (!execute_op_ffl1_o);,1
mor1kx_decode_execute_cappuccino.v,628,assert (!execute_op_movhi_o);,1
mor1kx_decode_execute_cappuccino.v,629,assert (!execute_op_ext_o);,1
mor1kx_decode_execute_cappuccino.v,630,assert (!execute_op_msync_o);,1
mor1kx_decode_execute_cappuccino.v,631,assert (!execute_op_mfspr_o);,1
mor1kx_decode_execute_cappuccino.v,632,assert (!execute_op_mtspr_o);,1
mor1kx_decode_execute_cappuccino.v,633,assert (!execute_op_lsu_load_o);,1
mor1kx_decode_execute_cappuccino.v,634,assert (!execute_op_lsu_store_o);,1
mor1kx_decode_execute_cappuccino.v,635,assert (!execute_op_lsu_atomic_o);,1
mor1kx_decode_execute_cappuccino.v,636,assert (!execute_op_setflag_o);,1
mor1kx_decode_execute_cappuccino.v,637,assert (!execute_op_jbr_o);,1
mor1kx_decode_execute_cappuccino.v,638,assert (!execute_op_jr_o);,1
mor1kx_decode_execute_cappuccino.v,639,assert (!execute_op_jal_o);,1
mor1kx_decode_execute_cappuccino.v,640,assert (!execute_op_brcond_o);,1
mor1kx_decode_execute_cappuccino.v,641,assert (!execute_op_branch_o);,1
mor1kx_decode_execute_cappuccino.v,642,assert (!execute_op_rfe_o);,1
mor1kx_decode_execute_cappuccino.v,643,assert (!execute_rf_wb_o);,1
mor1kx_decode_execute_cappuccino.v,644,assert (execute_opc_insn_o == `OR1K_OPCODE_NOP);,1
mor1kx_decode_execute_cappuccino.v,645,assert (!execute_adder_do_sub_o);,1
mor1kx_decode_execute_cappuccino.v,646,assert (!execute_adder_do_carry_o);,1
mor1kx_decode_execute_cappuccino.v,647,assert (!execute_except_syscall_o);,1
mor1kx_decode_execute_cappuccino.v,648,assert (!execute_except_trap_o);,1
mor1kx_decode_execute_cappuccino.v,649,assert (!execute_except_illegal_o);,1
mor1kx_decode_execute_cappuccino.v,650,assert (!execute_except_ibus_err_o);,1
mor1kx_decode_execute_cappuccino.v,651,assert (!execute_except_itlb_miss_o);,1
mor1kx_decode_execute_cappuccino.v,652,assert (!execute_except_ipagefault_o);,1
mor1kx_decode_execute_cappuccino.v,653,assert (!execute_except_ibus_align_o);,1
mor1kx_decode_execute_cappuccino.v,654,assert (!decode_valid_o);,1
mor1kx_decode_execute_cappuccino.v,655,assert (!execute_bubble_o);,1
mor1kx_decode_execute_cappuccino.v,662,assert (!execute_op_bf_o);,1
mor1kx_decode_execute_cappuccino.v,663,assert (!execute_op_bnf_o);,1
mor1kx_decode_execute_cappuccino.v,664,assert (!execute_op_alu_o);,1
mor1kx_decode_execute_cappuccino.v,665,assert (!execute_op_add_o);,1
mor1kx_decode_execute_cappuccino.v,666,assert (!execute_op_mul_o);,1
mor1kx_decode_execute_cappuccino.v,667,assert (!execute_op_mul_signed_o);,1
mor1kx_decode_execute_cappuccino.v,668,assert (!execute_op_mul_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,669,assert (!execute_op_div_o);,1
mor1kx_decode_execute_cappuccino.v,670,assert (!execute_op_div_signed_o);,1
mor1kx_decode_execute_cappuccino.v,671,assert (!execute_op_div_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,672,assert (!execute_op_shift_o);,1
mor1kx_decode_execute_cappuccino.v,673,assert (!execute_op_ffl1_o);,1
mor1kx_decode_execute_cappuccino.v,674,assert (!execute_op_movhi_o);,1
mor1kx_decode_execute_cappuccino.v,675,assert (!execute_op_ext_o);,1
mor1kx_decode_execute_cappuccino.v,676,assert (!execute_op_msync_o);,1
mor1kx_decode_execute_cappuccino.v,677,assert (!execute_op_lsu_load_o);,1
mor1kx_decode_execute_cappuccino.v,678,assert (!execute_op_lsu_store_o);,1
mor1kx_decode_execute_cappuccino.v,679,assert (!execute_op_lsu_atomic_o);,1
mor1kx_decode_execute_cappuccino.v,680,assert (!execute_op_setflag_o);,1
mor1kx_decode_execute_cappuccino.v,681,assert (!execute_op_jbr_o);,1
mor1kx_decode_execute_cappuccino.v,682,assert (!execute_op_jr_o);,1
mor1kx_decode_execute_cappuccino.v,683,assert (!execute_op_jal_o);,1
mor1kx_decode_execute_cappuccino.v,684,assert (!execute_op_brcond_o);,1
mor1kx_decode_execute_cappuccino.v,685,assert (!execute_op_branch_o);,1
mor1kx_decode_execute_cappuccino.v,686,assert (!execute_rf_wb_o);,1
mor1kx_decode_execute_cappuccino.v,687,assert (execute_opc_insn_o == `OR1K_OPCODE_NOP);,1
mor1kx_decode_execute_cappuccino.v,688,assert (!execute_adder_do_sub_o);,1
mor1kx_decode_execute_cappuccino.v,689,assert (!execute_adder_do_carry_o);,1
mor1kx_decode_execute_cappuccino.v,690,assert (!execute_bubble_o);,1
mor1kx_decode_execute_cappuccino.v,699,assert (!execute_op_bf_o);,1
mor1kx_decode_execute_cappuccino.v,700,assert (!execute_op_bnf_o);,1
mor1kx_decode_execute_cappuccino.v,701,assert (!execute_op_alu_o);,1
mor1kx_decode_execute_cappuccino.v,702,assert (!execute_op_add_o);,1
mor1kx_decode_execute_cappuccino.v,703,assert (!execute_op_mul_o);,1
mor1kx_decode_execute_cappuccino.v,704,assert (!execute_op_mul_signed_o);,1
mor1kx_decode_execute_cappuccino.v,705,assert (!execute_op_mul_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,706,assert (!execute_op_div_o);,1
mor1kx_decode_execute_cappuccino.v,707,assert (!execute_op_div_signed_o);,1
mor1kx_decode_execute_cappuccino.v,708,assert (!execute_op_div_unsigned_o);,1
mor1kx_decode_execute_cappuccino.v,709,assert (!execute_op_shift_o);,1
mor1kx_decode_execute_cappuccino.v,710,assert (!execute_op_ffl1_o);,1
mor1kx_decode_execute_cappuccino.v,711,assert (!execute_op_movhi_o);,1
mor1kx_decode_execute_cappuccino.v,712,assert (!execute_op_ext_o);,1
mor1kx_decode_execute_cappuccino.v,713,assert (!execute_op_msync_o);,1
mor1kx_decode_execute_cappuccino.v,714,assert (!execute_op_mfspr_o);,1
mor1kx_decode_execute_cappuccino.v,715,assert (!execute_op_mtspr_o);,1
mor1kx_decode_execute_cappuccino.v,716,assert (!execute_op_lsu_load_o);,1
mor1kx_decode_execute_cappuccino.v,717,assert (!execute_op_lsu_store_o);,1
mor1kx_decode_execute_cappuccino.v,718,assert (!execute_op_lsu_atomic_o);,1
mor1kx_decode_execute_cappuccino.v,719,assert (!execute_op_setflag_o);,1
mor1kx_decode_execute_cappuccino.v,720,assert (!execute_op_jbr_o);,1
mor1kx_decode_execute_cappuccino.v,721,assert (!execute_op_jr_o);,1
mor1kx_decode_execute_cappuccino.v,722,assert (!execute_op_jal_o);,1
mor1kx_decode_execute_cappuccino.v,723,assert (!execute_op_brcond_o);,1
mor1kx_decode_execute_cappuccino.v,724,assert (!execute_op_branch_o);,1
mor1kx_decode_execute_cappuccino.v,736,assert (decode_valid_o);,1
mor1kx_dmmu.v,555,assume (rst);,1
mor1kx_dmmu.v,557,assume (!rst);,1
mor1kx_dmmu.v,590,assume (spr_way_idx < OPTION_DMMU_WAYS);,1
mor1kx_dmmu.v,630,"assert ($onehot0({tlb_miss_o, cache_inhibit_o}));",1
mor1kx_dmmu.v,631,"assert ($onehot0({tlb_miss_o, cache_inhibit_o}));",1
mor1kx_dmmu.v,632,"assert ($onehot0({tlb_miss_o, cache_inhibit_o}));",1
mor1kx_dmmu.v,633,"assert ($onehot0({tlb_miss_o, cache_inhibit_o}));",1
mor1kx_dmmu.v,634,"assert ($onehot0({tlb_miss_o, cache_inhibit_o}));",1
mor1kx_dmmu.v,656,assert (spr_bus_stb_i);,1
mor1kx_dmmu.v,661,assert (!dtlb_trans_we & !dtlb_match_we);,1
mor1kx_simple_dpram_sclk.v,89,assert(mem[f_addr] == f_data);,1
mor1kx_simple_dpram_sclk.v,103,assert (dout == $past(din));,1
mor1kx_simple_dpram_sclk.v,104,assert (dout == $past(din));,1
mor1kx_simple_dpram_sclk.v,105,assert (dout == $past(din));,1
mor1kx_fetch_cappuccino.v,654,assume (rst);,1
mor1kx_fetch_cappuccino.v,661,assert (!fetching_brcond);,1
mor1kx_fetch_cappuccino.v,662,assert (!fetching_mispredicted_branch);,1
mor1kx_fetch_cappuccino.v,663,assert (pc_fetch == OPTION_RESET_PC);,1
mor1kx_fetch_cappuccino.v,664,assert (!fetch_exception_taken_o);,1
mor1kx_fetch_cappuccino.v,665,assert (!fetch_valid_o);,1
mor1kx_fetch_cappuccino.v,666,"assert (decode_insn_o == {`OR1K_OPCODE_NOP, 26'd0});",1
mor1kx_fetch_cappuccino.v,667,assert (!decode_except_ipagefault_o);,1
mor1kx_fetch_cappuccino.v,668,assert (!nop_ack);,1
mor1kx_fetch_cappuccino.v,669,assert (!ibus_req_o);,1
mor1kx_fetch_cappuccino.v,679,assert (!fetch_valid_o);,1
mor1kx_fetch_cappuccino.v,692,assert (!fetch_valid_o);,1
mor1kx_fetch_cappuccino.v,717,assert (pc_decode_o == f_last_pc + 4);,1
mor1kx_fetch_cappuccino.v,722,assert (flushing);,1
mor1kx_fetch_cappuccino.v,727,assert (!fetch_exception_taken_o);,1
mor1kx_fetch_cappuccino.v,737,assert (mispredict_stall);,1
mor1kx_fetch_cappuccino.v,755,assert (pc_fetch == f_const_pc);,1
mor1kx_fetch_cappuccino.v,757,assert (state == READ);,1
mor1kx_fetch_cappuccino.v,769,assert (ibus_dat == f_const_insn);,1
mor1kx_fetch_cappuccino.v,771,assert (imem_dat == f_const_insn);,1
mor1kx_fetch_cappuccino.v,779,assert (decode_insn_o == f_const_insn);,1
mor1kx_fetch_cappuccino.v,780,assert (pc_decode_o == f_const_pc);,1
mor1kx_fetch_cappuccino.v,790,assert (!decode_except_itlb_miss_o);,1
mor1kx_fetch_cappuccino.v,791,assert (!decode_except_ipagefault_o);,1
mor1kx_fetch_cappuccino.v,799,assert (decode_except_ibus_err_o);,1
mor1kx_fetch_cappuccino.v,805,assert (!ic_access);,1
mor1kx_fetch_cappuccino.v,810,assert (!ic_refill_done);,1
mor1kx_fetch_cappuccino.v,825,assert (!padv_i);,1
mor1kx_fetch_cappuccino.v,830,assert (decode_except_ipagefault_o);,1
mor1kx_fetch_cappuccino.v,835,assert (decode_except_ibus_err_o);,1
mor1kx_execute_ctrl_cappuccino.v,404,assume (rst);,1
mor1kx_execute_ctrl_cappuccino.v,409,assert (!ctrl_except_ibus_err_o);,1
mor1kx_execute_ctrl_cappuccino.v,410,assert (!ctrl_except_itlb_miss_o);,1
mor1kx_execute_ctrl_cappuccino.v,411,assert (!ctrl_except_ipagefault_o);,1
mor1kx_execute_ctrl_cappuccino.v,412,assert (!ctrl_except_ibus_align_o);,1
mor1kx_execute_ctrl_cappuccino.v,413,assert (!ctrl_except_illegal_o);,1
mor1kx_execute_ctrl_cappuccino.v,414,assert (!ctrl_except_syscall_o);,1
mor1kx_execute_ctrl_cappuccino.v,415,assert (!ctrl_except_trap_o);,1
mor1kx_execute_ctrl_cappuccino.v,416,assert (!ctrl_except_dbus_o);,1
mor1kx_execute_ctrl_cappuccino.v,417,assert (!ctrl_except_align_o);,1
mor1kx_execute_ctrl_cappuccino.v,418,assert (!wb_rf_wb_o);,1
mor1kx_execute_ctrl_cappuccino.v,428,assert (!ctrl_flag_set_o);,1
mor1kx_execute_ctrl_cappuccino.v,429,assert (!ctrl_flag_clear_o);,1
mor1kx_execute_ctrl_cappuccino.v,430,assert (!ctrl_carry_set_o);,1
mor1kx_execute_ctrl_cappuccino.v,431,assert (!ctrl_carry_clear_o);,1
mor1kx_execute_ctrl_cappuccino.v,432,assert (!ctrl_overflow_set_o);,1
mor1kx_execute_ctrl_cappuccino.v,433,assert (!ctrl_overflow_clear_o);,1
mor1kx_execute_ctrl_cappuccino.v,434,assert (pc_ctrl_o == OPTION_RESET_PC);,1
mor1kx_execute_ctrl_cappuccino.v,435,assert (!ctrl_op_mul_o);,1
mor1kx_execute_ctrl_cappuccino.v,436,assert (!ctrl_op_mfspr_o);,1
mor1kx_execute_ctrl_cappuccino.v,437,assert (!ctrl_op_mtspr_o);,1
mor1kx_execute_ctrl_cappuccino.v,438,assert (!ctrl_op_rfe_o);,1
mor1kx_execute_ctrl_cappuccino.v,439,assert (!ctrl_op_msync_o);,1
mor1kx_execute_ctrl_cappuccino.v,440,assert (!ctrl_op_lsu_load_o);,1
mor1kx_execute_ctrl_cappuccino.v,441,assert (!ctrl_op_lsu_store_o);,1
mor1kx_execute_ctrl_cappuccino.v,442,assert (!ctrl_op_lsu_atomic_o);,1
mor1kx_execute_ctrl_cappuccino.v,443,assert (!ctrl_rf_wb_o);,1
mor1kx_execute_ctrl_cappuccino.v,475,assert (ctrl_op_mtspr_o);,1
mor1kx_execute_ctrl_cappuccino.v,481,assert (ctrl_op_mfspr_o);,1
mor1kx_execute_ctrl_cappuccino.v,488,assert (ctrl_op_mul_o);,1
mor1kx_execute_ctrl_cappuccino.v,494,assert (ctrl_op_rfe_o);,1
mor1kx_execute_ctrl_cappuccino.v,500,assert (ctrl_op_msync_o);,1
mor1kx_immu.v,490,assume (rst);,1
mor1kx_immu.v,516,assert (!cache_inhibit_o);,1
mor1kx_immu.v,527,assert (!tlb_miss_o);,1
mor1kx_immu.v,533,assert (spr_bus_addr_i[15:11] == 5'd2);,1
mor1kx_immu.v,537,assert (itlb_match_spr_cs != itlb_trans_spr_cs);,1
mor1kx_immu.v,542,assert (!itlb_trans_spr_cs);,1
mor1kx_immu.v,547,assert (!itlb_trans_we & !itlb_match_we);,1
mor1kx_immu.v,552,assert (itlb_trans_spr_tx | itlb_match_spr_tx);,1
mor1kx_immu.v,557,assert (!itlb_match_spr_tx);,1
mor1kx_immu.v,564,assert (busy_o);,1
mor1kx_immu.v,571,assert (busy_o);,1
mor1kx_immu.v,598,cover (!tlb_miss_o && phys_addr_o != 0);,1
mor1kx_cpu_cappuccino.v,1603,assume (rst);,1
mor1kx_cpu_cappuccino.v,1608,assert (!fetch_valid_o);,1
mor1kx_cpu_cappuccino.v,1609,assert (!ibus_req_o);,1
mor1kx_cpu_cappuccino.v,1610,assert (!spr_bus_stb_o);,1
mor1kx_cpu_cappuccino.v,1611,assert (!ibus_burst_o);,1
mor1kx_cpu_cappuccino.v,1612,assert (!spr_bus_ack_ic_i);,1
mor1kx_cpu_cappuccino.v,1613,assert (!spr_bus_ack_immu_i);,1
mor1kx_cpu_cappuccino.v,1614,assert (!decode_valid_o);,1
mor1kx_cpu_cappuccino.v,1615,assert (!decode_bubble_o);,1
mor1kx_cpu_cappuccino.v,1616,assert (!execute_bubble_o);,1
mor1kx_cpu_cappuccino.v,1617,assert (!padv_decode_o);,1
mor1kx_cpu_cappuccino.v,1618,assert (!padv_execute_o);,1
mor1kx_cpu_cappuccino.v,1619,assert (!padv_ctrl_o);,1
mor1kx_cpu_cappuccino.v,1620,assert (!predicted_flag_o);,1
mor1kx_cpu_cappuccino.v,1621,assert (!spr_bus_ack_dc_i);,1
mor1kx_cpu_cappuccino.v,1622,assert (!spr_bus_ack_dmmu_i);,1
mor1kx_cpu_cappuccino.v,1623,assert (!ctrl_bubble_o);,1
mor1kx_cpu_cappuccino.v,1624,assert (!wb_rf_wb_o);,1
mor1kx_cpu_cappuccino.v,1630,assert (fetch_valid_o);,1
mor1kx_cpu_cappuccino.v,1652,assume (!dbus_ack_i);,1
mor1kx_cpu_cappuccino.v,1653,assume (!dbus_err_i);,1
mor1kx_cpu_cappuccino.v,1656,assume (!ibus_ack_i);,1
mor1kx_cpu_cappuccino.v,1657,assume (!ibus_err_i);,1
mor1kx_cpu_cappuccino.v,1675,assume (ibus_dat_i[`OR1K_OPCODE_SELECT] == `OR1K_OPCODE_ALU);,1
mor1kx_dcache.v,778,assume (rst);,1
mor1kx_dcache.v,854,assume (refill_allowed_i);,1
mor1kx_dcache.v,861,assume (cpu_req_i);,1
mor1kx_dcache.v,864,assume (!cpu_we_i);,1
mor1kx_dcache.v,884,assert (&f_op_count);,1
mor1kx_dcache.v,960,assume (refill_we_i == f_refill_we);,1
mor1kx_dcache.v,961,assume (refill_adr_i == f_refill_addr);,1
mor1kx_bus_if_wb32.v,192,assume (rst);,1
mor1kx_bus_if_wb32.v,194,assume (!rst);,1
mor1kx_bus_if_wb32.v,200,assert (!wbm_stb_o);,1
mor1kx_bus_if_wb32.v,203,assert (!wbm_stb_o);,1
mor1kx_bus_if_wb32.v,209,assert (wbm_stb_o);,1
mor1kx_bus_if_wb32.v,216,assert (!wbm_cti_o);,1
mor1kx_bus_if_wb32.v,217,assert (!wbm_bte_o);,1
mor1kx_bus_if_wb32.v,222,assert (wbm_adr_o == cpu_adr_i);,1
mor1kx_bus_if_wb32.v,229,assert (wbm_cti_o == 3'b111 | wbm_cti_o == 3'b010 | wbm_cti_o == 3'b000);,1
mor1kx_bus_if_wb32.v,237,assert (wbm_cti_o == 3'b111);,1
mor1kx_execute_alu.v,874,assume (rst);,1
mor1kx_execute_alu.v,876,assume (!rst);,1
mor1kx_execute_alu.v,903,assert (mul_valid);,1
mor1kx_execute_alu.v,904,assert (alu_valid_o);,1
mor1kx_execute_alu.v,905,assert (!alu_stall);,1
mor1kx_execute_alu.v,914,assert (!alu_stall);,1
mor1kx_execute_alu.v,915,assert (alu_valid_o);,1
mor1kx_execute_alu.v,916,assert (mul_valid);,1
mor1kx_execute_alu.v,940,assume (!op_mul_i);,1
mor1kx_execute_alu.v,941,assert (!mul_result);,1
mor1kx_execute_alu.v,953,assert (div_valid);,1
mor1kx_execute_alu.v,956,assert (div_by_zero);,1
mor1kx_execute_alu.v,960,assert (!div_result);,1
mor1kx_execute_alu.v,961,assert (!div_by_zero);,1
mor1kx_execute_alu.v,994,assert (alu_result_o == f_sll);,1
mor1kx_execute_alu.v,996,assert (alu_result_o == f_srl);,1
mor1kx_execute_alu.v,1038,assert (carry_clear_o && a_eq_b);,1
mor1kx_execute_alu.v,1042,assert (carry_set_o);,1
mor1kx_execute_alu.v,1046,assert (overflow_set_o);,1
mor1kx_execute_alu.v,1051,assert (!alu_stall);,1
mor1kx_execute_alu.v,1067,assert (logic_result == f_logic_and);,1
mor1kx_execute_alu.v,1070,assert (logic_result == f_logic_or);,1
mor1kx_execute_alu.v,1073,assert (logic_result == f_logic_xor);,1
mor1kx_pcu.v,148,assume (rst);,1
mor1kx_cache_lru.v,282,assert (NUMWAYS > 1);,1
mor1kx_wb_mux_cappuccino.v,62,assume (rst);,1
mor1kx_wb_mux_cappuccino.v,74,assert (rf_result_o == mul_result_i);,1
f_multiclock_op.v,40,assume (!decode_valid_i);,1
f_multiclock_op.v,42,assume (decode_valid_i);,1
f_multiclock_op.v,53,assume (f_op_i);,1
picorv32.v,2037,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2040,restrict property (resetn != $initstate);,1
picorv32.v,2050,assert (mem_wstrb == 0);,1
picorv32.v,2062,assert (ok);,1
picorv32.v,2080,assert(mem_valid);,1
picorv32.v,2081,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2082,assert(mem_wstrb == 0);,1
picorv32.v,2085,assert(mem_valid);,1
picorv32.v,2086,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2087,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2088,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2091,assert(!mem_valid || mem_ready);,1
booth_multiplier.v,83,assert (next == idle);,1
picorv32.v,2109,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2112,restrict property (resetn != $initstate);,1
picorv32.v,2122,assert (mem_wstrb == 0);,1
picorv32.v,2134,assert (ok);,1
picorv32.v,2152,assert(mem_valid);,1
picorv32.v,2153,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2154,assert(mem_wstrb == 0);,1
picorv32.v,2157,assert(mem_valid);,1
picorv32.v,2158,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2159,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2160,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2163,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
notrap_validop.v,29,restrict(&mem_ready_stall == 0);,1
notrap_validop.v,39,assume(!mem_ready);,1
notrap_validop.v,42,assert(!trap);,1
mulcmp.v,60,assert(pcpi_wr_0 == pcpi_wr_1);,1
mulcmp.v,61,assert(pcpi_rd_0 == pcpi_rd_1);,1
mulcmp.v,70,assert(pcpi_wr_0 == pcpi_wr_ref);,1
mulcmp.v,71,assert(pcpi_rd_0 == pcpi_rd_ref);,1
mulcmp.v,81,assert(pcpi_wr_1 == pcpi_wr_ref);,1
mulcmp.v,82,assert(pcpi_rd_1 == pcpi_rd_ref);,1
tracecmp3.v,73,assert(cpu0_mem_addr == cpu1_mem_addr);,1
tracecmp3.v,74,assert(cpu0_mem_wstrb == cpu1_mem_wstrb);,1
tracecmp3.v,81,assert(trace_buffer_cpu0 == trace_buffer_cpu1);,1
tracecmp2.v,36,assume(!mem_ready_0 == 0);,1
tracecmp2.v,38,assume(mem_ready_1 == 0);,1
tracecmp2.v,43,assume(last_mem_rdata == mem_rdata);,1
tracecmp2.v,52,assert(mem_addr_0 == mem_addr_1);,1
tracecmp2.v,53,assert(mem_wstrb_0 == mem_wstrb_1);,1
tracecmp2.v,74,assume(!mem_xfer_0);,1
tracecmp2.v,77,assert(cmp_mem_addr == mem_addr_1);,1
tracecmp2.v,78,assert(cmp_mem_wstrb == mem_wstrb_1);,1
tracecmp2.v,86,assume(!mem_xfer_1);,1
tracecmp2.v,89,assert(cmp_mem_addr == mem_addr_0);,1
tracecmp2.v,90,assert(cmp_mem_wstrb == mem_wstrb_0);,1
tracecmp2.v,109,assert(trace_data_0 == trace_data_1);,1
tracecmp2.v,122,assume(!trace_valid_0);,1
tracecmp2.v,125,assert(cmp_trace_data == trace_data_1);,1
tracecmp2.v,129,assume(!trace_valid_1);,1
tracecmp2.v,132,assert(cmp_trace_data == trace_data_0);,1
axicheck2.v,116,assert(trap_0 == trap_1 );,1
axicheck2.v,117,assert(mem_axi_awvalid_0 == mem_axi_awvalid_1);,1
axicheck2.v,118,assert(mem_axi_awaddr_0 == mem_axi_awaddr_1 );,1
axicheck2.v,119,assert(mem_axi_awprot_0 == mem_axi_awprot_1 );,1
axicheck2.v,120,assert(mem_axi_wvalid_0 == mem_axi_wvalid_1 );,1
axicheck2.v,121,assert(mem_axi_wdata_0 == mem_axi_wdata_1 );,1
axicheck2.v,122,assert(mem_axi_wstrb_0 == mem_axi_wstrb_1 );,1
axicheck2.v,123,assert(mem_axi_bready_0 == mem_axi_bready_1 );,1
axicheck2.v,124,assert(mem_axi_arvalid_0 == mem_axi_arvalid_1);,1
axicheck2.v,125,assert(mem_axi_araddr_0 == mem_axi_araddr_1 );,1
axicheck2.v,126,assert(mem_axi_arprot_0 == mem_axi_arprot_1 );,1
axicheck2.v,127,assert(mem_axi_rready_0 == mem_axi_rready_1 );,1
axicheck.v,84,restrict(timeout_aw != 15);,1
axicheck.v,85,restrict(timeout_w != 15);,1
axicheck.v,86,restrict(timeout_b != 15);,1
axicheck.v,87,restrict(timeout_ar != 15);,1
axicheck.v,88,restrict(timeout_r != 15);,1
axicheck.v,89,restrict(timeout_ex != 15);,1
axicheck.v,90,restrict(!trap);,1
axicheck.v,97,assert(!mem_axi_awvalid);,1
axicheck.v,98,assert(!mem_axi_wvalid );,1
axicheck.v,99,assume(!mem_axi_bvalid );,1
axicheck.v,100,assert(!mem_axi_arvalid);,1
axicheck.v,101,assume(!mem_axi_rvalid );,1
axicheck.v,106,assert(!mem_axi_awvalid);,1
axicheck.v,110,assert(!mem_axi_wvalid);,1
axicheck.v,114,assert(!mem_axi_arvalid);,1
axicheck.v,122,assert(!expect_rvalid);,1
axicheck.v,126,assert(!expect_bvalid_aw);,1
axicheck.v,127,assert(!expect_bvalid_w);,1
axicheck.v,131,assume(!mem_axi_bvalid);,1
axicheck.v,135,assume(!mem_axi_rvalid);,1
axicheck.v,150,assert(mem_axi_awvalid);,1
axicheck.v,162,assert(mem_axi_arvalid);,1
axicheck.v,174,assert(mem_axi_wvalid);,1
axicheck.v,188,assume(mem_axi_bvalid);,1
axicheck.v,198,assume(mem_axi_rvalid);,1
picorv32.v,2103,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2106,restrict property (resetn != $initstate);,1
picorv32.v,2116,assert (mem_wstrb == 0);,1
picorv32.v,2128,assert (ok);,1
picorv32.v,2146,assert(mem_valid);,1
picorv32.v,2147,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2148,assert(mem_wstrb == 0);,1
picorv32.v,2151,assert(mem_valid);,1
picorv32.v,2152,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2153,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2154,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2157,assert(!mem_valid || mem_ready);,1
picorv32_axi.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32_axi.v,2042,restrict property (resetn != $initstate);,1
picorv32_axi.v,2052,assert (mem_wstrb == 0);,1
picorv32_axi.v,2064,assert (ok);,1
picorv32_axi.v,2082,assert(mem_valid);,1
picorv32_axi.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32_axi.v,2084,assert(mem_wstrb == 0);,1
picorv32_axi.v,2087,assert(mem_valid);,1
picorv32_axi.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32_axi.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32_axi.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32_axi.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2041,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2044,restrict property (resetn != $initstate);,1
picorv32.v,2054,assert (mem_wstrb == 0);,1
picorv32.v,2066,assert (ok);,1
picorv32.v,2084,assert(mem_valid);,1
picorv32.v,2085,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2086,assert(mem_wstrb == 0);,1
picorv32.v,2089,assert(mem_valid);,1
picorv32.v,2090,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2091,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2092,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2095,assert(!mem_valid || mem_ready);,1
picorv32.v,2039,restrict property (|last_mem_nowait || mem_ready || !mem_valid);,1
picorv32.v,2042,restrict property (resetn != $initstate);,1
picorv32.v,2052,assert (mem_wstrb == 0);,1
picorv32.v,2064,assert (ok);,1
picorv32.v,2082,assert(mem_valid);,1
picorv32.v,2083,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2084,assert(mem_wstrb == 0);,1
picorv32.v,2087,assert(mem_valid);,1
picorv32.v,2088,assert(mem_addr == last_mem_la_addr);,1
picorv32.v,2089,assert(mem_wdata == last_mem_la_wdata);,1
picorv32.v,2090,assert(mem_wstrb == last_mem_la_wstrb);,1
picorv32.v,2093,assert(!mem_valid || mem_ready);,1
ics_adpcm.v,996,assume(reset);,1
ics_adpcm.v,1008,assume(!reset);,1
ics_adpcm.v,1011,assume(pcm_data_ready);,1
ics_adpcm.v,1012,assume(pcm_read_data == 0);,1
ics_adpcm.v,1020,assert(output_counter <= OUTPUT_INTERVAL);,1
ics_adpcm.v,1035,assert(gb_write_busy);,1
ics_adpcm.v,1041,assert(gb_write_busy);,1
ics_adpcm.v,1051,assert(!ch_write_ready);,1
ics_adpcm.v,1057,assert(ch_write_ready);,1
ics_adpcm.v,1083,assert(!ch_write_ready);,1
ics_adpcm.v,1089,assert(!status_read_ready);,1
ics_adpcm.v,1095,assert(status_read_ready);,1
cells_sim.v,419,assert(A0==A1);,1
cells_sim.v,420,assert(B0==B1);,1
cells_sim.v,421,assert(C0==C1);,1
cells_sim.v,422,assert(D0==D1);,1
crc8_properties.v,40,assert(f_crc8 == crc_i);,1
p020_generic_flip_flop_fifo.v,179,assert ( rtl_empty === model_empty );,1
p020_generic_flip_flop_fifo.v,180,assert ( rtl_full === model_full );,1
p020_generic_flip_flop_fifo.v,183,assert ( rtl_read_data === model_read_data );,1
p021_gen_dff_fifo_pow2_depth.v,173,assert ( rtl_empty === model_empty );,1
p021_gen_dff_fifo_pow2_depth.v,174,assert ( rtl_full === model_full );,1
p021_gen_dff_fifo_pow2_depth.v,177,assert ( rtl_read_data === model_read_data );,1
button_pulse.v,51,cover property (comp < MAX_COUNT - 1);,1
button_pulse.v,54,assert property (button && count == 0 |-> pulse);,1
button_pulse.v,55,assert property (pulse |=> !pulse);,1
axi2axilite.v,779,assert(!skidm_bvalid || !skidm_bready);,1
axi2axilite.v,784,assert(m_axi_awvalid);,1
axi2axilite.v,786,assert(!skids_awready);,1
axi2axilite.v,788,assert(!skids_awready);,1
axi2axilite.v,790,assert(!skids_awready);,1
axi2axilite.v,795,assert(axi_bresp != EXOKAY);,1
axi2axilite.v,813,assert(rid == S_AXI_RID);,1
axi2axilite.v,817,assert(rid == S_AXI_RID);,1
axi2axilite.v,821,assert(!skidm_rvalid || !skidm_rready);,1
axi2axilite.v,826,assert(m_axi_arvalid);,1
axi2axilite.v,827,assert(!skids_arready);,1
axi2axilite.v,843,assume(!skids_awvalid);,1
axi2axilite.v,844,assume(!skids_wvalid);,1
axi2axilite.v,845,assert(M_AXI_AWVALID == 0);,1
axi2axilite.v,846,assert(faxil_awr_outstanding == 0);,1
axi2axilite.v,847,assert(faxil_wr_outstanding == 0);,1
axi2axilite.v,848,assert(!skidm_bvalid);,1
axi2axilite.v,849,assert(!S_AXI_BVALID);,1
axi2axilite.v,858,assume(!S_AXI_ARVALID);,1
axi2axilite.v,859,assert(M_AXI_ARVALID == 0);,1
axi2axilite.v,860,assert(faxil_rd_outstanding == 0);,1
axi2axilite.v,894,cover(cvr_write_count_simple > 6 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,896,cover(cvr_write_count > 2 && /* ... */ !S_AXI_BVALID);,1
axi2axilite.v,921,cover(cvr_read_count_simple > 6 && /* ... */ !S_AXI_RVALID);,1
axi2axilite.v,923,cover(cvr_read_count > 2 && /* ... */ !S_AXI_RVALID);,1
sfifo.v,202,assert(o_fill == f_fill);,1
sfifo.v,207,assert(rd_next == f_next[LGFLEN-1:0]);,1
sfifo.v,214,assert(o_empty);,1
sfifo.v,216,assert(!o_empty);,1
sfifo.v,218,assert(!o_empty);,1
sfifo.v,223,assert(mem[rd_addr] == o_data);,1
sfifo.v,273,assert(mem[f_first_addr] == f_first_data);,1
sfifo.v,279,assert(mem[f_second_addr] == f_second_data);,1
sfifo.v,291,assert(f_first_in_fifo);,1
sfifo.v,293,assert(!f_first_in_fifo);,1
sfifo.v,301,assert(!f_first_in_fifo);,1
sfifo.v,305,assert(f_second_in_fifo);,1
sfifo.v,310,assert(f_second_in_fifo);,1
sfifo.v,312,assert(!f_second_in_fifo);,1
sfifo.v,314,assert(f_first_in_fifo);,1
sfifo.v,317,assert(f_second_in_fifo);,1
sfifo.v,320,assert(f_first_in_fifo);,1
sfifo.v,322,assert(o_data == f_first_data);,1
sfifo.v,324,assert(!f_first_in_fifo);,1
sfifo.v,325,assert(o_data == f_second_data);,1
sfifo.v,352,cover(f_was_full && f_empty);,1
addrdecode.v,243,assume(i_reset);,1
addrdecode.v,248,assume(!i_valid);,1
addrdecode.v,251,assume(i_valid);,1
addrdecode.v,258,assert(i_reset);,1
addrdecode.v,263,assert(!i_valid);,1
addrdecode.v,266,assert(i_valid);,1
addrdecode.v,274,assert(!o_valid);,1
addrdecode.v,275,assert(o_decode == 0);,1
addrdecode.v,304,assert(!o_decode[iM]);,1
addrdecode.v,311,assert(o_addr == 0);,1
addrdecode.v,312,assert(o_decode == 0);,1
addrdecode.v,313,assert(o_data == 0);,1
addrdecode.v,336,assert(onehot_request);,1
addrdecode.v,351,cover(i_valid);,1
addrdecode.v,354,cover(o_valid);,1
addrdecode.v,357,cover(o_valid && !i_stall);,1
addrdecode.v,371,cover(f_reached[0]);,1
addrdecode.v,380,cover(&f_reached);,1
axilboard.v,629,assert(faxil_awr_outstanding == faxil_wr_outstanding);,1
axilboard.v,640,assert(S_AXI_RDATA == 0);,1
skidbuffer.v,197,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,201,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,207,assume property (IDATA_HELD_WHEN_NOT_READY);,1
skidbuffer.v,209,assert property (IDATA_HELD_WHEN_NOT_READY);,1
afifo.v,254,assume(f_wclk_step != 0);,1
afifo.v,256,assume(f_rclk_step != 0);,1
afifo.v,267,assume(i_wclk == f_wclk_count[F_CLKBITS-1]);,1
afifo.v,268,assume(i_rclk == f_rclk_count[F_CLKBITS-1]);,1
afifo.v,299,assert(rbin == 0);,1
afifo.v,666,cover(i_wrst_n);,1
afifo.v,669,cover(i_rrst_n);,1
afifo.v,677,cover(o_wfull);,1
afifo.v,691,cover(i_wr);,1
