// Seed: 3143542854
module module_0;
  wire id_1;
  integer [(  -1  ) : -1] id_2;
  ;
  wire id_3;
  always @(id_2#(1), id_3);
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    input uwire id_4
    , id_12,
    output logic id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    input supply0 id_10
);
  assign id_12 = 1;
  id_13 :
  assert property (@(posedge id_1 | 1) id_12)
  else id_5 <= ~-1;
  module_0 modCall_1 ();
endmodule
