
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gaesol2ee/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17078
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.852 ; gain = 0.000 ; free physical = 183 ; free virtual = 5707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'capstone_axi4l_ip_v1_0' [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'capstone_axi4l_ip_v1_0_S00_AXI' [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0_S00_AXI.v:381]
INFO: [Synth 8-6155] done synthesizing module 'capstone_axi4l_ip_v1_0_S00_AXI' (0#1) [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'capstone_axi4l_ip_v1_0' (0#1) [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/capstone_axi4l_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'motor_controller' [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/motor_controller.v:7]
INFO: [Synth 8-6155] done synthesizing module 'motor_controller' (0#1) [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/motor_controller.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ipshared/0d0b/rtl/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (0#1) [/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module capstone_axi4l_ip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.852 ; gain = 0.000 ; free physical = 4102 ; free virtual = 9638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.852 ; gain = 0.000 ; free physical = 4195 ; free virtual = 9732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.852 ; gain = 0.000 ; free physical = 4196 ; free virtual = 9733
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.852 ; gain = 0.000 ; free physical = 4225 ; free virtual = 9762
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.883 ; gain = 0.000 ; free physical = 3918 ; free virtual = 9471
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.883 ; gain = 0.000 ; free physical = 3916 ; free virtual = 9468
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3926 ; free virtual = 9482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3926 ; free virtual = 9482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3925 ; free virtual = 9481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3996 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   29 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3959 ; free virtual = 9544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3676 ; free virtual = 9267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3673 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3656 ; free virtual = 9247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3518 ; free virtual = 9110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3518 ; free virtual = 9110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3517 ; free virtual = 9109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3517 ; free virtual = 9109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3516 ; free virtual = 9108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3516 ; free virtual = 9108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    55|
|2     |LUT1   |     4|
|3     |LUT2   |   129|
|4     |LUT3   |    16|
|5     |LUT4   |   154|
|6     |LUT5   |     8|
|7     |LUT6   |    48|
|8     |FDCE   |    83|
|9     |FDPE   |    25|
|10    |FDRE   |   170|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3516 ; free virtual = 9108
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2657.883 ; gain = 0.000 ; free physical = 3556 ; free virtual = 9148
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3556 ; free virtual = 9148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.883 ; gain = 0.000 ; free physical = 3685 ; free virtual = 9278
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.883 ; gain = 0.000 ; free physical = 3710 ; free virtual = 9305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 903fa19b
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2657.883 ; gain = 64.031 ; free physical = 3893 ; free virtual = 9489
INFO: [Common 17-1381] The checkpoint '/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 7de27cc0e552427e
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gaesol2ee/fpgaWorkspace/vivado_proj/capstone_v3/capstone_v3_hw/capstone_v3_hw.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  1 10:05:32 2025...
