memory-map:
  bus: wb-32-be
  name: ram2
  description: Ram 2
  x-wbgen:
    hdl_entity: ram2
  children:
  - array:
      name: ch1
      address: 0x00000000
      repeat: 2048
      description: Channel 1
      align: True
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - array:
      name: ch2
      address: 0x00002000
      repeat: 1024
      description: Channel 2
      align: True
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - array:
      name: ch3
      address: 0x00004000
      repeat: 1024
      description: Channel 3
      align: True
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
