/*
 * Component description for HEMC
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2022-01-06T10:24:17Z */
#ifndef _SAMRH71_HEMC_COMPONENT_H_
#define _SAMRH71_HEMC_COMPONENT_H_

/* ************************************************************************** */
/*   SOFTWARE API DEFINITION FOR HEMC                                         */
/* ************************************************************************** */

/* -------- HEMC_CR_NCS0 : (HEMC Offset: 0x00) (R/W 32) HEMC Control Register NCS 0 -------- */
#define HEMC_CR_NCS0_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS0) fixed to 0 Position */
#define HEMC_CR_NCS0_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS0_ZERO_Pos)             /* (HEMC_CR_NCS0) fixed to 0 Mask */
#define HEMC_CR_NCS0_ZERO(value)              (HEMC_CR_NCS0_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS0_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS0) Bank Size Position */
#define HEMC_CR_NCS0_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS0_BANKSIZE_Pos)        /* (HEMC_CR_NCS0) Bank Size Mask */
#define HEMC_CR_NCS0_BANKSIZE(value)          (HEMC_CR_NCS0_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS0_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS0 register */
#define   HEMC_CR_NCS0_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS0) 8Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS0) 16Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS0) 32Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS0) 64Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS0) 128Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS0) 256Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS0) 512Kbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS0) 1Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS0) 2Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS0) 4Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS0) 8Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS0) 16Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS0) 32Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS0) 64Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS0) 128Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS0) 256Mbytes (Default)  */
#define   HEMC_CR_NCS0_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS0) 512Mbytes  */
#define   HEMC_CR_NCS0_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS0) NOT_USED  */
#define HEMC_CR_NCS0_BANKSIZE_8KB             (HEMC_CR_NCS0_BANKSIZE_8KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 8Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_16KB            (HEMC_CR_NCS0_BANKSIZE_16KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 16Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_32KB            (HEMC_CR_NCS0_BANKSIZE_32KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 32Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_64KB            (HEMC_CR_NCS0_BANKSIZE_64KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 64Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_128KB           (HEMC_CR_NCS0_BANKSIZE_128KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 128Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_256KB           (HEMC_CR_NCS0_BANKSIZE_256KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 256Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_512KB           (HEMC_CR_NCS0_BANKSIZE_512KB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 512Kbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_1MB             (HEMC_CR_NCS0_BANKSIZE_1MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 1Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_2MB             (HEMC_CR_NCS0_BANKSIZE_2MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 2Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_4MB             (HEMC_CR_NCS0_BANKSIZE_4MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 4Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_8MB             (HEMC_CR_NCS0_BANKSIZE_8MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 8Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_16MB            (HEMC_CR_NCS0_BANKSIZE_16MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 16Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_32MB            (HEMC_CR_NCS0_BANKSIZE_32MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 32Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_64MB            (HEMC_CR_NCS0_BANKSIZE_64MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 64Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_128MB           (HEMC_CR_NCS0_BANKSIZE_128MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 128Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_256MB           (HEMC_CR_NCS0_BANKSIZE_256MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS0_BANKSIZE_512MB           (HEMC_CR_NCS0_BANKSIZE_512MB_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) 512Mbytes Position  */
#define HEMC_CR_NCS0_BANKSIZE_NOT_USED        (HEMC_CR_NCS0_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS0_BANKSIZE_Pos) /* (HEMC_CR_NCS0) NOT_USED Position  */
#define HEMC_CR_NCS0_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS0) type of memory used Position */
#define HEMC_CR_NCS0_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS0_TYPE_Pos)             /* (HEMC_CR_NCS0) type of memory used Mask */
#define HEMC_CR_NCS0_TYPE(value)              (HEMC_CR_NCS0_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS0_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS0) relative base address of NCS area Position */
#define HEMC_CR_NCS0_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS0_ADDBASE_Pos)      /* (HEMC_CR_NCS0) relative base address of NCS area Mask */
#define HEMC_CR_NCS0_ADDBASE(value)           (HEMC_CR_NCS0_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS0_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_WRITE_ECC_CONF_Pos       _UINT32_(29)                                         /* (HEMC_CR_NCS0) ECC Configuration Protection Enable Position */
#define HEMC_CR_NCS0_WRITE_ECC_CONF_Msk       (_UINT32_(0x1) << HEMC_CR_NCS0_WRITE_ECC_CONF_Pos)   /* (HEMC_CR_NCS0) ECC Configuration Protection Enable Mask */
#define HEMC_CR_NCS0_WRITE_ECC_CONF(value)    (HEMC_CR_NCS0_WRITE_ECC_CONF_Msk & (_UINT32_(value) << HEMC_CR_NCS0_WRITE_ECC_CONF_Pos)) /* Assigment of value for WRITE_ECC_CONF in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS0) ECC Protection Enable Position */
#define HEMC_CR_NCS0_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS0_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS0) ECC Protection Enable Mask */
#define HEMC_CR_NCS0_ECC_ENABLE(value)        (HEMC_CR_NCS0_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS0_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS0) BCH ECC Enable Position */
#define HEMC_CR_NCS0_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS0_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS0) BCH ECC Enable Mask */
#define HEMC_CR_NCS0_ECC12_ENABLE(value)      (HEMC_CR_NCS0_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS0_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS0 register */
#define HEMC_CR_NCS0_Msk                      _UINT32_(0xE1FFFFFF)                                 /* (HEMC_CR_NCS0) Register Mask  */


/* -------- HEMC_CR_NCS1 : (HEMC Offset: 0x04) (R/W 32) HEMC Control Register NCS 1 -------- */
#define HEMC_CR_NCS1_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS1) fixed to 0 Position */
#define HEMC_CR_NCS1_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS1_ZERO_Pos)             /* (HEMC_CR_NCS1) fixed to 0 Mask */
#define HEMC_CR_NCS1_ZERO(value)              (HEMC_CR_NCS1_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS1_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS1 register */
#define HEMC_CR_NCS1_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS1) Bank Size Position */
#define HEMC_CR_NCS1_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS1_BANKSIZE_Pos)        /* (HEMC_CR_NCS1) Bank Size Mask */
#define HEMC_CR_NCS1_BANKSIZE(value)          (HEMC_CR_NCS1_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS1_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS1 register */
#define   HEMC_CR_NCS1_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS1) 8Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS1) 16Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS1) 32Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS1) 64Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS1) 128Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS1) 256Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS1) 512Kbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS1) 1Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS1) 2Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS1) 4Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS1) 8Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS1) 16Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS1) 32Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS1) 64Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS1) 128Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS1) 256Mbytes (Default)  */
#define   HEMC_CR_NCS1_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS1) 512Mbytes  */
#define   HEMC_CR_NCS1_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS1) NOT_USED  */
#define HEMC_CR_NCS1_BANKSIZE_8KB             (HEMC_CR_NCS1_BANKSIZE_8KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 8Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_16KB            (HEMC_CR_NCS1_BANKSIZE_16KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 16Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_32KB            (HEMC_CR_NCS1_BANKSIZE_32KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 32Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_64KB            (HEMC_CR_NCS1_BANKSIZE_64KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 64Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_128KB           (HEMC_CR_NCS1_BANKSIZE_128KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 128Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_256KB           (HEMC_CR_NCS1_BANKSIZE_256KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 256Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_512KB           (HEMC_CR_NCS1_BANKSIZE_512KB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 512Kbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_1MB             (HEMC_CR_NCS1_BANKSIZE_1MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 1Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_2MB             (HEMC_CR_NCS1_BANKSIZE_2MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 2Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_4MB             (HEMC_CR_NCS1_BANKSIZE_4MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 4Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_8MB             (HEMC_CR_NCS1_BANKSIZE_8MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 8Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_16MB            (HEMC_CR_NCS1_BANKSIZE_16MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 16Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_32MB            (HEMC_CR_NCS1_BANKSIZE_32MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 32Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_64MB            (HEMC_CR_NCS1_BANKSIZE_64MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 64Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_128MB           (HEMC_CR_NCS1_BANKSIZE_128MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 128Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_256MB           (HEMC_CR_NCS1_BANKSIZE_256MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS1_BANKSIZE_512MB           (HEMC_CR_NCS1_BANKSIZE_512MB_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) 512Mbytes Position  */
#define HEMC_CR_NCS1_BANKSIZE_NOT_USED        (HEMC_CR_NCS1_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS1_BANKSIZE_Pos) /* (HEMC_CR_NCS1) NOT_USED Position  */
#define HEMC_CR_NCS1_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS1) type of memory used Position */
#define HEMC_CR_NCS1_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS1_TYPE_Pos)             /* (HEMC_CR_NCS1) type of memory used Mask */
#define HEMC_CR_NCS1_TYPE(value)              (HEMC_CR_NCS1_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS1_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS1 register */
#define HEMC_CR_NCS1_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS1) relative base address of NCS area Position */
#define HEMC_CR_NCS1_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS1_ADDBASE_Pos)      /* (HEMC_CR_NCS1) relative base address of NCS area Mask */
#define HEMC_CR_NCS1_ADDBASE(value)           (HEMC_CR_NCS1_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS1_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS1 register */
#define HEMC_CR_NCS1_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS1) ECC Protection Enable Position */
#define HEMC_CR_NCS1_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS1_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS1) ECC Protection Enable Mask */
#define HEMC_CR_NCS1_ECC_ENABLE(value)        (HEMC_CR_NCS1_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS1_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS1 register */
#define HEMC_CR_NCS1_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS1) BCH ECC Enable Position */
#define HEMC_CR_NCS1_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS1_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS1) BCH ECC Enable Mask */
#define HEMC_CR_NCS1_ECC12_ENABLE(value)      (HEMC_CR_NCS1_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS1_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS1 register */
#define HEMC_CR_NCS1_Msk                      _UINT32_(0xC1FFFFFF)                                 /* (HEMC_CR_NCS1) Register Mask  */


/* -------- HEMC_CR_NCS2 : (HEMC Offset: 0x08) (R/W 32) HEMC Control Register NCS 2 -------- */
#define HEMC_CR_NCS2_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS2) fixed to 0 Position */
#define HEMC_CR_NCS2_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS2_ZERO_Pos)             /* (HEMC_CR_NCS2) fixed to 0 Mask */
#define HEMC_CR_NCS2_ZERO(value)              (HEMC_CR_NCS2_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS2_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS2 register */
#define HEMC_CR_NCS2_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS2) Bank Size Position */
#define HEMC_CR_NCS2_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS2_BANKSIZE_Pos)        /* (HEMC_CR_NCS2) Bank Size Mask */
#define HEMC_CR_NCS2_BANKSIZE(value)          (HEMC_CR_NCS2_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS2_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS2 register */
#define   HEMC_CR_NCS2_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS2) 8Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS2) 16Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS2) 32Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS2) 64Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS2) 128Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS2) 256Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS2) 512Kbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS2) 1Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS2) 2Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS2) 4Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS2) 8Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS2) 16Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS2) 32Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS2) 64Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS2) 128Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS2) 256Mbytes (Default)  */
#define   HEMC_CR_NCS2_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS2) 512Mbytes  */
#define   HEMC_CR_NCS2_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS2) NOT_USED  */
#define HEMC_CR_NCS2_BANKSIZE_8KB             (HEMC_CR_NCS2_BANKSIZE_8KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 8Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_16KB            (HEMC_CR_NCS2_BANKSIZE_16KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 16Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_32KB            (HEMC_CR_NCS2_BANKSIZE_32KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 32Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_64KB            (HEMC_CR_NCS2_BANKSIZE_64KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 64Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_128KB           (HEMC_CR_NCS2_BANKSIZE_128KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 128Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_256KB           (HEMC_CR_NCS2_BANKSIZE_256KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 256Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_512KB           (HEMC_CR_NCS2_BANKSIZE_512KB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 512Kbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_1MB             (HEMC_CR_NCS2_BANKSIZE_1MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 1Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_2MB             (HEMC_CR_NCS2_BANKSIZE_2MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 2Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_4MB             (HEMC_CR_NCS2_BANKSIZE_4MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 4Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_8MB             (HEMC_CR_NCS2_BANKSIZE_8MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 8Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_16MB            (HEMC_CR_NCS2_BANKSIZE_16MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 16Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_32MB            (HEMC_CR_NCS2_BANKSIZE_32MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 32Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_64MB            (HEMC_CR_NCS2_BANKSIZE_64MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 64Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_128MB           (HEMC_CR_NCS2_BANKSIZE_128MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 128Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_256MB           (HEMC_CR_NCS2_BANKSIZE_256MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS2_BANKSIZE_512MB           (HEMC_CR_NCS2_BANKSIZE_512MB_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) 512Mbytes Position  */
#define HEMC_CR_NCS2_BANKSIZE_NOT_USED        (HEMC_CR_NCS2_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS2_BANKSIZE_Pos) /* (HEMC_CR_NCS2) NOT_USED Position  */
#define HEMC_CR_NCS2_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS2) type of memory used Position */
#define HEMC_CR_NCS2_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS2_TYPE_Pos)             /* (HEMC_CR_NCS2) type of memory used Mask */
#define HEMC_CR_NCS2_TYPE(value)              (HEMC_CR_NCS2_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS2_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS2 register */
#define HEMC_CR_NCS2_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS2) relative base address of NCS area Position */
#define HEMC_CR_NCS2_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS2_ADDBASE_Pos)      /* (HEMC_CR_NCS2) relative base address of NCS area Mask */
#define HEMC_CR_NCS2_ADDBASE(value)           (HEMC_CR_NCS2_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS2_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS2 register */
#define HEMC_CR_NCS2_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS2) ECC Protection Enable Position */
#define HEMC_CR_NCS2_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS2_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS2) ECC Protection Enable Mask */
#define HEMC_CR_NCS2_ECC_ENABLE(value)        (HEMC_CR_NCS2_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS2_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS2 register */
#define HEMC_CR_NCS2_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS2) BCH ECC Enable Position */
#define HEMC_CR_NCS2_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS2_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS2) BCH ECC Enable Mask */
#define HEMC_CR_NCS2_ECC12_ENABLE(value)      (HEMC_CR_NCS2_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS2_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS2 register */
#define HEMC_CR_NCS2_Msk                      _UINT32_(0xC1FFFFFF)                                 /* (HEMC_CR_NCS2) Register Mask  */


/* -------- HEMC_CR_NCS3 : (HEMC Offset: 0x0C) (R/W 32) HEMC Control Register NCS 3 -------- */
#define HEMC_CR_NCS3_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS3) fixed to 0 Position */
#define HEMC_CR_NCS3_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS3_ZERO_Pos)             /* (HEMC_CR_NCS3) fixed to 0 Mask */
#define HEMC_CR_NCS3_ZERO(value)              (HEMC_CR_NCS3_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS3_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS3 register */
#define HEMC_CR_NCS3_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS3) Bank Size Position */
#define HEMC_CR_NCS3_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS3_BANKSIZE_Pos)        /* (HEMC_CR_NCS3) Bank Size Mask */
#define HEMC_CR_NCS3_BANKSIZE(value)          (HEMC_CR_NCS3_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS3_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS3 register */
#define   HEMC_CR_NCS3_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS3) 8Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS3) 16Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS3) 32Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS3) 64Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS3) 128Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS3) 256Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS3) 512Kbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS3) 1Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS3) 2Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS3) 4Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS3) 8Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS3) 16Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS3) 32Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS3) 64Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS3) 128Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS3) 256Mbytes (Default)  */
#define   HEMC_CR_NCS3_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS3) 512Mbytes  */
#define   HEMC_CR_NCS3_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS3) NOT_USED  */
#define HEMC_CR_NCS3_BANKSIZE_8KB             (HEMC_CR_NCS3_BANKSIZE_8KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 8Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_16KB            (HEMC_CR_NCS3_BANKSIZE_16KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 16Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_32KB            (HEMC_CR_NCS3_BANKSIZE_32KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 32Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_64KB            (HEMC_CR_NCS3_BANKSIZE_64KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 64Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_128KB           (HEMC_CR_NCS3_BANKSIZE_128KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 128Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_256KB           (HEMC_CR_NCS3_BANKSIZE_256KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 256Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_512KB           (HEMC_CR_NCS3_BANKSIZE_512KB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 512Kbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_1MB             (HEMC_CR_NCS3_BANKSIZE_1MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 1Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_2MB             (HEMC_CR_NCS3_BANKSIZE_2MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 2Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_4MB             (HEMC_CR_NCS3_BANKSIZE_4MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 4Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_8MB             (HEMC_CR_NCS3_BANKSIZE_8MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 8Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_16MB            (HEMC_CR_NCS3_BANKSIZE_16MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 16Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_32MB            (HEMC_CR_NCS3_BANKSIZE_32MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 32Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_64MB            (HEMC_CR_NCS3_BANKSIZE_64MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 64Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_128MB           (HEMC_CR_NCS3_BANKSIZE_128MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 128Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_256MB           (HEMC_CR_NCS3_BANKSIZE_256MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS3_BANKSIZE_512MB           (HEMC_CR_NCS3_BANKSIZE_512MB_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) 512Mbytes Position  */
#define HEMC_CR_NCS3_BANKSIZE_NOT_USED        (HEMC_CR_NCS3_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS3_BANKSIZE_Pos) /* (HEMC_CR_NCS3) NOT_USED Position  */
#define HEMC_CR_NCS3_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS3) type of memory used Position */
#define HEMC_CR_NCS3_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS3_TYPE_Pos)             /* (HEMC_CR_NCS3) type of memory used Mask */
#define HEMC_CR_NCS3_TYPE(value)              (HEMC_CR_NCS3_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS3_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS3 register */
#define HEMC_CR_NCS3_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS3) relative base address of NCS area Position */
#define HEMC_CR_NCS3_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS3_ADDBASE_Pos)      /* (HEMC_CR_NCS3) relative base address of NCS area Mask */
#define HEMC_CR_NCS3_ADDBASE(value)           (HEMC_CR_NCS3_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS3_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS3 register */
#define HEMC_CR_NCS3_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS3) ECC Protection Enable Position */
#define HEMC_CR_NCS3_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS3_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS3) ECC Protection Enable Mask */
#define HEMC_CR_NCS3_ECC_ENABLE(value)        (HEMC_CR_NCS3_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS3_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS3 register */
#define HEMC_CR_NCS3_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS3) BCH ECC Enable Position */
#define HEMC_CR_NCS3_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS3_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS3) BCH ECC Enable Mask */
#define HEMC_CR_NCS3_ECC12_ENABLE(value)      (HEMC_CR_NCS3_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS3_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS3 register */
#define HEMC_CR_NCS3_Msk                      _UINT32_(0xC1FFFFFF)                                 /* (HEMC_CR_NCS3) Register Mask  */


/* -------- HEMC_CR_NCS4 : (HEMC Offset: 0x10) (R/W 32) HEMC Control Register NCS 4 -------- */
#define HEMC_CR_NCS4_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS4) fixed to 0 Position */
#define HEMC_CR_NCS4_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS4_ZERO_Pos)             /* (HEMC_CR_NCS4) fixed to 0 Mask */
#define HEMC_CR_NCS4_ZERO(value)              (HEMC_CR_NCS4_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS4_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS4 register */
#define HEMC_CR_NCS4_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS4) Bank Size Position */
#define HEMC_CR_NCS4_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS4_BANKSIZE_Pos)        /* (HEMC_CR_NCS4) Bank Size Mask */
#define HEMC_CR_NCS4_BANKSIZE(value)          (HEMC_CR_NCS4_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS4_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS4 register */
#define   HEMC_CR_NCS4_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS4) 8Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS4) 16Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS4) 32Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS4) 64Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS4) 128Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS4) 256Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS4) 512Kbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS4) 1Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS4) 2Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS4) 4Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS4) 8Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS4) 16Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS4) 32Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS4) 64Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS4) 128Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS4) 256Mbytes (Default)  */
#define   HEMC_CR_NCS4_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS4) 512Mbytes  */
#define   HEMC_CR_NCS4_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS4) NOT_USED  */
#define HEMC_CR_NCS4_BANKSIZE_8KB             (HEMC_CR_NCS4_BANKSIZE_8KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 8Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_16KB            (HEMC_CR_NCS4_BANKSIZE_16KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 16Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_32KB            (HEMC_CR_NCS4_BANKSIZE_32KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 32Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_64KB            (HEMC_CR_NCS4_BANKSIZE_64KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 64Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_128KB           (HEMC_CR_NCS4_BANKSIZE_128KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 128Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_256KB           (HEMC_CR_NCS4_BANKSIZE_256KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 256Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_512KB           (HEMC_CR_NCS4_BANKSIZE_512KB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 512Kbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_1MB             (HEMC_CR_NCS4_BANKSIZE_1MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 1Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_2MB             (HEMC_CR_NCS4_BANKSIZE_2MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 2Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_4MB             (HEMC_CR_NCS4_BANKSIZE_4MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 4Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_8MB             (HEMC_CR_NCS4_BANKSIZE_8MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 8Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_16MB            (HEMC_CR_NCS4_BANKSIZE_16MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 16Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_32MB            (HEMC_CR_NCS4_BANKSIZE_32MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 32Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_64MB            (HEMC_CR_NCS4_BANKSIZE_64MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 64Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_128MB           (HEMC_CR_NCS4_BANKSIZE_128MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 128Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_256MB           (HEMC_CR_NCS4_BANKSIZE_256MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS4_BANKSIZE_512MB           (HEMC_CR_NCS4_BANKSIZE_512MB_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) 512Mbytes Position  */
#define HEMC_CR_NCS4_BANKSIZE_NOT_USED        (HEMC_CR_NCS4_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS4_BANKSIZE_Pos) /* (HEMC_CR_NCS4) NOT_USED Position  */
#define HEMC_CR_NCS4_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS4) type of memory used Position */
#define HEMC_CR_NCS4_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS4_TYPE_Pos)             /* (HEMC_CR_NCS4) type of memory used Mask */
#define HEMC_CR_NCS4_TYPE(value)              (HEMC_CR_NCS4_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS4_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS4 register */
#define HEMC_CR_NCS4_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS4) relative base address of NCS area Position */
#define HEMC_CR_NCS4_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS4_ADDBASE_Pos)      /* (HEMC_CR_NCS4) relative base address of NCS area Mask */
#define HEMC_CR_NCS4_ADDBASE(value)           (HEMC_CR_NCS4_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS4_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS4 register */
#define HEMC_CR_NCS4_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS4) ECC Protection Enable Position */
#define HEMC_CR_NCS4_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS4_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS4) ECC Protection Enable Mask */
#define HEMC_CR_NCS4_ECC_ENABLE(value)        (HEMC_CR_NCS4_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS4_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS4 register */
#define HEMC_CR_NCS4_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS4) BCH ECC Enable Position */
#define HEMC_CR_NCS4_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS4_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS4) BCH ECC Enable Mask */
#define HEMC_CR_NCS4_ECC12_ENABLE(value)      (HEMC_CR_NCS4_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS4_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS4 register */
#define HEMC_CR_NCS4_Msk                      _UINT32_(0xC1FFFFFF)                                 /* (HEMC_CR_NCS4) Register Mask  */


/* -------- HEMC_CR_NCS5 : (HEMC Offset: 0x14) (R/W 32) HEMC Control Register NCS 5 -------- */
#define HEMC_CR_NCS5_ZERO_Pos                 _UINT32_(0)                                          /* (HEMC_CR_NCS5) fixed to 0 Position */
#define HEMC_CR_NCS5_ZERO_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS5_ZERO_Pos)             /* (HEMC_CR_NCS5) fixed to 0 Mask */
#define HEMC_CR_NCS5_ZERO(value)              (HEMC_CR_NCS5_ZERO_Msk & (_UINT32_(value) << HEMC_CR_NCS5_ZERO_Pos)) /* Assigment of value for ZERO in the HEMC_CR_NCS5 register */
#define HEMC_CR_NCS5_BANKSIZE_Pos             _UINT32_(1)                                          /* (HEMC_CR_NCS5) Bank Size Position */
#define HEMC_CR_NCS5_BANKSIZE_Msk             (_UINT32_(0x1F) << HEMC_CR_NCS5_BANKSIZE_Pos)        /* (HEMC_CR_NCS5) Bank Size Mask */
#define HEMC_CR_NCS5_BANKSIZE(value)          (HEMC_CR_NCS5_BANKSIZE_Msk & (_UINT32_(value) << HEMC_CR_NCS5_BANKSIZE_Pos)) /* Assigment of value for BANKSIZE in the HEMC_CR_NCS5 register */
#define   HEMC_CR_NCS5_BANKSIZE_8KB_Val       _UINT32_(0x0)                                        /* (HEMC_CR_NCS5) 8Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_16KB_Val      _UINT32_(0x1)                                        /* (HEMC_CR_NCS5) 16Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_32KB_Val      _UINT32_(0x2)                                        /* (HEMC_CR_NCS5) 32Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_64KB_Val      _UINT32_(0x3)                                        /* (HEMC_CR_NCS5) 64Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_128KB_Val     _UINT32_(0x4)                                        /* (HEMC_CR_NCS5) 128Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_256KB_Val     _UINT32_(0x5)                                        /* (HEMC_CR_NCS5) 256Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_512KB_Val     _UINT32_(0x6)                                        /* (HEMC_CR_NCS5) 512Kbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_1MB_Val       _UINT32_(0x7)                                        /* (HEMC_CR_NCS5) 1Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_2MB_Val       _UINT32_(0x8)                                        /* (HEMC_CR_NCS5) 2Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_4MB_Val       _UINT32_(0x9)                                        /* (HEMC_CR_NCS5) 4Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_8MB_Val       _UINT32_(0xA)                                        /* (HEMC_CR_NCS5) 8Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_16MB_Val      _UINT32_(0xB)                                        /* (HEMC_CR_NCS5) 16Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_32MB_Val      _UINT32_(0xC)                                        /* (HEMC_CR_NCS5) 32Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_64MB_Val      _UINT32_(0xD)                                        /* (HEMC_CR_NCS5) 64Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_128MB_Val     _UINT32_(0xE)                                        /* (HEMC_CR_NCS5) 128Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_256MB_Val     _UINT32_(0xF)                                        /* (HEMC_CR_NCS5) 256Mbytes (Default)  */
#define   HEMC_CR_NCS5_BANKSIZE_512MB_Val     _UINT32_(0x10)                                       /* (HEMC_CR_NCS5) 512Mbytes  */
#define   HEMC_CR_NCS5_BANKSIZE_NOT_USED_Val  _UINT32_(0x1F)                                       /* (HEMC_CR_NCS5) NOT_USED  */
#define HEMC_CR_NCS5_BANKSIZE_8KB             (HEMC_CR_NCS5_BANKSIZE_8KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 8Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_16KB            (HEMC_CR_NCS5_BANKSIZE_16KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 16Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_32KB            (HEMC_CR_NCS5_BANKSIZE_32KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 32Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_64KB            (HEMC_CR_NCS5_BANKSIZE_64KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 64Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_128KB           (HEMC_CR_NCS5_BANKSIZE_128KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 128Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_256KB           (HEMC_CR_NCS5_BANKSIZE_256KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 256Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_512KB           (HEMC_CR_NCS5_BANKSIZE_512KB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 512Kbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_1MB             (HEMC_CR_NCS5_BANKSIZE_1MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 1Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_2MB             (HEMC_CR_NCS5_BANKSIZE_2MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 2Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_4MB             (HEMC_CR_NCS5_BANKSIZE_4MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 4Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_8MB             (HEMC_CR_NCS5_BANKSIZE_8MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 8Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_16MB            (HEMC_CR_NCS5_BANKSIZE_16MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 16Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_32MB            (HEMC_CR_NCS5_BANKSIZE_32MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 32Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_64MB            (HEMC_CR_NCS5_BANKSIZE_64MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 64Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_128MB           (HEMC_CR_NCS5_BANKSIZE_128MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 128Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_256MB           (HEMC_CR_NCS5_BANKSIZE_256MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 256Mbytes (Default) Position  */
#define HEMC_CR_NCS5_BANKSIZE_512MB           (HEMC_CR_NCS5_BANKSIZE_512MB_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) 512Mbytes Position  */
#define HEMC_CR_NCS5_BANKSIZE_NOT_USED        (HEMC_CR_NCS5_BANKSIZE_NOT_USED_Val << HEMC_CR_NCS5_BANKSIZE_Pos) /* (HEMC_CR_NCS5) NOT_USED Position  */
#define HEMC_CR_NCS5_TYPE_Pos                 _UINT32_(6)                                          /* (HEMC_CR_NCS5) type of memory used Position */
#define HEMC_CR_NCS5_TYPE_Msk                 (_UINT32_(0x1) << HEMC_CR_NCS5_TYPE_Pos)             /* (HEMC_CR_NCS5) type of memory used Mask */
#define HEMC_CR_NCS5_TYPE(value)              (HEMC_CR_NCS5_TYPE_Msk & (_UINT32_(value) << HEMC_CR_NCS5_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_CR_NCS5 register */
#define HEMC_CR_NCS5_ADDBASE_Pos              _UINT32_(7)                                          /* (HEMC_CR_NCS5) relative base address of NCS area Position */
#define HEMC_CR_NCS5_ADDBASE_Msk              (_UINT32_(0x3FFFF) << HEMC_CR_NCS5_ADDBASE_Pos)      /* (HEMC_CR_NCS5) relative base address of NCS area Mask */
#define HEMC_CR_NCS5_ADDBASE(value)           (HEMC_CR_NCS5_ADDBASE_Msk & (_UINT32_(value) << HEMC_CR_NCS5_ADDBASE_Pos)) /* Assigment of value for ADDBASE in the HEMC_CR_NCS5 register */
#define HEMC_CR_NCS5_ECC_ENABLE_Pos           _UINT32_(30)                                         /* (HEMC_CR_NCS5) ECC Protection Enable Position */
#define HEMC_CR_NCS5_ECC_ENABLE_Msk           (_UINT32_(0x1) << HEMC_CR_NCS5_ECC_ENABLE_Pos)       /* (HEMC_CR_NCS5) ECC Protection Enable Mask */
#define HEMC_CR_NCS5_ECC_ENABLE(value)        (HEMC_CR_NCS5_ECC_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS5_ECC_ENABLE_Pos)) /* Assigment of value for ECC_ENABLE in the HEMC_CR_NCS5 register */
#define HEMC_CR_NCS5_ECC12_ENABLE_Pos         _UINT32_(31)                                         /* (HEMC_CR_NCS5) BCH ECC Enable Position */
#define HEMC_CR_NCS5_ECC12_ENABLE_Msk         (_UINT32_(0x1) << HEMC_CR_NCS5_ECC12_ENABLE_Pos)     /* (HEMC_CR_NCS5) BCH ECC Enable Mask */
#define HEMC_CR_NCS5_ECC12_ENABLE(value)      (HEMC_CR_NCS5_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_CR_NCS5_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_CR_NCS5 register */
#define HEMC_CR_NCS5_Msk                      _UINT32_(0xC1FFFFFF)                                 /* (HEMC_CR_NCS5) Register Mask  */


/* -------- HEMC_CTRL : (HEMC Offset: 0x18) (R/W 32) HEMC Polarity Control register -------- */
#define HEMC_CTRL_POL_Pos                     _UINT32_(0)                                          /* (HEMC_CTRL) External control buffer active polarity Position */
#define HEMC_CTRL_POL_Msk                     (_UINT32_(0x1) << HEMC_CTRL_POL_Pos)                 /* (HEMC_CTRL) External control buffer active polarity Mask */
#define HEMC_CTRL_POL(value)                  (HEMC_CTRL_POL_Msk & (_UINT32_(value) << HEMC_CTRL_POL_Pos)) /* Assigment of value for POL in the HEMC_CTRL register */
#define HEMC_CTRL_Msk                         _UINT32_(0x00000001)                                 /* (HEMC_CTRL) Register Mask  */


/* -------- HEMC_CRP_NCS : (HEMC Offset: 0x20) (R/W 32) HEMC Control Register Protection NCS -------- */
#define HEMC_CRP_NCS_MASTERNUMBER_Pos         _UINT32_(0)                                          /* (HEMC_CRP_NCS) Master Number ID Position */
#define HEMC_CRP_NCS_MASTERNUMBER_Msk         (_UINT32_(0xFFFF) << HEMC_CRP_NCS_MASTERNUMBER_Pos)  /* (HEMC_CRP_NCS) Master Number ID Mask */
#define HEMC_CRP_NCS_MASTERNUMBER(value)      (HEMC_CRP_NCS_MASTERNUMBER_Msk & (_UINT32_(value) << HEMC_CRP_NCS_MASTERNUMBER_Pos)) /* Assigment of value for MASTERNUMBER in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_SUPERUSER_Pos            _UINT32_(16)                                         /* (HEMC_CRP_NCS) User or Superuser access Position */
#define HEMC_CRP_NCS_SUPERUSER_Msk            (_UINT32_(0x1) << HEMC_CRP_NCS_SUPERUSER_Pos)        /* (HEMC_CRP_NCS) User or Superuser access Mask */
#define HEMC_CRP_NCS_SUPERUSER(value)         (HEMC_CRP_NCS_SUPERUSER_Msk & (_UINT32_(value) << HEMC_CRP_NCS_SUPERUSER_Pos)) /* Assigment of value for SUPERUSER in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_WR_Pos                   _UINT32_(17)                                         /* (HEMC_CRP_NCS) Write Access Position */
#define HEMC_CRP_NCS_WR_Msk                   (_UINT32_(0x1) << HEMC_CRP_NCS_WR_Pos)               /* (HEMC_CRP_NCS) Write Access Mask */
#define HEMC_CRP_NCS_WR(value)                (HEMC_CRP_NCS_WR_Msk & (_UINT32_(value) << HEMC_CRP_NCS_WR_Pos)) /* Assigment of value for WR in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_RD_Pos                   _UINT32_(18)                                         /* (HEMC_CRP_NCS) Read Access Position */
#define HEMC_CRP_NCS_RD_Msk                   (_UINT32_(0x1) << HEMC_CRP_NCS_RD_Pos)               /* (HEMC_CRP_NCS) Read Access Mask */
#define HEMC_CRP_NCS_RD(value)                (HEMC_CRP_NCS_RD_Msk & (_UINT32_(value) << HEMC_CRP_NCS_RD_Pos)) /* Assigment of value for RD in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_SPLITBANKSIZE_Pos        _UINT32_(19)                                         /* (HEMC_CRP_NCS) bank size internal separation Position */
#define HEMC_CRP_NCS_SPLITBANKSIZE_Msk        (_UINT32_(0x1F) << HEMC_CRP_NCS_SPLITBANKSIZE_Pos)   /* (HEMC_CRP_NCS) bank size internal separation Mask */
#define HEMC_CRP_NCS_SPLITBANKSIZE(value)     (HEMC_CRP_NCS_SPLITBANKSIZE_Msk & (_UINT32_(value) << HEMC_CRP_NCS_SPLITBANKSIZE_Pos)) /* Assigment of value for SPLITBANKSIZE in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_PROTECTZONE_Pos          _UINT32_(24)                                         /* (HEMC_CRP_NCS) select area protected Position */
#define HEMC_CRP_NCS_PROTECTZONE_Msk          (_UINT32_(0x1) << HEMC_CRP_NCS_PROTECTZONE_Pos)      /* (HEMC_CRP_NCS) select area protected Mask */
#define HEMC_CRP_NCS_PROTECTZONE(value)       (HEMC_CRP_NCS_PROTECTZONE_Msk & (_UINT32_(value) << HEMC_CRP_NCS_PROTECTZONE_Pos)) /* Assigment of value for PROTECTZONE in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_PROTECTON_Pos            _UINT32_(25)                                         /* (HEMC_CRP_NCS) protection activation Position */
#define HEMC_CRP_NCS_PROTECTON_Msk            (_UINT32_(0x1) << HEMC_CRP_NCS_PROTECTON_Pos)        /* (HEMC_CRP_NCS) protection activation Mask */
#define HEMC_CRP_NCS_PROTECTON(value)         (HEMC_CRP_NCS_PROTECTON_Msk & (_UINT32_(value) << HEMC_CRP_NCS_PROTECTON_Pos)) /* Assigment of value for PROTECTON in the HEMC_CRP_NCS register */
#define HEMC_CRP_NCS_Msk                      _UINT32_(0x03FFFFFF)                                 /* (HEMC_CRP_NCS) Register Mask  */


/* -------- HEMC_IER : (HEMC Offset: 0x38) ( /W 32) HEMC Interrupt Enable Register -------- */
#define HEMC_IER_OUTOFRANGE_Pos               _UINT32_(1)                                          /* (HEMC_IER) out of range Position */
#define HEMC_IER_OUTOFRANGE_Msk               (_UINT32_(0x1) << HEMC_IER_OUTOFRANGE_Pos)           /* (HEMC_IER) out of range Mask */
#define HEMC_IER_OUTOFRANGE(value)            (HEMC_IER_OUTOFRANGE_Msk & (_UINT32_(value) << HEMC_IER_OUTOFRANGE_Pos)) /* Assigment of value for OUTOFRANGE in the HEMC_IER register */
#define HEMC_IER_RDERRORACCESS_Pos            _UINT32_(2)                                          /* (HEMC_IER) read access error Position */
#define HEMC_IER_RDERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IER_RDERRORACCESS_Pos)        /* (HEMC_IER) read access error Mask */
#define HEMC_IER_RDERRORACCESS(value)         (HEMC_IER_RDERRORACCESS_Msk & (_UINT32_(value) << HEMC_IER_RDERRORACCESS_Pos)) /* Assigment of value for RDERRORACCESS in the HEMC_IER register */
#define HEMC_IER_WRERRORACCESS_Pos            _UINT32_(3)                                          /* (HEMC_IER) write access error Position */
#define HEMC_IER_WRERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IER_WRERRORACCESS_Pos)        /* (HEMC_IER) write access error Mask */
#define HEMC_IER_WRERRORACCESS(value)         (HEMC_IER_WRERRORACCESS_Msk & (_UINT32_(value) << HEMC_IER_WRERRORACCESS_Pos)) /* Assigment of value for WRERRORACCESS in the HEMC_IER register */
#define HEMC_IER_USERERRORACCESS_Pos          _UINT32_(4)                                          /* (HEMC_IER) user or superuser access error Position */
#define HEMC_IER_USERERRORACCESS_Msk          (_UINT32_(0x1) << HEMC_IER_USERERRORACCESS_Pos)      /* (HEMC_IER) user or superuser access error Mask */
#define HEMC_IER_USERERRORACCESS(value)       (HEMC_IER_USERERRORACCESS_Msk & (_UINT32_(value) << HEMC_IER_USERERRORACCESS_Pos)) /* Assigment of value for USERERRORACCESS in the HEMC_IER register */
#define HEMC_IER_Msk                          _UINT32_(0x0000001E)                                 /* (HEMC_IER) Register Mask  */


/* -------- HEMC_IDR : (HEMC Offset: 0x3C) ( /W 32) HEMC Interrupt Disable Register -------- */
#define HEMC_IDR_OUTOFRANGE_Pos               _UINT32_(1)                                          /* (HEMC_IDR) out of range Position */
#define HEMC_IDR_OUTOFRANGE_Msk               (_UINT32_(0x1) << HEMC_IDR_OUTOFRANGE_Pos)           /* (HEMC_IDR) out of range Mask */
#define HEMC_IDR_OUTOFRANGE(value)            (HEMC_IDR_OUTOFRANGE_Msk & (_UINT32_(value) << HEMC_IDR_OUTOFRANGE_Pos)) /* Assigment of value for OUTOFRANGE in the HEMC_IDR register */
#define HEMC_IDR_RDERRORACCESS_Pos            _UINT32_(2)                                          /* (HEMC_IDR) read access error Position */
#define HEMC_IDR_RDERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IDR_RDERRORACCESS_Pos)        /* (HEMC_IDR) read access error Mask */
#define HEMC_IDR_RDERRORACCESS(value)         (HEMC_IDR_RDERRORACCESS_Msk & (_UINT32_(value) << HEMC_IDR_RDERRORACCESS_Pos)) /* Assigment of value for RDERRORACCESS in the HEMC_IDR register */
#define HEMC_IDR_WRERRORACCESS_Pos            _UINT32_(3)                                          /* (HEMC_IDR) write access error Position */
#define HEMC_IDR_WRERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IDR_WRERRORACCESS_Pos)        /* (HEMC_IDR) write access error Mask */
#define HEMC_IDR_WRERRORACCESS(value)         (HEMC_IDR_WRERRORACCESS_Msk & (_UINT32_(value) << HEMC_IDR_WRERRORACCESS_Pos)) /* Assigment of value for WRERRORACCESS in the HEMC_IDR register */
#define HEMC_IDR_USERERRORACCESS_Pos          _UINT32_(4)                                          /* (HEMC_IDR) user or superuser access error Position */
#define HEMC_IDR_USERERRORACCESS_Msk          (_UINT32_(0x1) << HEMC_IDR_USERERRORACCESS_Pos)      /* (HEMC_IDR) user or superuser access error Mask */
#define HEMC_IDR_USERERRORACCESS(value)       (HEMC_IDR_USERERRORACCESS_Msk & (_UINT32_(value) << HEMC_IDR_USERERRORACCESS_Pos)) /* Assigment of value for USERERRORACCESS in the HEMC_IDR register */
#define HEMC_IDR_Msk                          _UINT32_(0x0000001E)                                 /* (HEMC_IDR) Register Mask  */


/* -------- HEMC_IMR : (HEMC Offset: 0x40) ( R/ 32) HEMC Interrupt Mask Register -------- */
#define HEMC_IMR_OUTOFRANGE_Pos               _UINT32_(1)                                          /* (HEMC_IMR) out of range Position */
#define HEMC_IMR_OUTOFRANGE_Msk               (_UINT32_(0x1) << HEMC_IMR_OUTOFRANGE_Pos)           /* (HEMC_IMR) out of range Mask */
#define HEMC_IMR_OUTOFRANGE(value)            (HEMC_IMR_OUTOFRANGE_Msk & (_UINT32_(value) << HEMC_IMR_OUTOFRANGE_Pos)) /* Assigment of value for OUTOFRANGE in the HEMC_IMR register */
#define HEMC_IMR_RDERRORACCESS_Pos            _UINT32_(2)                                          /* (HEMC_IMR) read access error Position */
#define HEMC_IMR_RDERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IMR_RDERRORACCESS_Pos)        /* (HEMC_IMR) read access error Mask */
#define HEMC_IMR_RDERRORACCESS(value)         (HEMC_IMR_RDERRORACCESS_Msk & (_UINT32_(value) << HEMC_IMR_RDERRORACCESS_Pos)) /* Assigment of value for RDERRORACCESS in the HEMC_IMR register */
#define HEMC_IMR_WRERRORACCESS_Pos            _UINT32_(3)                                          /* (HEMC_IMR) write access error Position */
#define HEMC_IMR_WRERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_IMR_WRERRORACCESS_Pos)        /* (HEMC_IMR) write access error Mask */
#define HEMC_IMR_WRERRORACCESS(value)         (HEMC_IMR_WRERRORACCESS_Msk & (_UINT32_(value) << HEMC_IMR_WRERRORACCESS_Pos)) /* Assigment of value for WRERRORACCESS in the HEMC_IMR register */
#define HEMC_IMR_USERERRORACCESS_Pos          _UINT32_(4)                                          /* (HEMC_IMR) user or superuser access error Position */
#define HEMC_IMR_USERERRORACCESS_Msk          (_UINT32_(0x1) << HEMC_IMR_USERERRORACCESS_Pos)      /* (HEMC_IMR) user or superuser access error Mask */
#define HEMC_IMR_USERERRORACCESS(value)       (HEMC_IMR_USERERRORACCESS_Msk & (_UINT32_(value) << HEMC_IMR_USERERRORACCESS_Pos)) /* Assigment of value for USERERRORACCESS in the HEMC_IMR register */
#define HEMC_IMR_Msk                          _UINT32_(0x0000001E)                                 /* (HEMC_IMR) Register Mask  */


/* -------- HEMC_ISR : (HEMC Offset: 0x44) ( R/ 32) HEMC Interrupt Status Register -------- */
#define HEMC_ISR_OUTOFRANGE_Pos               _UINT32_(1)                                          /* (HEMC_ISR) out of range Position */
#define HEMC_ISR_OUTOFRANGE_Msk               (_UINT32_(0x1) << HEMC_ISR_OUTOFRANGE_Pos)           /* (HEMC_ISR) out of range Mask */
#define HEMC_ISR_OUTOFRANGE(value)            (HEMC_ISR_OUTOFRANGE_Msk & (_UINT32_(value) << HEMC_ISR_OUTOFRANGE_Pos)) /* Assigment of value for OUTOFRANGE in the HEMC_ISR register */
#define HEMC_ISR_RDERRORACCESS_Pos            _UINT32_(2)                                          /* (HEMC_ISR) read access error Position */
#define HEMC_ISR_RDERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_ISR_RDERRORACCESS_Pos)        /* (HEMC_ISR) read access error Mask */
#define HEMC_ISR_RDERRORACCESS(value)         (HEMC_ISR_RDERRORACCESS_Msk & (_UINT32_(value) << HEMC_ISR_RDERRORACCESS_Pos)) /* Assigment of value for RDERRORACCESS in the HEMC_ISR register */
#define HEMC_ISR_WRERRORACCESS_Pos            _UINT32_(3)                                          /* (HEMC_ISR) Write access error Position */
#define HEMC_ISR_WRERRORACCESS_Msk            (_UINT32_(0x1) << HEMC_ISR_WRERRORACCESS_Pos)        /* (HEMC_ISR) Write access error Mask */
#define HEMC_ISR_WRERRORACCESS(value)         (HEMC_ISR_WRERRORACCESS_Msk & (_UINT32_(value) << HEMC_ISR_WRERRORACCESS_Pos)) /* Assigment of value for WRERRORACCESS in the HEMC_ISR register */
#define HEMC_ISR_USERERRORACCESS_Pos          _UINT32_(4)                                          /* (HEMC_ISR) User or SuperUser Error Access Position */
#define HEMC_ISR_USERERRORACCESS_Msk          (_UINT32_(0x1) << HEMC_ISR_USERERRORACCESS_Pos)      /* (HEMC_ISR) User or SuperUser Error Access Mask */
#define HEMC_ISR_USERERRORACCESS(value)       (HEMC_ISR_USERERRORACCESS_Msk & (_UINT32_(value) << HEMC_ISR_USERERRORACCESS_Pos)) /* Assigment of value for USERERRORACCESS in the HEMC_ISR register */
#define HEMC_ISR_Msk                          _UINT32_(0x0000001E)                                 /* (HEMC_ISR) Register Mask  */


/* -------- HEMC_SR : (HEMC Offset: 0x48) ( R/ 32) HEMC Status Register -------- */
#define HEMC_SR_OUTOFRANGE_Pos                _UINT32_(1)                                          /* (HEMC_SR) out of range Position */
#define HEMC_SR_OUTOFRANGE_Msk                (_UINT32_(0x1) << HEMC_SR_OUTOFRANGE_Pos)            /* (HEMC_SR) out of range Mask */
#define HEMC_SR_OUTOFRANGE(value)             (HEMC_SR_OUTOFRANGE_Msk & (_UINT32_(value) << HEMC_SR_OUTOFRANGE_Pos)) /* Assigment of value for OUTOFRANGE in the HEMC_SR register */
#define HEMC_SR_RDERRORACCESS_Pos             _UINT32_(2)                                          /* (HEMC_SR) Read access error Position */
#define HEMC_SR_RDERRORACCESS_Msk             (_UINT32_(0x1) << HEMC_SR_RDERRORACCESS_Pos)         /* (HEMC_SR) Read access error Mask */
#define HEMC_SR_RDERRORACCESS(value)          (HEMC_SR_RDERRORACCESS_Msk & (_UINT32_(value) << HEMC_SR_RDERRORACCESS_Pos)) /* Assigment of value for RDERRORACCESS in the HEMC_SR register */
#define HEMC_SR_WRERRORACCESS_Pos             _UINT32_(3)                                          /* (HEMC_SR) Write access error Position */
#define HEMC_SR_WRERRORACCESS_Msk             (_UINT32_(0x1) << HEMC_SR_WRERRORACCESS_Pos)         /* (HEMC_SR) Write access error Mask */
#define HEMC_SR_WRERRORACCESS(value)          (HEMC_SR_WRERRORACCESS_Msk & (_UINT32_(value) << HEMC_SR_WRERRORACCESS_Pos)) /* Assigment of value for WRERRORACCESS in the HEMC_SR register */
#define HEMC_SR_USERERRORACCESS_Pos           _UINT32_(4)                                          /* (HEMC_SR) User or SuperUser Error Access Position */
#define HEMC_SR_USERERRORACCESS_Msk           (_UINT32_(0x1) << HEMC_SR_USERERRORACCESS_Pos)       /* (HEMC_SR) User or SuperUser Error Access Mask */
#define HEMC_SR_USERERRORACCESS(value)        (HEMC_SR_USERERRORACCESS_Msk & (_UINT32_(value) << HEMC_SR_USERERRORACCESS_Pos)) /* Assigment of value for USERERRORACCESS in the HEMC_SR register */
#define HEMC_SR_Msk                           _UINT32_(0x0000001E)                                 /* (HEMC_SR) Register Mask  */


/* -------- HEMC_HECC_CR0 : (HEMC Offset: 0x100) (R/W 32) HECC Control Register Channel 0 (HSMC) -------- */
#define HEMC_HECC_CR0_ENABLE_Pos              _UINT32_(0)                                          /* (HEMC_HECC_CR0) ECC protection enable Position */
#define HEMC_HECC_CR0_ENABLE_Msk              (_UINT32_(0x1) << HEMC_HECC_CR0_ENABLE_Pos)          /* (HEMC_HECC_CR0) ECC protection enable Mask */
#define HEMC_HECC_CR0_ENABLE(value)           (HEMC_HECC_CR0_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR0_ENABLE_Pos)) /* Assigment of value for ENABLE in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_TEST_MODE_RD_Pos        _UINT32_(1)                                          /* (HEMC_HECC_CR0) test mode of ECC protection - read mode Position */
#define HEMC_HECC_CR0_TEST_MODE_RD_Msk        (_UINT32_(0x1) << HEMC_HECC_CR0_TEST_MODE_RD_Pos)    /* (HEMC_HECC_CR0) test mode of ECC protection - read mode Mask */
#define HEMC_HECC_CR0_TEST_MODE_RD(value)     (HEMC_HECC_CR0_TEST_MODE_RD_Msk & (_UINT32_(value) << HEMC_HECC_CR0_TEST_MODE_RD_Pos)) /* Assigment of value for TEST_MODE_RD in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_TEST_MODE_WR_Pos        _UINT32_(2)                                          /* (HEMC_HECC_CR0) test mode of ECC protection - write mode Position */
#define HEMC_HECC_CR0_TEST_MODE_WR_Msk        (_UINT32_(0x1) << HEMC_HECC_CR0_TEST_MODE_WR_Pos)    /* (HEMC_HECC_CR0) test mode of ECC protection - write mode Mask */
#define HEMC_HECC_CR0_TEST_MODE_WR(value)     (HEMC_HECC_CR0_TEST_MODE_WR_Msk & (_UINT32_(value) << HEMC_HECC_CR0_TEST_MODE_WR_Pos)) /* Assigment of value for TEST_MODE_WR in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_RST_FIX_CPT_Pos         _UINT32_(4)                                          /* (HEMC_HECC_CR0) reset the fixable error counter Position */
#define HEMC_HECC_CR0_RST_FIX_CPT_Msk         (_UINT32_(0x1) << HEMC_HECC_CR0_RST_FIX_CPT_Pos)     /* (HEMC_HECC_CR0) reset the fixable error counter Mask */
#define HEMC_HECC_CR0_RST_FIX_CPT(value)      (HEMC_HECC_CR0_RST_FIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR0_RST_FIX_CPT_Pos)) /* Assigment of value for RST_FIX_CPT in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_RST_NOFIX_CPT_Pos       _UINT32_(5)                                          /* (HEMC_HECC_CR0) reset the un-fixable error counter Position */
#define HEMC_HECC_CR0_RST_NOFIX_CPT_Msk       (_UINT32_(0x1) << HEMC_HECC_CR0_RST_NOFIX_CPT_Pos)   /* (HEMC_HECC_CR0) reset the un-fixable error counter Mask */
#define HEMC_HECC_CR0_RST_NOFIX_CPT(value)    (HEMC_HECC_CR0_RST_NOFIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR0_RST_NOFIX_CPT_Pos)) /* Assigment of value for RST_NOFIX_CPT in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_ECC12_ENABLE_Pos        _UINT32_(6)                                          /* (HEMC_HECC_CR0) BCH ECC enable Position */
#define HEMC_HECC_CR0_ECC12_ENABLE_Msk        (_UINT32_(0x1) << HEMC_HECC_CR0_ECC12_ENABLE_Pos)    /* (HEMC_HECC_CR0) BCH ECC enable Mask */
#define HEMC_HECC_CR0_ECC12_ENABLE(value)     (HEMC_HECC_CR0_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR0_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_HECC_CR0 register */
#define HEMC_HECC_CR0_Msk                     _UINT32_(0x00000077)                                 /* (HEMC_HECC_CR0) Register Mask  */


/* -------- HEMC_HECC_CR1 : (HEMC Offset: 0x104) (R/W 32) HECC Control Register Channel 1 (HSDRAMC) -------- */
#define HEMC_HECC_CR1_ENABLE_Pos              _UINT32_(0)                                          /* (HEMC_HECC_CR1) ECC protection enable Position */
#define HEMC_HECC_CR1_ENABLE_Msk              (_UINT32_(0x1) << HEMC_HECC_CR1_ENABLE_Pos)          /* (HEMC_HECC_CR1) ECC protection enable Mask */
#define HEMC_HECC_CR1_ENABLE(value)           (HEMC_HECC_CR1_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR1_ENABLE_Pos)) /* Assigment of value for ENABLE in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_TEST_MODE_RD_Pos        _UINT32_(1)                                          /* (HEMC_HECC_CR1) test mode of ECC protection - read mode Position */
#define HEMC_HECC_CR1_TEST_MODE_RD_Msk        (_UINT32_(0x1) << HEMC_HECC_CR1_TEST_MODE_RD_Pos)    /* (HEMC_HECC_CR1) test mode of ECC protection - read mode Mask */
#define HEMC_HECC_CR1_TEST_MODE_RD(value)     (HEMC_HECC_CR1_TEST_MODE_RD_Msk & (_UINT32_(value) << HEMC_HECC_CR1_TEST_MODE_RD_Pos)) /* Assigment of value for TEST_MODE_RD in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_TEST_MODE_WR_Pos        _UINT32_(2)                                          /* (HEMC_HECC_CR1) test mode of ECC protection - write mode Position */
#define HEMC_HECC_CR1_TEST_MODE_WR_Msk        (_UINT32_(0x1) << HEMC_HECC_CR1_TEST_MODE_WR_Pos)    /* (HEMC_HECC_CR1) test mode of ECC protection - write mode Mask */
#define HEMC_HECC_CR1_TEST_MODE_WR(value)     (HEMC_HECC_CR1_TEST_MODE_WR_Msk & (_UINT32_(value) << HEMC_HECC_CR1_TEST_MODE_WR_Pos)) /* Assigment of value for TEST_MODE_WR in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_RST_FIX_CPT_Pos         _UINT32_(4)                                          /* (HEMC_HECC_CR1) reset the fixable error counter Position */
#define HEMC_HECC_CR1_RST_FIX_CPT_Msk         (_UINT32_(0x1) << HEMC_HECC_CR1_RST_FIX_CPT_Pos)     /* (HEMC_HECC_CR1) reset the fixable error counter Mask */
#define HEMC_HECC_CR1_RST_FIX_CPT(value)      (HEMC_HECC_CR1_RST_FIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR1_RST_FIX_CPT_Pos)) /* Assigment of value for RST_FIX_CPT in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_RST_NOFIX_CPT_Pos       _UINT32_(5)                                          /* (HEMC_HECC_CR1) reset the un-fixable error counter Position */
#define HEMC_HECC_CR1_RST_NOFIX_CPT_Msk       (_UINT32_(0x1) << HEMC_HECC_CR1_RST_NOFIX_CPT_Pos)   /* (HEMC_HECC_CR1) reset the un-fixable error counter Mask */
#define HEMC_HECC_CR1_RST_NOFIX_CPT(value)    (HEMC_HECC_CR1_RST_NOFIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR1_RST_NOFIX_CPT_Pos)) /* Assigment of value for RST_NOFIX_CPT in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_ECC12_ENABLE_Pos        _UINT32_(6)                                          /* (HEMC_HECC_CR1) BCH ECC enable Position */
#define HEMC_HECC_CR1_ECC12_ENABLE_Msk        (_UINT32_(0x1) << HEMC_HECC_CR1_ECC12_ENABLE_Pos)    /* (HEMC_HECC_CR1) BCH ECC enable Mask */
#define HEMC_HECC_CR1_ECC12_ENABLE(value)     (HEMC_HECC_CR1_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR1_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_HECC_CR1 register */
#define HEMC_HECC_CR1_Msk                     _UINT32_(0x00000077)                                 /* (HEMC_HECC_CR1) Register Mask  */


/* -------- HEMC_HECC_CR2 : (HEMC Offset: 0x108) (R/W 32) HECC Control Register Channel 2 (HSDRAMC) -------- */
#define HEMC_HECC_CR2_ENABLE_Pos              _UINT32_(0)                                          /* (HEMC_HECC_CR2) ECC protection enable Position */
#define HEMC_HECC_CR2_ENABLE_Msk              (_UINT32_(0x1) << HEMC_HECC_CR2_ENABLE_Pos)          /* (HEMC_HECC_CR2) ECC protection enable Mask */
#define HEMC_HECC_CR2_ENABLE(value)           (HEMC_HECC_CR2_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR2_ENABLE_Pos)) /* Assigment of value for ENABLE in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_TEST_MODE_RD_Pos        _UINT32_(1)                                          /* (HEMC_HECC_CR2) test mode of ECC protection - read mode Position */
#define HEMC_HECC_CR2_TEST_MODE_RD_Msk        (_UINT32_(0x1) << HEMC_HECC_CR2_TEST_MODE_RD_Pos)    /* (HEMC_HECC_CR2) test mode of ECC protection - read mode Mask */
#define HEMC_HECC_CR2_TEST_MODE_RD(value)     (HEMC_HECC_CR2_TEST_MODE_RD_Msk & (_UINT32_(value) << HEMC_HECC_CR2_TEST_MODE_RD_Pos)) /* Assigment of value for TEST_MODE_RD in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_TEST_MODE_WR_Pos        _UINT32_(2)                                          /* (HEMC_HECC_CR2) test mode of ECC protection - write mode Position */
#define HEMC_HECC_CR2_TEST_MODE_WR_Msk        (_UINT32_(0x1) << HEMC_HECC_CR2_TEST_MODE_WR_Pos)    /* (HEMC_HECC_CR2) test mode of ECC protection - write mode Mask */
#define HEMC_HECC_CR2_TEST_MODE_WR(value)     (HEMC_HECC_CR2_TEST_MODE_WR_Msk & (_UINT32_(value) << HEMC_HECC_CR2_TEST_MODE_WR_Pos)) /* Assigment of value for TEST_MODE_WR in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_RST_FIX_CPT_Pos         _UINT32_(4)                                          /* (HEMC_HECC_CR2) reset the fixable error counter Position */
#define HEMC_HECC_CR2_RST_FIX_CPT_Msk         (_UINT32_(0x1) << HEMC_HECC_CR2_RST_FIX_CPT_Pos)     /* (HEMC_HECC_CR2) reset the fixable error counter Mask */
#define HEMC_HECC_CR2_RST_FIX_CPT(value)      (HEMC_HECC_CR2_RST_FIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR2_RST_FIX_CPT_Pos)) /* Assigment of value for RST_FIX_CPT in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_RST_NOFIX_CPT_Pos       _UINT32_(5)                                          /* (HEMC_HECC_CR2) reset the un-fixable error counter Position */
#define HEMC_HECC_CR2_RST_NOFIX_CPT_Msk       (_UINT32_(0x1) << HEMC_HECC_CR2_RST_NOFIX_CPT_Pos)   /* (HEMC_HECC_CR2) reset the un-fixable error counter Mask */
#define HEMC_HECC_CR2_RST_NOFIX_CPT(value)    (HEMC_HECC_CR2_RST_NOFIX_CPT_Msk & (_UINT32_(value) << HEMC_HECC_CR2_RST_NOFIX_CPT_Pos)) /* Assigment of value for RST_NOFIX_CPT in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_ECC12_ENABLE_Pos        _UINT32_(6)                                          /* (HEMC_HECC_CR2) BCH ECC enable Position */
#define HEMC_HECC_CR2_ECC12_ENABLE_Msk        (_UINT32_(0x1) << HEMC_HECC_CR2_ECC12_ENABLE_Pos)    /* (HEMC_HECC_CR2) BCH ECC enable Mask */
#define HEMC_HECC_CR2_ECC12_ENABLE(value)     (HEMC_HECC_CR2_ECC12_ENABLE_Msk & (_UINT32_(value) << HEMC_HECC_CR2_ECC12_ENABLE_Pos)) /* Assigment of value for ECC12_ENABLE in the HEMC_HECC_CR2 register */
#define HEMC_HECC_CR2_Msk                     _UINT32_(0x00000077)                                 /* (HEMC_HECC_CR2) Register Mask  */


/* -------- HEMC_HECC_TESTCB0 : (HEMC Offset: 0x140) (R/W 32) HECC Test mode Register Channel 0 (HSMC) -------- */
#define HEMC_HECC_TESTCB0_TCB1_Pos            _UINT32_(0)                                          /* (HEMC_HECC_TESTCB0) test check bit (16 bit) Position */
#define HEMC_HECC_TESTCB0_TCB1_Msk            (_UINT32_(0xFFFF) << HEMC_HECC_TESTCB0_TCB1_Pos)     /* (HEMC_HECC_TESTCB0) test check bit (16 bit) Mask */
#define HEMC_HECC_TESTCB0_TCB1(value)         (HEMC_HECC_TESTCB0_TCB1_Msk & (_UINT32_(value) << HEMC_HECC_TESTCB0_TCB1_Pos)) /* Assigment of value for TCB1 in the HEMC_HECC_TESTCB0 register */
#define HEMC_HECC_TESTCB0_Msk                 _UINT32_(0x0000FFFF)                                 /* (HEMC_HECC_TESTCB0) Register Mask  */


/* -------- HEMC_HECC_TESTCB1 : (HEMC Offset: 0x144) (R/W 32) HECC Test mode Register Channel 1 (HSDRAMC) -------- */
#define HEMC_HECC_TESTCB1_TCB1_Pos            _UINT32_(0)                                          /* (HEMC_HECC_TESTCB1) test check bit (16 bit) Position */
#define HEMC_HECC_TESTCB1_TCB1_Msk            (_UINT32_(0xFFFF) << HEMC_HECC_TESTCB1_TCB1_Pos)     /* (HEMC_HECC_TESTCB1) test check bit (16 bit) Mask */
#define HEMC_HECC_TESTCB1_TCB1(value)         (HEMC_HECC_TESTCB1_TCB1_Msk & (_UINT32_(value) << HEMC_HECC_TESTCB1_TCB1_Pos)) /* Assigment of value for TCB1 in the HEMC_HECC_TESTCB1 register */
#define HEMC_HECC_TESTCB1_Msk                 _UINT32_(0x0000FFFF)                                 /* (HEMC_HECC_TESTCB1) Register Mask  */


/* -------- HEMC_HECC_TESTCB2 : (HEMC Offset: 0x148) (R/W 32) HECC Test mode Register Channel 2 (HSDRAMC) -------- */
#define HEMC_HECC_TESTCB2_TCB1_Pos            _UINT32_(0)                                          /* (HEMC_HECC_TESTCB2) test check bit (16 bit) Position */
#define HEMC_HECC_TESTCB2_TCB1_Msk            (_UINT32_(0xFFFF) << HEMC_HECC_TESTCB2_TCB1_Pos)     /* (HEMC_HECC_TESTCB2) test check bit (16 bit) Mask */
#define HEMC_HECC_TESTCB2_TCB1(value)         (HEMC_HECC_TESTCB2_TCB1_Msk & (_UINT32_(value) << HEMC_HECC_TESTCB2_TCB1_Pos)) /* Assigment of value for TCB1 in the HEMC_HECC_TESTCB2 register */
#define HEMC_HECC_TESTCB2_Msk                 _UINT32_(0x0000FFFF)                                 /* (HEMC_HECC_TESTCB2) Register Mask  */


/* -------- HEMC_HECC_SR : (HEMC Offset: 0x180) ( R/ 32) HECC Status Register -------- */
#define HEMC_HECC_SR_MEM_FIX_Pos              _UINT32_(0)                                          /* (HEMC_HECC_SR) Fixable error status Position */
#define HEMC_HECC_SR_MEM_FIX_Msk              (_UINT32_(0x1) << HEMC_HECC_SR_MEM_FIX_Pos)          /* (HEMC_HECC_SR) Fixable error status Mask */
#define HEMC_HECC_SR_MEM_FIX(value)           (HEMC_HECC_SR_MEM_FIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_MEM_FIX_Pos)) /* Assigment of value for MEM_FIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_CPT_FIX_Pos              _UINT32_(2)                                          /* (HEMC_HECC_SR) 5 bits counter Position */
#define HEMC_HECC_SR_CPT_FIX_Msk              (_UINT32_(0x1F) << HEMC_HECC_SR_CPT_FIX_Pos)         /* (HEMC_HECC_SR) 5 bits counter Mask */
#define HEMC_HECC_SR_CPT_FIX(value)           (HEMC_HECC_SR_CPT_FIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_CPT_FIX_Pos)) /* Assigment of value for CPT_FIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_OVER_FIX_Pos             _UINT32_(7)                                          /* (HEMC_HECC_SR) counter overflow Position */
#define HEMC_HECC_SR_OVER_FIX_Msk             (_UINT32_(0x1) << HEMC_HECC_SR_OVER_FIX_Pos)         /* (HEMC_HECC_SR) counter overflow Mask */
#define HEMC_HECC_SR_OVER_FIX(value)          (HEMC_HECC_SR_OVER_FIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_OVER_FIX_Pos)) /* Assigment of value for OVER_FIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_MEM_NOFIX_Pos            _UINT32_(8)                                          /* (HEMC_HECC_SR) Un-fixable error status Position */
#define HEMC_HECC_SR_MEM_NOFIX_Msk            (_UINT32_(0x1) << HEMC_HECC_SR_MEM_NOFIX_Pos)        /* (HEMC_HECC_SR) Un-fixable error status Mask */
#define HEMC_HECC_SR_MEM_NOFIX(value)         (HEMC_HECC_SR_MEM_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_MEM_NOFIX_Pos)) /* Assigment of value for MEM_NOFIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_CPT_NOFIX_Pos            _UINT32_(10)                                         /* (HEMC_HECC_SR) 5 bits counter Position */
#define HEMC_HECC_SR_CPT_NOFIX_Msk            (_UINT32_(0x1F) << HEMC_HECC_SR_CPT_NOFIX_Pos)       /* (HEMC_HECC_SR) 5 bits counter Mask */
#define HEMC_HECC_SR_CPT_NOFIX(value)         (HEMC_HECC_SR_CPT_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_CPT_NOFIX_Pos)) /* Assigment of value for CPT_NOFIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_OVER_NOFIX_Pos           _UINT32_(15)                                         /* (HEMC_HECC_SR) counter overflow Position */
#define HEMC_HECC_SR_OVER_NOFIX_Msk           (_UINT32_(0x1) << HEMC_HECC_SR_OVER_NOFIX_Pos)       /* (HEMC_HECC_SR) counter overflow Mask */
#define HEMC_HECC_SR_OVER_NOFIX(value)        (HEMC_HECC_SR_OVER_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_SR_OVER_NOFIX_Pos)) /* Assigment of value for OVER_NOFIX in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_HES_Pos                  _UINT32_(24)                                         /* (HEMC_HECC_SR) Hardware Error Size Position */
#define HEMC_HECC_SR_HES_Msk                  (_UINT32_(0x7) << HEMC_HECC_SR_HES_Pos)              /* (HEMC_HECC_SR) Hardware Error Size Mask */
#define HEMC_HECC_SR_HES(value)               (HEMC_HECC_SR_HES_Msk & (_UINT32_(value) << HEMC_HECC_SR_HES_Pos)) /* Assigment of value for HES in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_TYPE_Pos                 _UINT32_(27)                                         /* (HEMC_HECC_SR) write or read access Position */
#define HEMC_HECC_SR_TYPE_Msk                 (_UINT32_(0x1) << HEMC_HECC_SR_TYPE_Pos)             /* (HEMC_HECC_SR) write or read access Mask */
#define HEMC_HECC_SR_TYPE(value)              (HEMC_HECC_SR_TYPE_Msk & (_UINT32_(value) << HEMC_HECC_SR_TYPE_Pos)) /* Assigment of value for TYPE in the HEMC_HECC_SR register */
#define HEMC_HECC_SR_Msk                      _UINT32_(0x0F00FDFD)                                 /* (HEMC_HECC_SR) Register Mask  */


/* -------- HEMC_HECC_IER : (HEMC Offset: 0x184) ( /W 32) HECC Interrupt Enable Register -------- */
#define HEMC_HECC_IER_MEM_FIX_Pos             _UINT32_(0)                                          /* (HEMC_HECC_IER) Fixable error Position */
#define HEMC_HECC_IER_MEM_FIX_Msk             (_UINT32_(0x1) << HEMC_HECC_IER_MEM_FIX_Pos)         /* (HEMC_HECC_IER) Fixable error Mask */
#define HEMC_HECC_IER_MEM_FIX(value)          (HEMC_HECC_IER_MEM_FIX_Msk & (_UINT32_(value) << HEMC_HECC_IER_MEM_FIX_Pos)) /* Assigment of value for MEM_FIX in the HEMC_HECC_IER register */
#define HEMC_HECC_IER_MEM_NOFIX_Pos           _UINT32_(1)                                          /* (HEMC_HECC_IER) Un-fixable error Position */
#define HEMC_HECC_IER_MEM_NOFIX_Msk           (_UINT32_(0x1) << HEMC_HECC_IER_MEM_NOFIX_Pos)       /* (HEMC_HECC_IER) Un-fixable error Mask */
#define HEMC_HECC_IER_MEM_NOFIX(value)        (HEMC_HECC_IER_MEM_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_IER_MEM_NOFIX_Pos)) /* Assigment of value for MEM_NOFIX in the HEMC_HECC_IER register */
#define HEMC_HECC_IER_Msk                     _UINT32_(0x00000003)                                 /* (HEMC_HECC_IER) Register Mask  */


/* -------- HEMC_HECC_IDR : (HEMC Offset: 0x188) ( /W 32) HECC Interrupt Disable Register -------- */
#define HEMC_HECC_IDR_MEM_FIX_Pos             _UINT32_(0)                                          /* (HEMC_HECC_IDR) fixable error Position */
#define HEMC_HECC_IDR_MEM_FIX_Msk             (_UINT32_(0x1) << HEMC_HECC_IDR_MEM_FIX_Pos)         /* (HEMC_HECC_IDR) fixable error Mask */
#define HEMC_HECC_IDR_MEM_FIX(value)          (HEMC_HECC_IDR_MEM_FIX_Msk & (_UINT32_(value) << HEMC_HECC_IDR_MEM_FIX_Pos)) /* Assigment of value for MEM_FIX in the HEMC_HECC_IDR register */
#define HEMC_HECC_IDR_MEM_NOFIX_Pos           _UINT32_(1)                                          /* (HEMC_HECC_IDR) un-fixable error Position */
#define HEMC_HECC_IDR_MEM_NOFIX_Msk           (_UINT32_(0x1) << HEMC_HECC_IDR_MEM_NOFIX_Pos)       /* (HEMC_HECC_IDR) un-fixable error Mask */
#define HEMC_HECC_IDR_MEM_NOFIX(value)        (HEMC_HECC_IDR_MEM_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_IDR_MEM_NOFIX_Pos)) /* Assigment of value for MEM_NOFIX in the HEMC_HECC_IDR register */
#define HEMC_HECC_IDR_Msk                     _UINT32_(0x00000003)                                 /* (HEMC_HECC_IDR) Register Mask  */


/* -------- HEMC_HECC_IMR : (HEMC Offset: 0x18C) ( R/ 32) HECC Interrupt Mask Register -------- */
#define HEMC_HECC_IMR_MEM_FIX_Pos             _UINT32_(0)                                          /* (HEMC_HECC_IMR) fixable error Position */
#define HEMC_HECC_IMR_MEM_FIX_Msk             (_UINT32_(0x1) << HEMC_HECC_IMR_MEM_FIX_Pos)         /* (HEMC_HECC_IMR) fixable error Mask */
#define HEMC_HECC_IMR_MEM_FIX(value)          (HEMC_HECC_IMR_MEM_FIX_Msk & (_UINT32_(value) << HEMC_HECC_IMR_MEM_FIX_Pos)) /* Assigment of value for MEM_FIX in the HEMC_HECC_IMR register */
#define HEMC_HECC_IMR_MEM_NOFIX_Pos           _UINT32_(1)                                          /* (HEMC_HECC_IMR) un-fixable error Position */
#define HEMC_HECC_IMR_MEM_NOFIX_Msk           (_UINT32_(0x1) << HEMC_HECC_IMR_MEM_NOFIX_Pos)       /* (HEMC_HECC_IMR) un-fixable error Mask */
#define HEMC_HECC_IMR_MEM_NOFIX(value)        (HEMC_HECC_IMR_MEM_NOFIX_Msk & (_UINT32_(value) << HEMC_HECC_IMR_MEM_NOFIX_Pos)) /* Assigment of value for MEM_NOFIX in the HEMC_HECC_IMR register */
#define HEMC_HECC_IMR_Msk                     _UINT32_(0x00000003)                                 /* (HEMC_HECC_IMR) Register Mask  */


/* -------- HEMC_HECC_FAILAR : (HEMC Offset: 0x190) ( R/ 32) HECC Fail address register -------- */
#define HEMC_HECC_FAILAR_ADDRESS_Pos          _UINT32_(0)                                          /* (HEMC_HECC_FAILAR) address of the error detected Position */
#define HEMC_HECC_FAILAR_ADDRESS_Msk          (_UINT32_(0xFFFFFFFF) << HEMC_HECC_FAILAR_ADDRESS_Pos) /* (HEMC_HECC_FAILAR) address of the error detected Mask */
#define HEMC_HECC_FAILAR_ADDRESS(value)       (HEMC_HECC_FAILAR_ADDRESS_Msk & (_UINT32_(value) << HEMC_HECC_FAILAR_ADDRESS_Pos)) /* Assigment of value for ADDRESS in the HEMC_HECC_FAILAR register */
#define HEMC_HECC_FAILAR_Msk                  _UINT32_(0xFFFFFFFF)                                 /* (HEMC_HECC_FAILAR) Register Mask  */


/** \brief HEMC register offsets definitions */
#define HEMC_CR_NCS0_REG_OFST          _UINT32_(0x00)      /* (HEMC_CR_NCS0) HEMC Control Register NCS 0 Offset */
#define HEMC_CR_NCS1_REG_OFST          _UINT32_(0x04)      /* (HEMC_CR_NCS1) HEMC Control Register NCS 1 Offset */
#define HEMC_CR_NCS2_REG_OFST          _UINT32_(0x08)      /* (HEMC_CR_NCS2) HEMC Control Register NCS 2 Offset */
#define HEMC_CR_NCS3_REG_OFST          _UINT32_(0x0C)      /* (HEMC_CR_NCS3) HEMC Control Register NCS 3 Offset */
#define HEMC_CR_NCS4_REG_OFST          _UINT32_(0x10)      /* (HEMC_CR_NCS4) HEMC Control Register NCS 4 Offset */
#define HEMC_CR_NCS5_REG_OFST          _UINT32_(0x14)      /* (HEMC_CR_NCS5) HEMC Control Register NCS 5 Offset */
#define HEMC_CTRL_REG_OFST             _UINT32_(0x18)      /* (HEMC_CTRL) HEMC Polarity Control register Offset */
#define HEMC_CRP_NCS_REG_OFST          _UINT32_(0x20)      /* (HEMC_CRP_NCS) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS0_REG_OFST         _UINT32_(0x20)      /* (HEMC_CRP_NCS0) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS1_REG_OFST         _UINT32_(0x24)      /* (HEMC_CRP_NCS1) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS2_REG_OFST         _UINT32_(0x28)      /* (HEMC_CRP_NCS2) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS3_REG_OFST         _UINT32_(0x2C)      /* (HEMC_CRP_NCS3) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS4_REG_OFST         _UINT32_(0x30)      /* (HEMC_CRP_NCS4) HEMC Control Register Protection NCS Offset */
#define HEMC_CRP_NCS5_REG_OFST         _UINT32_(0x34)      /* (HEMC_CRP_NCS5) HEMC Control Register Protection NCS Offset */
#define HEMC_IER_REG_OFST              _UINT32_(0x38)      /* (HEMC_IER) HEMC Interrupt Enable Register Offset */
#define HEMC_IDR_REG_OFST              _UINT32_(0x3C)      /* (HEMC_IDR) HEMC Interrupt Disable Register Offset */
#define HEMC_IMR_REG_OFST              _UINT32_(0x40)      /* (HEMC_IMR) HEMC Interrupt Mask Register Offset */
#define HEMC_ISR_REG_OFST              _UINT32_(0x44)      /* (HEMC_ISR) HEMC Interrupt Status Register Offset */
#define HEMC_SR_REG_OFST               _UINT32_(0x48)      /* (HEMC_SR) HEMC Status Register Offset */
#define HEMC_HECC_CR0_REG_OFST         _UINT32_(0x100)     /* (HEMC_HECC_CR0) HECC Control Register Channel 0 (HSMC) Offset */
#define HEMC_HECC_CR1_REG_OFST         _UINT32_(0x104)     /* (HEMC_HECC_CR1) HECC Control Register Channel 1 (HSDRAMC) Offset */
#define HEMC_HECC_CR2_REG_OFST         _UINT32_(0x108)     /* (HEMC_HECC_CR2) HECC Control Register Channel 2 (HSDRAMC) Offset */
#define HEMC_HECC_TESTCB0_REG_OFST     _UINT32_(0x140)     /* (HEMC_HECC_TESTCB0) HECC Test mode Register Channel 0 (HSMC) Offset */
#define HEMC_HECC_TESTCB1_REG_OFST     _UINT32_(0x144)     /* (HEMC_HECC_TESTCB1) HECC Test mode Register Channel 1 (HSDRAMC) Offset */
#define HEMC_HECC_TESTCB2_REG_OFST     _UINT32_(0x148)     /* (HEMC_HECC_TESTCB2) HECC Test mode Register Channel 2 (HSDRAMC) Offset */
#define HEMC_HECC_SR_REG_OFST          _UINT32_(0x180)     /* (HEMC_HECC_SR) HECC Status Register Offset */
#define HEMC_HECC_IER_REG_OFST         _UINT32_(0x184)     /* (HEMC_HECC_IER) HECC Interrupt Enable Register Offset */
#define HEMC_HECC_IDR_REG_OFST         _UINT32_(0x188)     /* (HEMC_HECC_IDR) HECC Interrupt Disable Register Offset */
#define HEMC_HECC_IMR_REG_OFST         _UINT32_(0x18C)     /* (HEMC_HECC_IMR) HECC Interrupt Mask Register Offset */
#define HEMC_HECC_FAILAR_REG_OFST      _UINT32_(0x190)     /* (HEMC_HECC_FAILAR) HECC Fail address register Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/** \brief HEMC register API structure */
typedef struct
{
  __IO  uint32_t                       HEMC_CR_NCS0;       /**< Offset: 0x00 (R/W  32) HEMC Control Register NCS 0 */
  __IO  uint32_t                       HEMC_CR_NCS1;       /**< Offset: 0x04 (R/W  32) HEMC Control Register NCS 1 */
  __IO  uint32_t                       HEMC_CR_NCS2;       /**< Offset: 0x08 (R/W  32) HEMC Control Register NCS 2 */
  __IO  uint32_t                       HEMC_CR_NCS3;       /**< Offset: 0x0C (R/W  32) HEMC Control Register NCS 3 */
  __IO  uint32_t                       HEMC_CR_NCS4;       /**< Offset: 0x10 (R/W  32) HEMC Control Register NCS 4 */
  __IO  uint32_t                       HEMC_CR_NCS5;       /**< Offset: 0x14 (R/W  32) HEMC Control Register NCS 5 */
  __IO  uint32_t                       HEMC_CTRL;          /**< Offset: 0x18 (R/W  32) HEMC Polarity Control register */
  __I   uint8_t                        Reserved1[0x04];
  __IO  uint32_t                       HEMC_CRP_NCS[6];    /**< Offset: 0x20 (R/W  32) HEMC Control Register Protection NCS */
  __O   uint32_t                       HEMC_IER;           /**< Offset: 0x38 ( /W  32) HEMC Interrupt Enable Register */
  __O   uint32_t                       HEMC_IDR;           /**< Offset: 0x3C ( /W  32) HEMC Interrupt Disable Register */
  __I   uint32_t                       HEMC_IMR;           /**< Offset: 0x40 (R/   32) HEMC Interrupt Mask Register */
  __I   uint32_t                       HEMC_ISR;           /**< Offset: 0x44 (R/   32) HEMC Interrupt Status Register */
  __I   uint32_t                       HEMC_SR;            /**< Offset: 0x48 (R/   32) HEMC Status Register */
  __I   uint8_t                        Reserved2[0xB4];
  __IO  uint32_t                       HEMC_HECC_CR0;      /**< Offset: 0x100 (R/W  32) HECC Control Register Channel 0 (HSMC) */
  __IO  uint32_t                       HEMC_HECC_CR1;      /**< Offset: 0x104 (R/W  32) HECC Control Register Channel 1 (HSDRAMC) */
  __IO  uint32_t                       HEMC_HECC_CR2;      /**< Offset: 0x108 (R/W  32) HECC Control Register Channel 2 (HSDRAMC) */
  __I   uint8_t                        Reserved3[0x34];
  __IO  uint32_t                       HEMC_HECC_TESTCB0;  /**< Offset: 0x140 (R/W  32) HECC Test mode Register Channel 0 (HSMC) */
  __IO  uint32_t                       HEMC_HECC_TESTCB1;  /**< Offset: 0x144 (R/W  32) HECC Test mode Register Channel 1 (HSDRAMC) */
  __IO  uint32_t                       HEMC_HECC_TESTCB2;  /**< Offset: 0x148 (R/W  32) HECC Test mode Register Channel 2 (HSDRAMC) */
  __I   uint8_t                        Reserved4[0x34];
  __I   uint32_t                       HEMC_HECC_SR;       /**< Offset: 0x180 (R/   32) HECC Status Register */
  __O   uint32_t                       HEMC_HECC_IER;      /**< Offset: 0x184 ( /W  32) HECC Interrupt Enable Register */
  __O   uint32_t                       HEMC_HECC_IDR;      /**< Offset: 0x188 ( /W  32) HECC Interrupt Disable Register */
  __I   uint32_t                       HEMC_HECC_IMR;      /**< Offset: 0x18C (R/   32) HECC Interrupt Mask Register */
  __I   uint32_t                       HEMC_HECC_FAILAR;   /**< Offset: 0x190 (R/   32) HECC Fail address register */
} hemc_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _SAMRH71_HEMC_COMPONENT_H_ */
