#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 23 11:58:38 2024
# Process ID: 19212
# Current directory: D:/lab6_2_Tues/lab6_1.runs/impl_1
# Command line: vivado.exe -log mb_intro_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_intro_top.tcl -notrace
# Log file: D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top.vdi
# Journal file: D:/lab6_2_Tues/lab6_1.runs/impl_1\vivado.jou
# Running On: ECEB-3022-01, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 33554 MB
#-----------------------------------------------------------
source mb_intro_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_intro_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_8/mb_block_axi_gpio_1_8.dcp' for cell 'mb_block_i/btn'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_10/mb_block_axi_gpio_1_10.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_11/mb_block_axi_gpio_1_11.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_9/mb_block_axi_gpio_1_9.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_7/mb_block_axi_gpio_1_7.dcp' for cell 'mb_block_i/sw'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_1/mb_block_axi_timer_0_1.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1523.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.480 ; gain = 436.121
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_7/mb_block_axi_gpio_1_7_board.xdc] for cell 'mb_block_i/sw/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_7/mb_block_axi_gpio_1_7_board.xdc] for cell 'mb_block_i/sw/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_7/mb_block_axi_gpio_1_7.xdc] for cell 'mb_block_i/sw/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_7/mb_block_axi_gpio_1_7.xdc] for cell 'mb_block_i/sw/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_8/mb_block_axi_gpio_1_8_board.xdc] for cell 'mb_block_i/btn/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_8/mb_block_axi_gpio_1_8_board.xdc] for cell 'mb_block_i/btn/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_8/mb_block_axi_gpio_1_8.xdc] for cell 'mb_block_i/btn/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_8/mb_block_axi_gpio_1_8.xdc] for cell 'mb_block_i/btn/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_9/mb_block_axi_gpio_1_9_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_9/mb_block_axi_gpio_1_9_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_9/mb_block_axi_gpio_1_9.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_9/mb_block_axi_gpio_1_9.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_10/mb_block_axi_gpio_1_10_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_10/mb_block_axi_gpio_1_10_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_10/mb_block_axi_gpio_1_10.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_10/mb_block_axi_gpio_1_10.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_11/mb_block_axi_gpio_1_11_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_11/mb_block_axi_gpio_1_11_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_11/mb_block_axi_gpio_1_11.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_11/mb_block_axi_gpio_1_11.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_1/mb_block_axi_timer_0_1.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_1/mb_block_axi_timer_0_1.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_n'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_p'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[0]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[1]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[2]'. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/lab6_2_provided/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_1/mb_block_axi_quad_spi_0_1_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_intro_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/lab6_2_Tues/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2096.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

34 Infos, 88 Warnings, 77 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2096.480 ; gain = 1031.172
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.826 . Memory (MB): peak = 2096.480 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148996e3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2096.480 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 196127f54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 233 cells and removed 348 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fc598e17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19de679db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 259 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13a937797

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.706 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13a937797

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cc0fbce8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.755 . Memory (MB): peak = 2431.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             233  |             348  |                                             23  |
|  Constant propagation         |               7  |              37  |                                              2  |
|  Sweep                        |              16  |             259  |                                              6  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2431.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11ebb1bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 2431.879 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 11ebb1bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2566.707 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11ebb1bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2566.707 ; gain = 134.828

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ebb1bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.707 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2566.707 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11ebb1bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 88 Warnings, 77 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.707 ; gain = 470.227
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
Command: report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a65fabb8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2566.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124f27252

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136aa0d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136aa0d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 136aa0d1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cbcd785f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1277eefd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1277eefd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 267867bcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 182 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 79 nets or LUTs. Breaked 0 LUT, combined 79 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2566.707 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             79  |                    79  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             79  |                    79  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 107b01b3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 149783442

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 2 Global Placement | Checksum: 149783442

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1420ce4c3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bbf57a6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14c3a7182

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17ce7164d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f606a5a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 940ed404

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ee5145cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ee5145cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: afd87ca0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.012 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dbb0efdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d9ccd23c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: afd87ca0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.012. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 76e56563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 76e56563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 76e56563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 76e56563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 76e56563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2566.707 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 101fda740

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000
Ending Placer Task | Checksum: ec89a3e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 88 Warnings, 77 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_intro_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_intro_top_utilization_placed.rpt -pb mb_intro_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_intro_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2566.707 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 88 Warnings, 77 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2566.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2566.707 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4c82fcf8 ConstDB: 0 ShapeSum: a006a6ec RouteDB: 0
Post Restoration Checksum: NetGraph: 565c8a96 NumContArr: 39b6937c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 90131e12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2578.195 ; gain = 11.488

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 90131e12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.199 ; gain = 17.492

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 90131e12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.199 ; gain = 17.492
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f9e7ec5a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.098 ; gain = 26.391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.956  | TNS=0.000  | WHS=-0.167 | THS=-89.873|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5044
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5044
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15e76b308

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2614.332 ; gain = 47.625

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15e76b308

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2614.332 ; gain = 47.625
Phase 3 Initial Routing | Checksum: 151531986

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 568
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17afe23dc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 124764dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203
Phase 4 Rip-up And Reroute | Checksum: 124764dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 124764dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124764dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203
Phase 5 Delay and Skew Optimization | Checksum: 124764dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e3cdcee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.816  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10b0385bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203
Phase 6 Post Hold Fix | Checksum: 10b0385bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.74209 %
  Global Horizontal Routing Utilization  = 1.96812 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1018e63dd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1018e63dd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 131d625b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2618.910 ; gain = 52.203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.816  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 131d625b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2618.910 ; gain = 52.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2618.910 ; gain = 52.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 88 Warnings, 77 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2618.910 ; gain = 52.203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2635.086 ; gain = 16.176
INFO: [Common 17-1381] The checkpoint 'D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2635.086 ; gain = 16.176
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
Command: report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/lab6_2_Tues/lab6_1.runs/impl_1/mb_intro_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
Command: report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 89 Warnings, 77 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2640.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mb_intro_top_route_status.rpt -pb mb_intro_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_intro_top_timing_summary_routed.rpt -pb mb_intro_top_timing_summary_routed.pb -rpx mb_intro_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_intro_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_intro_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_intro_top_bus_skew_routed.rpt -pb mb_intro_top_bus_skew_routed.pb -rpx mb_intro_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 12:01:06 2024...
