

================================================================
== Vivado HLS Report for 'hls_video_block'
================================================================
* Date:           Fri Nov 30 10:25:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  782643|  782643|  782644|  782644| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |                 |              |     Latency     |     Interval    | Pipeline|
        |     Instance    |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-----------------+--------------+--------+--------+--------+--------+---------+
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |  782643|  782643|  782643|  782643|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |  780481|  780481|  780481|  780481|   none  |
        |passthrough_U0   |passthrough   |  779041|  779041|  779041|  779041|   none  |
        +-----------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|      30|     120|    -|
|Instance         |        -|      -|     435|    1002|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     465|    1124|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|  264|  458|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|  135|  368|
    |passthrough_U0   |passthrough   |        0|      0|   36|  176|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0|  435| 1002|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+------+-----+---------+
    |input_mat_data_strea_5_U  |        0|  5|  20|     2|    8|       16|
    |input_mat_data_strea_6_U  |        0|  5|  20|     2|    8|       16|
    |input_mat_data_strea_U    |        0|  5|  20|     2|    8|       16|
    |output_mat_data_stre_5_U  |        0|  5|  20|     2|    8|       16|
    |output_mat_data_stre_6_U  |        0|  5|  20|     2|    8|       16|
    |output_mat_data_stre_U    |        0|  5|  20|     2|    8|       16|
    +--------------------------+---------+---+----+------+-----+---------+
    |Total                     |        0| 30| 120|    12|   48|       96|
    +--------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   32|    axis    |  VIDEO_IN_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |  VIDEO_IN_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |  VIDEO_IN_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  VIDEO_IN_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  VIDEO_IN_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   VIDEO_IN_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  VIDEO_IN_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    | VIDEO_OUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    | VIDEO_OUT_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    | VIDEO_OUT_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | VIDEO_OUT_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | VIDEO_OUT_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  VIDEO_OUT_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | VIDEO_OUT_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |   hls_video_block  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |   hls_video_block  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   hls_video_block  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   hls_video_block  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   hls_video_block  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   hls_video_block  | return value |
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_mat_data_strea = alloca i8, align 1" [hls_video_block.cpp:15]   --->   Operation 9 'alloca' 'input_mat_data_strea' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_mat_data_strea_5 = alloca i8, align 1" [hls_video_block.cpp:15]   --->   Operation 10 'alloca' 'input_mat_data_strea_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_mat_data_strea_6 = alloca i8, align 1" [hls_video_block.cpp:15]   --->   Operation 11 'alloca' 'input_mat_data_strea_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_mat_data_stre = alloca i8, align 1" [hls_video_block.cpp:16]   --->   Operation 12 'alloca' 'output_mat_data_stre' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_mat_data_stre_5 = alloca i8, align 1" [hls_video_block.cpp:16]   --->   Operation 13 'alloca' 'output_mat_data_stre_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_mat_data_stre_6 = alloca i8, align 1" [hls_video_block.cpp:16]   --->   Operation 14 'alloca' 'output_mat_data_stre_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %VIDEO_IN_V_data_V, i4* %VIDEO_IN_V_keep_V, i4* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i8* %input_mat_data_strea, i8* %input_mat_data_strea_5, i8* %input_mat_data_strea_6)" [hls_video_block.cpp:21]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %VIDEO_IN_V_data_V, i4* %VIDEO_IN_V_keep_V, i4* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i8* %input_mat_data_strea, i8* %input_mat_data_strea_5, i8* %input_mat_data_strea_6)" [hls_video_block.cpp:21]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @passthrough(i8* %input_mat_data_strea, i8* %input_mat_data_strea_5, i8* %input_mat_data_strea_6, i8* %output_mat_data_stre, i8* %output_mat_data_stre_5, i8* %output_mat_data_stre_6)" [hls_video_block.cpp:24]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @passthrough(i8* %input_mat_data_strea, i8* %input_mat_data_strea_5, i8* %input_mat_data_strea_6, i8* %output_mat_data_stre, i8* %output_mat_data_stre_5, i8* %output_mat_data_stre_6)" [hls_video_block.cpp:24]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %output_mat_data_stre, i8* %output_mat_data_stre_5, i8* %output_mat_data_stre_6, i32* %VIDEO_OUT_V_data_V, i4* %VIDEO_OUT_V_keep_V, i4* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block.cpp:27]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %output_mat_data_stre, i8* %output_mat_data_stre_5, i8* %output_mat_data_stre_6, i32* %VIDEO_OUT_V_data_V, i4* %VIDEO_OUT_V_keep_V, i4* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block.cpp:27]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str4) nounwind" [hls_video_block.cpp:18]   --->   Operation 21 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %VIDEO_IN_V_data_V), !map !122"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %VIDEO_IN_V_keep_V), !map !126"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %VIDEO_IN_V_strb_V), !map !130"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_user_V), !map !134"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_last_V), !map !138"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_id_V), !map !142"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_dest_V), !map !146"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %VIDEO_OUT_V_data_V), !map !150"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %VIDEO_OUT_V_keep_V), !map !154"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %VIDEO_OUT_V_strb_V), !map !158"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !162"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !166"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !170"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !174"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @hls_video_block_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st_2, i32 1, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 2, i32 2, i8* %input_mat_data_strea, i8* %input_mat_data_strea)"   --->   Operation 37 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str41, [1 x i8]* @p_str42, [1 x i8]* @p_str43, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str45)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st_1, i32 1, [1 x i8]* @p_str46, [1 x i8]* @p_str46, i32 2, i32 2, i8* %input_mat_data_strea_5, i8* %input_mat_data_strea_5)"   --->   Operation 39 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str48, [1 x i8]* @p_str49, [1 x i8]* @p_str50, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str51, [1 x i8]* @p_str52)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @input_mat_OC_data_st, i32 1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, i32 2, i32 2, i8* %input_mat_data_strea_6, i8* %input_mat_data_strea_6)"   --->   Operation 41 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str54, i32 0, i32 0, [1 x i8]* @p_str55, [1 x i8]* @p_str56, [1 x i8]* @p_str57, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str58, [1 x i8]* @p_str59)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s_2, i32 1, [1 x i8]* @p_str60, [1 x i8]* @p_str60, i32 2, i32 2, i8* %output_mat_data_stre, i8* %output_mat_data_stre)"   --->   Operation 43 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str61, i32 0, i32 0, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str65, [1 x i8]* @p_str66)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s_1, i32 1, [1 x i8]* @p_str67, [1 x i8]* @p_str67, i32 2, i32 2, i8* %output_mat_data_stre_5, i8* %output_mat_data_stre_5)"   --->   Operation 45 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @output_mat_OC_data_s, i32 1, [1 x i8]* @p_str74, [1 x i8]* @p_str74, i32 2, i32 2, i8* %output_mat_data_stre_6, i8* %output_mat_data_stre_6)"   --->   Operation 47 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %VIDEO_IN_V_data_V, i4* %VIDEO_IN_V_keep_V, i4* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [hls_video_block.cpp:12]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %VIDEO_OUT_V_data_V, i4* %VIDEO_OUT_V_keep_V, i4* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [10 x i8]* @p_str5, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [hls_video_block.cpp:13]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [hls_video_block.cpp:29]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ VIDEO_IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_mat_data_strea   (alloca              ) [ 001111111]
input_mat_data_strea_5 (alloca              ) [ 001111111]
input_mat_data_strea_6 (alloca              ) [ 001111111]
output_mat_data_stre   (alloca              ) [ 001111111]
output_mat_data_stre_5 (alloca              ) [ 001111111]
output_mat_data_stre_6 (alloca              ) [ 001111111]
StgValue_16            (call                ) [ 000000000]
StgValue_18            (call                ) [ 000000000]
StgValue_20            (call                ) [ 000000000]
StgValue_21            (specdataflowpipeline) [ 000000000]
StgValue_22            (specbitsmap         ) [ 000000000]
StgValue_23            (specbitsmap         ) [ 000000000]
StgValue_24            (specbitsmap         ) [ 000000000]
StgValue_25            (specbitsmap         ) [ 000000000]
StgValue_26            (specbitsmap         ) [ 000000000]
StgValue_27            (specbitsmap         ) [ 000000000]
StgValue_28            (specbitsmap         ) [ 000000000]
StgValue_29            (specbitsmap         ) [ 000000000]
StgValue_30            (specbitsmap         ) [ 000000000]
StgValue_31            (specbitsmap         ) [ 000000000]
StgValue_32            (specbitsmap         ) [ 000000000]
StgValue_33            (specbitsmap         ) [ 000000000]
StgValue_34            (specbitsmap         ) [ 000000000]
StgValue_35            (specbitsmap         ) [ 000000000]
StgValue_36            (spectopmodule       ) [ 000000000]
empty                  (specchannel         ) [ 000000000]
StgValue_38            (specinterface       ) [ 000000000]
empty_8                (specchannel         ) [ 000000000]
StgValue_40            (specinterface       ) [ 000000000]
empty_9                (specchannel         ) [ 000000000]
StgValue_42            (specinterface       ) [ 000000000]
empty_10               (specchannel         ) [ 000000000]
StgValue_44            (specinterface       ) [ 000000000]
empty_11               (specchannel         ) [ 000000000]
StgValue_46            (specinterface       ) [ 000000000]
empty_12               (specchannel         ) [ 000000000]
StgValue_48            (specinterface       ) [ 000000000]
StgValue_49            (specinterface       ) [ 000000000]
StgValue_50            (specinterface       ) [ 000000000]
StgValue_51            (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VIDEO_IN_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VIDEO_IN_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VIDEO_IN_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VIDEO_IN_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="VIDEO_IN_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="VIDEO_IN_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="VIDEO_IN_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="VIDEO_OUT_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="VIDEO_OUT_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="VIDEO_OUT_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="VIDEO_OUT_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VIDEO_OUT_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="VIDEO_OUT_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VIDEO_OUT_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthrough"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_video_block_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_OC_data_st"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_OC_data_s"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="input_mat_data_strea_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_mat_data_strea_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_mat_data_strea_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_mat_data_strea_6/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_mat_data_stre_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_mat_data_stre_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre_5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_mat_data_stre_6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_mat_data_stre_6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_AXIvideo2Mat_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="8" slack="1"/>
<pin id="200" dir="0" index="9" bw="8" slack="1"/>
<pin id="201" dir="0" index="10" bw="8" slack="1"/>
<pin id="202" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_15/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_Mat2AXIvideo_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="5"/>
<pin id="214" dir="0" index="2" bw="8" slack="5"/>
<pin id="215" dir="0" index="3" bw="8" slack="5"/>
<pin id="216" dir="0" index="4" bw="32" slack="0"/>
<pin id="217" dir="0" index="5" bw="4" slack="0"/>
<pin id="218" dir="0" index="6" bw="4" slack="0"/>
<pin id="219" dir="0" index="7" bw="1" slack="0"/>
<pin id="220" dir="0" index="8" bw="1" slack="0"/>
<pin id="221" dir="0" index="9" bw="1" slack="0"/>
<pin id="222" dir="0" index="10" bw="1" slack="0"/>
<pin id="223" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_passthrough_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="3"/>
<pin id="235" dir="0" index="2" bw="8" slack="3"/>
<pin id="236" dir="0" index="3" bw="8" slack="3"/>
<pin id="237" dir="0" index="4" bw="8" slack="3"/>
<pin id="238" dir="0" index="5" bw="8" slack="3"/>
<pin id="239" dir="0" index="6" bw="8" slack="3"/>
<pin id="240" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="input_mat_data_strea_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea "/>
</bind>
</comp>

<comp id="248" class="1005" name="input_mat_data_strea_5_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea_5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="input_mat_data_strea_6_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_data_strea_6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="output_mat_data_stre_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="output_mat_data_stre "/>
</bind>
</comp>

<comp id="266" class="1005" name="output_mat_data_stre_5_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="3"/>
<pin id="268" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="output_mat_data_stre_5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="output_mat_data_stre_6_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="3"/>
<pin id="274" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="output_mat_data_stre_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="211" pin=6"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="211" pin=7"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="211" pin=8"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="211" pin=9"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="211" pin=10"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="166" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="251"><net_src comp="170" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="257"><net_src comp="174" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="263"><net_src comp="178" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="269"><net_src comp="182" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="232" pin=5"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="275"><net_src comp="186" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="232" pin=6"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="211" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VIDEO_OUT_V_data_V | {6 7 }
	Port: VIDEO_OUT_V_keep_V | {6 7 }
	Port: VIDEO_OUT_V_strb_V | {6 7 }
	Port: VIDEO_OUT_V_user_V | {6 7 }
	Port: VIDEO_OUT_V_last_V | {6 7 }
	Port: VIDEO_OUT_V_id_V | {6 7 }
	Port: VIDEO_OUT_V_dest_V | {6 7 }
 - Input state : 
	Port: hls_video_block : VIDEO_IN_V_data_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_keep_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_strb_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_user_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_last_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_id_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          | grp_AXIvideo2Mat_fu_190 |  0.656  |   246   |    72   |
|   call   | grp_Mat2AXIvideo_fu_211 |  1.312  |    79   |    92   |
|          |  grp_passthrough_fu_232 |    0    |    42   |    61   |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  1.968  |   367   |   225   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|input_mat_data_strea_5_reg_248|    8   |
|input_mat_data_strea_6_reg_254|    8   |
| input_mat_data_strea_reg_242 |    8   |
|output_mat_data_stre_5_reg_266|    8   |
|output_mat_data_stre_6_reg_272|    8   |
| output_mat_data_stre_reg_260 |    8   |
+------------------------------+--------+
|             Total            |   48   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   367  |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   415  |   225  |
+-----------+--------+--------+--------+
