
*** Running vivado
    with args -log system_axi_intc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_intc_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_axi_intc_0_0.tcl -notrace
INFO: Dispatch client connection id - 34539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_intc_0_0
Command: synth_design -top system_axi_intc_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13245
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.645 ; gain = 228.797 ; free physical = 6152 ; free virtual = 30223
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.146; parent = 1519.199; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3400.699; parent = 2442.617; children = 958.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 32 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111101 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111111 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
WARNING: [Synth 8-7129] Port A[1] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[3] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[4] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[5] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[1] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[6] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[8] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[9] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_clk in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port processor_rst in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_ack[1] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_ack[0] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[31] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[30] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[29] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[28] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[27] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[26] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[25] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[24] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[23] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[22] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[21] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[20] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[19] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[9] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[8] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[7] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[6] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[5] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[4] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[3] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[2] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[1] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[0] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_in in module axi_intc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2528.582 ; gain = 318.734 ; free physical = 6299 ; free virtual = 30377
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.146; parent = 1519.199; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3486.668; parent = 2528.586; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2546.395 ; gain = 336.547 ; free physical = 6232 ; free virtual = 30311
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.146; parent = 1519.199; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.480; parent = 2546.398; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.395 ; gain = 336.547 ; free physical = 6212 ; free virtual = 30291
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.146; parent = 1519.199; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.480; parent = 2546.398; children = 958.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.395 ; gain = 0.000 ; free physical = 6196 ; free virtual = 30275
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.117 ; gain = 0.000 ; free physical = 6041 ; free virtual = 30133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.117 ; gain = 0.000 ; free physical = 6032 ; free virtual = 30123
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.117 ; gain = 445.270 ; free physical = 6077 ; free virtual = 30182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.417; parent = 1527.619; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.203; parent = 2655.121; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.117 ; gain = 445.270 ; free physical = 6075 ; free virtual = 30180
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.417; parent = 1527.619; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.203; parent = 2655.121; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2655.117 ; gain = 445.270 ; free physical = 6069 ; free virtual = 30174
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.417; parent = 1527.619; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.203; parent = 2655.121; children = 958.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2655.117 ; gain = 445.270 ; free physical = 5961 ; free virtual = 30069
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.417; parent = 1527.619; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.203; parent = 2655.121; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 261   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 31    
	   3 Input    6 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port processor_clk in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port processor_rst in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port processor_ack[1] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port processor_ack[0] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_in in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[31] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[30] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[29] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[28] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[27] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[26] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[25] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[24] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[23] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[22] in module axi_intc is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt_address_in[21] in module axi_intc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2655.117 ; gain = 445.270 ; free physical = 5101 ; free virtual = 29225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.417; parent = 1527.619; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.203; parent = 2655.121; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3064.477 ; gain = 854.629 ; free physical = 1068 ; free virtual = 25245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2199.664; parent = 2068.949; children = 130.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4022.562; parent = 3064.480; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 1245 ; free virtual = 25422
Synthesis current peak Physical Memory [PSS] (MB): peak = 2226.510; parent = 2091.649; children = 134.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 1102 ; free virtual = 25279
Synthesis current peak Physical Memory [PSS] (MB): peak = 2227.131; parent = 2092.288; children = 134.860
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 2936 ; free virtual = 27099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.118; parent = 2095.236; children = 137.882
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 2921 ; free virtual = 27085
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.174; parent = 2095.262; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 2879 ; free virtual = 27043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.263; parent = 2095.352; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 2861 ; free virtual = 27025
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.275; parent = 2095.365; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 2924 ; free virtual = 27090
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.275; parent = 2095.365; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 3022 ; free virtual = 27190
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.290; parent = 2095.383; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    79|
|3     |LUT3 |    84|
|4     |LUT4 |    29|
|5     |LUT5 |   119|
|6     |LUT6 |   138|
|7     |FDRE |   409|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3144.539 ; gain = 934.691 ; free physical = 3046 ; free virtual = 27214
Synthesis current peak Physical Memory [PSS] (MB): peak = 2233.290; parent = 2095.383; children = 137.912
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.625; parent = 3144.543; children = 958.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3144.539 ; gain = 825.969 ; free physical = 3081 ; free virtual = 27249
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3144.547 ; gain = 934.691 ; free physical = 3088 ; free virtual = 27254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.547 ; gain = 0.000 ; free physical = 3152 ; free virtual = 27318
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.547 ; gain = 0.000 ; free physical = 3011 ; free virtual = 27178
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e82b6bad
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3144.547 ; gain = 1806.434 ; free physical = 3183 ; free virtual = 27350
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_axi_intc_0_0_synth_1/system_axi_intc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_intc_0_0, cache-ID = 5419fd5eec0a63f7
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/system_axi_intc_0_0_synth_1/system_axi_intc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_intc_0_0_utilization_synth.rpt -pb system_axi_intc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 19:07:09 2024...
