Warning (10268): Verilog HDL information at project.v(1636): always construct contains both blocking and non-blocking assignments File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1636
Warning (10268): Verilog HDL information at project.v(1795): always construct contains both blocking and non-blocking assignments File: C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v Line: 1795
