

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 18:58:17 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  104|  104|  104|  104|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Vert    |   51|   51|        17|          -|          -|     3|    no    |
        | + Col_Vert   |   15|   15|         5|          -|          -|     3|    no    |
        |- Row_Horiz   |   51|   51|        17|          -|          -|     3|    no    |
        | + Col_Horiz  |   15|   15|         5|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   3881|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     30|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     701|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     701|   4039|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |getConvolutionResbkb_U1  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U2  |getConvolutionResbkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  30|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |tmp_3_i_fu_377_p2       |     *    |      3|  0|   20|          32|          32|
    |tmp_8_i1_fu_620_p2      |     *    |      3|  0|   20|          32|          32|
    |ap_return               |     +    |      0|  0|   39|          32|          32|
    |col_1_fu_429_p2         |     +    |      0|  0|   10|           2|           1|
    |col_fu_186_p2           |     +    |      0|  0|   10|           2|           1|
    |row_1_fu_397_p2         |     +    |      0|  0|   10|           2|           1|
    |row_fu_155_p2           |     +    |      0|  0|   10|           2|           1|
    |summation_1_fu_624_p2   |     +    |      0|  0|   39|          32|          32|
    |summation_fu_381_p2     |     +    |      0|  0|   39|          32|          32|
    |tmp_10_fu_247_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_19_fu_289_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_20_fu_293_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_21_fu_298_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_25_fu_325_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_34_fu_454_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_35_fu_458_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_36_fu_463_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_40_fu_490_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_49_fu_532_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_4_fu_211_p2         |     -    |      0|  0|   15|           7|           7|
    |tmp_50_fu_536_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_51_fu_541_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_55_fu_568_p2        |     -    |      0|  0|   15|           7|           7|
    |tmp_5_fu_215_p2         |     -    |      0|  0|   15|           7|           7|
    |tmp_6_fu_220_p2         |     -    |      0|  0|   15|           7|           7|
    |tmp_15_fu_350_p2        |    and   |      0|  0|  103|          96|          96|
    |tmp_30_fu_368_p2        |    and   |      0|  0|  103|          96|          96|
    |tmp_45_fu_593_p2        |    and   |      0|  0|  103|          96|          96|
    |tmp_60_fu_611_p2        |    and   |      0|  0|  103|          96|          96|
    |exitcond1_i4_fu_391_p2  |   icmp   |      0|  0|    8|           2|           2|
    |exitcond1_i_fu_149_p2   |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_i8_fu_423_p2   |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_i_fu_180_p2    |   icmp   |      0|  0|    8|           2|           2|
    |tmp_17_fu_275_p2        |   icmp   |      0|  0|   11|           7|           7|
    |tmp_2_fu_197_p2         |   icmp   |      0|  0|   11|           7|           7|
    |tmp_32_fu_440_p2        |   icmp   |      0|  0|   11|           7|           7|
    |tmp_47_fu_518_p2        |   icmp   |      0|  0|   11|           7|           7|
    |tmp_13_fu_257_p2        |   lshr   |      0|  0|  311|          96|          96|
    |tmp_14_fu_344_p2        |   lshr   |      0|  0|  311|           2|          96|
    |tmp_28_fu_335_p2        |   lshr   |      0|  0|  311|          96|          96|
    |tmp_29_fu_362_p2        |   lshr   |      0|  0|  311|           2|          96|
    |tmp_43_fu_500_p2        |   lshr   |      0|  0|  311|          96|          96|
    |tmp_44_fu_587_p2        |   lshr   |      0|  0|  311|           2|          96|
    |tmp_58_fu_578_p2        |   lshr   |      0|  0|  311|          96|          96|
    |tmp_59_fu_605_p2        |   lshr   |      0|  0|  311|           2|          96|
    |tmp_13_i_fu_411_p2      |    or    |      0|  0|   14|           7|           5|
    |tmp_6_i_fu_169_p2       |    or    |      0|  0|   14|           7|           5|
    |tmp_22_fu_302_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_23_fu_310_p3        |  select  |      0|  0|   96|           1|          96|
    |tmp_24_fu_318_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_37_fu_467_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_38_fu_475_p3        |  select  |      0|  0|   96|           1|          96|
    |tmp_39_fu_483_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_52_fu_545_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_53_fu_553_p3        |  select  |      0|  0|   96|           1|          96|
    |tmp_54_fu_561_p3        |  select  |      0|  0|    7|           1|           7|
    |tmp_7_fu_224_p3         |  select  |      0|  0|    7|           1|           7|
    |tmp_8_fu_232_p3         |  select  |      0|  0|   96|           1|          96|
    |tmp_9_fu_240_p3         |  select  |      0|  0|    7|           1|           7|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      6|  0| 3881|        1118|        1914|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         14|    1|         14|
    |array_r_address0            |  15|          3|    2|          6|
    |col_i7_reg_126              |   9|          2|    2|          4|
    |col_i_reg_103               |   9|          2|    2|          4|
    |horizontalResult_ass_fu_68  |   9|          2|   32|         64|
    |row_i2_reg_115              |   9|          2|    2|          4|
    |row_i_reg_92                |   9|          2|    2|          4|
    |verticalResult_assig_fu_64  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 128|         29|   75|        164|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |col_1_reg_763               |   2|   0|    2|          0|
    |col_i7_reg_126              |   2|   0|    2|          0|
    |col_i_reg_103               |   2|   0|    2|          0|
    |col_reg_683                 |   2|   0|    2|          0|
    |horizontalResult_ass_fu_68  |  32|   0|   32|          0|
    |row_1_reg_731               |   2|   0|    2|          0|
    |row_i2_reg_115              |   2|   0|    2|          0|
    |row_i_reg_92                |   2|   0|    2|          0|
    |row_reg_644                 |   2|   0|    2|          0|
    |tmp_10_reg_693              |   6|   0|    7|          1|
    |tmp_12_i_reg_736            |   2|   0|    7|          5|
    |tmp_13_i_reg_750            |   2|   0|    7|          5|
    |tmp_13_reg_698              |  96|   0|   96|          0|
    |tmp_16_reg_713              |  32|   0|   32|          0|
    |tmp_25_reg_703              |   6|   0|    7|          1|
    |tmp_28_reg_708              |  96|   0|   96|          0|
    |tmp_31_reg_718              |  32|   0|   32|          0|
    |tmp_3_i_reg_723             |  32|   0|   32|          0|
    |tmp_40_reg_773              |   6|   0|    7|          1|
    |tmp_43_reg_778              |  96|   0|   96|          0|
    |tmp_46_reg_793              |  32|   0|   32|          0|
    |tmp_55_reg_783              |   6|   0|    7|          1|
    |tmp_58_reg_788              |  96|   0|   96|          0|
    |tmp_5_i_reg_649             |   2|   0|    7|          5|
    |tmp_61_reg_798              |  32|   0|   32|          0|
    |tmp_6_i_reg_663             |   2|   0|    7|          5|
    |tmp_8_i1_reg_803            |  32|   0|   32|          0|
    |verticalResult_assig_fu_64  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 701|   0|  725|         24|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    2|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   96|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
	8  / (exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond1_i4)
9 --> 
	10  / (!exitcond_i8)
	8  / (exitcond_i8)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%verticalResult_assig = alloca i32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i96]* %array_r), !map !26"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !43"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i32 0, i32* %verticalResult_assig"
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]

 <State 2> : 1.77ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%row_i = phi i2 [ 0, %0 ], [ %row, %5 ]"
ST_2 : Operation 21 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %row_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 23 [1/1] (1.56ns)   --->   "%row = add i2 %row_i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %getVerticalResult.exit.preheader, label %2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5_i = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %row_i, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6_i = or i7 %tmp_5_i, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%horizontalResult_ass = alloca i32"
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "store i32 0, i32* %horizontalResult_ass"
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]

 <State 3> : 2.32ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%col_i = phi i2 [ 0, %2 ], [ %col, %4 ]"
ST_3 : Operation 34 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 36 [1/1] (1.56ns)   --->   "%col = add i2 %col_i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i2 %col_i to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_2_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:26]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]

 <State 4> : 7.04ns
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_4 : Operation 44 [1/1] (1.48ns)   --->   "%tmp_2 = icmp ugt i7 %tmp_5_i, %tmp_6_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_3 = call i96 @llvm.part.select.i96(i96 %array_load, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 46 [1/1] (1.87ns)   --->   "%tmp_4 = sub i7 %tmp_5_i, %tmp_6_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.87ns)   --->   "%tmp_5 = sub i7 -33, %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.87ns)   --->   "%tmp_6 = sub i7 %tmp_6_i, %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_7 = select i1 %tmp_2, i7 %tmp_4, i7 %tmp_6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = select i1 %tmp_2, i96 %tmp_3, i96 %array_load" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_9 = select i1 %tmp_2, i7 %tmp_5, i7 %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_10 = sub i7 -33, %tmp_7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = zext i7 %tmp_9 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 54 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_13 = lshr i96 %tmp_8, %tmp_11" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.77ns)   --->   "%tmp = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 18446744082299486209, i96 0, i96 -4294967297, i2 %col_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.48ns)   --->   "%tmp_17 = icmp ugt i7 %tmp_5_i, %tmp_6_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_18 = call i96 @llvm.part.select.i96(i96 %tmp, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 58 [1/1] (1.87ns)   --->   "%tmp_19 = sub i7 %tmp_5_i, %tmp_6_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.87ns)   --->   "%tmp_20 = sub i7 -33, %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.87ns)   --->   "%tmp_21 = sub i7 %tmp_6_i, %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_22 = select i1 %tmp_17, i7 %tmp_19, i7 %tmp_21" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_23 = select i1 %tmp_17, i96 %tmp_18, i96 %tmp" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_24 = select i1 %tmp_17, i7 %tmp_20, i7 %tmp_5_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_25 = sub i7 -33, %tmp_22" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_26 = zext i7 %tmp_24 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 66 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_28 = lshr i96 %tmp_23, %tmp_26" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.04ns
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_12 = zext i7 %tmp_10 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_14 = lshr i96 -1, %tmp_12" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_15 = and i96 %tmp_13, %tmp_14" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i96 %tmp_15 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_27 = zext i7 %tmp_25 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_29 = lshr i96 -1, %tmp_27" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_30 = and i96 %tmp_28, %tmp_29" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i96 %tmp_30 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]

 <State 6> : 8.51ns
ST_6 : Operation 75 [1/1] (8.51ns)   --->   "%tmp_3_i = mul nsw i32 %tmp_31, %tmp_16" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.32ns
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%verticalResult_assig_1 = load i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_7 : Operation 78 [1/1] (2.55ns)   --->   "%summation = add nsw i32 %verticalResult_assig_1, %tmp_3_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %summation, i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]

 <State 8> : 2.55ns
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%row_i2 = phi i2 [ %row_1, %9 ], [ 0, %getVerticalResult.exit.preheader ]"
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "%exitcond1_i4 = icmp eq i2 %row_i2, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_8 : Operation 84 [1/1] (1.56ns)   --->   "%row_1 = add i2 %row_i2, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i4, label %getHorizontalResult.exit, label %6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12_i = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %row_i2, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13_i = or i7 %tmp_12_i, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]
ST_8 : Operation 90 [1/1] (1.76ns)   --->   "br label %7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%horizontalResult_ass_2 = load i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%verticalResult_assig_2 = load i32* %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_8 : Operation 93 [1/1] (2.55ns)   --->   "%tmp_i1 = add nsw i32 %horizontalResult_ass_2, %verticalResult_assig_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "ret i32 %tmp_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]

 <State 9> : 2.32ns
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%col_i7 = phi i2 [ 0, %6 ], [ %col_1, %8 ]"
ST_9 : Operation 96 [1/1] (0.95ns)   --->   "%exitcond_i8 = icmp eq i2 %col_i7, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_9 : Operation 98 [1/1] (1.56ns)   --->   "%col_1 = add i2 %col_i7, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %9, label %8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_7_i9 = zext i2 %col_i7 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_7_i9" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 102 [2/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_i5)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:38]
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]

 <State 10> : 7.04ns
ST_10 : Operation 105 [1/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_10 : Operation 106 [1/1] (1.48ns)   --->   "%tmp_32 = icmp ugt i7 %tmp_12_i, %tmp_13_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_33 = call i96 @llvm.part.select.i96(i96 %array_load_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 108 [1/1] (1.87ns)   --->   "%tmp_34 = sub i7 %tmp_12_i, %tmp_13_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (1.87ns)   --->   "%tmp_35 = sub i7 -33, %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (1.87ns)   --->   "%tmp_36 = sub i7 %tmp_13_i, %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = select i1 %tmp_32, i7 %tmp_34, i7 %tmp_36" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_38 = select i1 %tmp_32, i96 %tmp_33, i96 %array_load_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_39 = select i1 %tmp_32, i7 %tmp_35, i7 %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_40 = sub i7 -33, %tmp_37" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = zext i7 %tmp_39 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 116 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_43 = lshr i96 %tmp_38, %tmp_41" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (1.77ns)   --->   "%tmp_1 = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 -18446744073709551615, i96 -36893488147419103230, i96 -18446744073709551615, i2 %col_i7)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (1.48ns)   --->   "%tmp_47 = icmp ugt i7 %tmp_12_i, %tmp_13_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_48 = call i96 @llvm.part.select.i96(i96 %tmp_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 120 [1/1] (1.87ns)   --->   "%tmp_49 = sub i7 %tmp_12_i, %tmp_13_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (1.87ns)   --->   "%tmp_50 = sub i7 -33, %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (1.87ns)   --->   "%tmp_51 = sub i7 %tmp_13_i, %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_52 = select i1 %tmp_47, i7 %tmp_49, i7 %tmp_51" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_53 = select i1 %tmp_47, i96 %tmp_48, i96 %tmp_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = select i1 %tmp_47, i7 %tmp_50, i7 %tmp_12_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_55 = sub i7 -33, %tmp_52" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_56 = zext i7 %tmp_54 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 128 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_58 = lshr i96 %tmp_53, %tmp_56" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.04ns
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_42 = zext i7 %tmp_40 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_44 = lshr i96 -1, %tmp_42" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_45 = and i96 %tmp_43, %tmp_44" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i96 %tmp_45 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_57 = zext i7 %tmp_55 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = lshr i96 -1, %tmp_57" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_60 = and i96 %tmp_58, %tmp_59" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i96 %tmp_60 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]

 <State 12> : 8.51ns
ST_12 : Operation 137 [1/1] (8.51ns)   --->   "%tmp_8_i1 = mul nsw i32 %tmp_61, %tmp_46" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.32ns
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%horizontalResult_ass_1 = load i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_13 : Operation 140 [1/1] (2.55ns)   --->   "%summation_1 = add nsw i32 %horizontalResult_ass_1, %tmp_8_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.76ns)   --->   "store i32 %summation_1, i32* %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "br label %7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
verticalResult_assig   (alloca           ) [ 01111111111111]
StgValue_15            (specbitsmap      ) [ 00000000000000]
StgValue_16            (specbitsmap      ) [ 00000000000000]
StgValue_17            (spectopmodule    ) [ 00000000000000]
StgValue_18            (store            ) [ 00000000000000]
StgValue_19            (br               ) [ 01111111000000]
row_i                  (phi              ) [ 00100000000000]
exitcond1_i            (icmp             ) [ 00111111000000]
empty                  (speclooptripcount) [ 00000000000000]
row                    (add              ) [ 01111111000000]
StgValue_24            (br               ) [ 00000000000000]
StgValue_25            (specloopname     ) [ 00000000000000]
tmp_i                  (specregionbegin  ) [ 00011111000000]
tmp_5_i                (bitconcatenate   ) [ 00011111000000]
tmp_6_i                (or               ) [ 00011111000000]
StgValue_29            (br               ) [ 00111111000000]
horizontalResult_ass   (alloca           ) [ 00111111111111]
StgValue_31            (store            ) [ 00000000000000]
StgValue_32            (br               ) [ 00111111111111]
col_i                  (phi              ) [ 00011000000000]
exitcond_i             (icmp             ) [ 00111111000000]
empty_5                (speclooptripcount) [ 00000000000000]
col                    (add              ) [ 00111111000000]
StgValue_37            (br               ) [ 00000000000000]
tmp_2_i                (zext             ) [ 00000000000000]
array_addr             (getelementptr    ) [ 00001000000000]
empty_6                (specregionend    ) [ 00000000000000]
StgValue_42            (br               ) [ 01111111000000]
array_load             (load             ) [ 00000000000000]
tmp_2                  (icmp             ) [ 00000000000000]
tmp_3                  (partselect       ) [ 00000000000000]
tmp_4                  (sub              ) [ 00000000000000]
tmp_5                  (sub              ) [ 00000000000000]
tmp_6                  (sub              ) [ 00000000000000]
tmp_7                  (select           ) [ 00000000000000]
tmp_8                  (select           ) [ 00000000000000]
tmp_9                  (select           ) [ 00000000000000]
tmp_10                 (sub              ) [ 00000100000000]
tmp_11                 (zext             ) [ 00000000000000]
tmp_13                 (lshr             ) [ 00000100000000]
tmp                    (mux              ) [ 00000000000000]
tmp_17                 (icmp             ) [ 00000000000000]
tmp_18                 (partselect       ) [ 00000000000000]
tmp_19                 (sub              ) [ 00000000000000]
tmp_20                 (sub              ) [ 00000000000000]
tmp_21                 (sub              ) [ 00000000000000]
tmp_22                 (select           ) [ 00000000000000]
tmp_23                 (select           ) [ 00000000000000]
tmp_24                 (select           ) [ 00000000000000]
tmp_25                 (sub              ) [ 00000100000000]
tmp_26                 (zext             ) [ 00000000000000]
tmp_28                 (lshr             ) [ 00000100000000]
tmp_12                 (zext             ) [ 00000000000000]
tmp_14                 (lshr             ) [ 00000000000000]
tmp_15                 (and              ) [ 00000000000000]
tmp_16                 (trunc            ) [ 00000010000000]
tmp_27                 (zext             ) [ 00000000000000]
tmp_29                 (lshr             ) [ 00000000000000]
tmp_30                 (and              ) [ 00000000000000]
tmp_31                 (trunc            ) [ 00000010000000]
tmp_3_i                (mul              ) [ 00000001000000]
verticalResult_assig_1 (load             ) [ 00000000000000]
StgValue_77            (specloopname     ) [ 00000000000000]
summation              (add              ) [ 00000000000000]
StgValue_79            (store            ) [ 00000000000000]
StgValue_80            (br               ) [ 00111111000000]
row_i2                 (phi              ) [ 00000000100000]
exitcond1_i4           (icmp             ) [ 00000000111111]
empty_7                (speclooptripcount) [ 00000000000000]
row_1                  (add              ) [ 00100000111111]
StgValue_85            (br               ) [ 00000000000000]
StgValue_86            (specloopname     ) [ 00000000000000]
tmp_i5                 (specregionbegin  ) [ 00000000011111]
tmp_12_i               (bitconcatenate   ) [ 00000000011111]
tmp_13_i               (or               ) [ 00000000011111]
StgValue_90            (br               ) [ 00000000111111]
horizontalResult_ass_2 (load             ) [ 00000000000000]
verticalResult_assig_2 (load             ) [ 00000000000000]
tmp_i1                 (add              ) [ 00000000000000]
StgValue_94            (ret              ) [ 00000000000000]
col_i7                 (phi              ) [ 00000000011000]
exitcond_i8            (icmp             ) [ 00000000111111]
empty_8                (speclooptripcount) [ 00000000000000]
col_1                  (add              ) [ 00000000111111]
StgValue_99            (br               ) [ 00000000000000]
tmp_7_i9               (zext             ) [ 00000000000000]
array_addr_1           (getelementptr    ) [ 00000000001000]
empty_9                (specregionend    ) [ 00000000000000]
StgValue_104           (br               ) [ 00100000111111]
array_load_1           (load             ) [ 00000000000000]
tmp_32                 (icmp             ) [ 00000000000000]
tmp_33                 (partselect       ) [ 00000000000000]
tmp_34                 (sub              ) [ 00000000000000]
tmp_35                 (sub              ) [ 00000000000000]
tmp_36                 (sub              ) [ 00000000000000]
tmp_37                 (select           ) [ 00000000000000]
tmp_38                 (select           ) [ 00000000000000]
tmp_39                 (select           ) [ 00000000000000]
tmp_40                 (sub              ) [ 00000000000100]
tmp_41                 (zext             ) [ 00000000000000]
tmp_43                 (lshr             ) [ 00000000000100]
tmp_1                  (mux              ) [ 00000000000000]
tmp_47                 (icmp             ) [ 00000000000000]
tmp_48                 (partselect       ) [ 00000000000000]
tmp_49                 (sub              ) [ 00000000000000]
tmp_50                 (sub              ) [ 00000000000000]
tmp_51                 (sub              ) [ 00000000000000]
tmp_52                 (select           ) [ 00000000000000]
tmp_53                 (select           ) [ 00000000000000]
tmp_54                 (select           ) [ 00000000000000]
tmp_55                 (sub              ) [ 00000000000100]
tmp_56                 (zext             ) [ 00000000000000]
tmp_58                 (lshr             ) [ 00000000000100]
tmp_42                 (zext             ) [ 00000000000000]
tmp_44                 (lshr             ) [ 00000000000000]
tmp_45                 (and              ) [ 00000000000000]
tmp_46                 (trunc            ) [ 00000000000010]
tmp_57                 (zext             ) [ 00000000000000]
tmp_59                 (lshr             ) [ 00000000000000]
tmp_60                 (and              ) [ 00000000000000]
tmp_61                 (trunc            ) [ 00000000000010]
tmp_8_i1               (mul              ) [ 00000000000001]
horizontalResult_ass_1 (load             ) [ 00000000000000]
StgValue_139           (specloopname     ) [ 00000000000000]
summation_1            (add              ) [ 00000000000000]
StgValue_141           (store            ) [ 00000000000000]
StgValue_142           (br               ) [ 00000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConvolutionResult_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i96"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i96.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="verticalResult_assig_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="verticalResult_assig/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="horizontalResult_ass_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="horizontalResult_ass/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="array_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="96" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="2" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="2" slack="0"/>
<pin id="81" dir="0" index="1" bw="96" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_load/3 array_load_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="array_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="96" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="2" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/9 "/>
</bind>
</comp>

<comp id="92" class="1005" name="row_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="row_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="col_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="row_i2_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i2 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="row_i2_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i2/8 "/>
</bind>
</comp>

<comp id="126" class="1005" name="col_i7_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_i7 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="col_i7_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i7/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="verticalResult_assig_1/7 verticalResult_assig_2/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="horizontalResult_ass_2/8 horizontalResult_ass_1/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_18_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond1_i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="row_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_5_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_6_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_31_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="col_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="2"/>
<pin id="199" dir="0" index="1" bw="7" slack="2"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="96" slack="0"/>
<pin id="203" dir="0" index="1" bw="96" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="2"/>
<pin id="213" dir="0" index="1" bw="7" slack="2"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="2"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="2"/>
<pin id="222" dir="0" index="1" bw="7" slack="2"/>
<pin id="223" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="96" slack="0"/>
<pin id="235" dir="0" index="2" bw="96" slack="0"/>
<pin id="236" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="2"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_10_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_11_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_13_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="96" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="96" slack="0"/>
<pin id="265" dir="0" index="1" bw="66" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="0" index="3" bw="34" slack="0"/>
<pin id="268" dir="0" index="4" bw="2" slack="1"/>
<pin id="269" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_17_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="2"/>
<pin id="277" dir="0" index="1" bw="7" slack="2"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_18_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="96" slack="0"/>
<pin id="281" dir="0" index="1" bw="96" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="1" slack="0"/>
<pin id="284" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_19_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="2"/>
<pin id="291" dir="0" index="1" bw="7" slack="2"/>
<pin id="292" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_20_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="2"/>
<pin id="296" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_21_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="2"/>
<pin id="300" dir="0" index="1" bw="7" slack="2"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_22_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="96" slack="0"/>
<pin id="313" dir="0" index="2" bw="96" slack="0"/>
<pin id="314" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_24_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="2"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_25_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_26_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_28_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="96" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_12_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_15_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="96" slack="1"/>
<pin id="352" dir="0" index="1" bw="96" slack="0"/>
<pin id="353" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_16_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="96" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_27_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_29_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_30_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="96" slack="1"/>
<pin id="370" dir="0" index="1" bw="96" slack="0"/>
<pin id="371" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_31_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="96" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="summation_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="StgValue_79_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="6"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond1_i4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i4/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="row_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_12_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_13_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13_i/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_i1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i1/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond_i8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="col_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_7_i9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i9/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_32_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="2"/>
<pin id="442" dir="0" index="1" bw="7" slack="2"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_33_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="96" slack="0"/>
<pin id="446" dir="0" index="1" bw="96" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="0" index="3" bw="1" slack="0"/>
<pin id="449" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_34_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="2"/>
<pin id="456" dir="0" index="1" bw="7" slack="2"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_35_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="2"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="2"/>
<pin id="465" dir="0" index="1" bw="7" slack="2"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_37_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_38_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="96" slack="0"/>
<pin id="478" dir="0" index="2" bw="96" slack="0"/>
<pin id="479" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_39_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="2"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_40_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_41_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_43_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="96" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="96" slack="0"/>
<pin id="508" dir="0" index="1" bw="65" slack="0"/>
<pin id="509" dir="0" index="2" bw="66" slack="0"/>
<pin id="510" dir="0" index="3" bw="65" slack="0"/>
<pin id="511" dir="0" index="4" bw="2" slack="1"/>
<pin id="512" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_47_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="2"/>
<pin id="520" dir="0" index="1" bw="7" slack="2"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_48_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="96" slack="0"/>
<pin id="524" dir="0" index="1" bw="96" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="0" index="3" bw="1" slack="0"/>
<pin id="527" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_49_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="2"/>
<pin id="534" dir="0" index="1" bw="7" slack="2"/>
<pin id="535" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_50_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="2"/>
<pin id="539" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_51_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="2"/>
<pin id="543" dir="0" index="1" bw="7" slack="2"/>
<pin id="544" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_52_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_53_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="96" slack="0"/>
<pin id="556" dir="0" index="2" bw="96" slack="0"/>
<pin id="557" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_53/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_54_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="2"/>
<pin id="565" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_55_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="7" slack="0"/>
<pin id="571" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_56_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_58_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="96" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="0"/>
<pin id="581" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_42_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="1"/>
<pin id="586" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_44_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="0"/>
<pin id="590" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_45_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="96" slack="1"/>
<pin id="595" dir="0" index="1" bw="96" slack="0"/>
<pin id="596" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_46_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="96" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_57_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="1"/>
<pin id="604" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_59_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_59/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_60_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="96" slack="1"/>
<pin id="613" dir="0" index="1" bw="96" slack="0"/>
<pin id="614" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_60/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_61_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="96" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_8_i1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i1/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="summation_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_1/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="StgValue_141_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="6"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/13 "/>
</bind>
</comp>

<comp id="634" class="1005" name="verticalResult_assig_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="verticalResult_assig "/>
</bind>
</comp>

<comp id="644" class="1005" name="row_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_5_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="2"/>
<pin id="651" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_6_i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="2"/>
<pin id="665" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="673" class="1005" name="horizontalResult_ass_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="horizontalResult_ass "/>
</bind>
</comp>

<comp id="683" class="1005" name="col_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="688" class="1005" name="array_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="1"/>
<pin id="690" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_10_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="1"/>
<pin id="695" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_13_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="96" slack="1"/>
<pin id="700" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_25_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="1"/>
<pin id="705" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_28_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="96" slack="1"/>
<pin id="710" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_16_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_31_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_3_i_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="731" class="1005" name="row_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_12_i_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="2"/>
<pin id="738" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_13_i_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="2"/>
<pin id="752" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="763" class="1005" name="col_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="array_addr_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="1"/>
<pin id="770" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_40_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="1"/>
<pin id="775" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_43_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="96" slack="1"/>
<pin id="780" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_55_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="1"/>
<pin id="785" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_58_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="96" slack="1"/>
<pin id="790" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_46_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_61_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_8_i1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="96" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="96" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="96" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="107" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="107" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="107" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="79" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="197" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="211" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="197" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="201" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="79" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="197" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="215" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="224" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="240" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="232" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="274"><net_src comp="103" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="263" pin="5"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="307"><net_src comp="275" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="289" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="275" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="279" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="263" pin="5"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="275" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="293" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="302" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="318" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="310" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="385"><net_src comp="138" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="119" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="119" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="119" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="141" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="138" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="130" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="130" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="20" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="130" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="79" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="6" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="462"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="472"><net_src comp="440" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="454" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="440" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="444" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="79" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="440" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="458" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="467" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="483" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="475" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="517"><net_src comp="126" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="506" pin="5"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="6" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="550"><net_src comp="518" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="532" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="518" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="522" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="506" pin="5"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="518" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="536" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="42" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="545" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="561" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="553" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="591"><net_src comp="52" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="52" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="141" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="64" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="647"><net_src comp="155" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="652"><net_src comp="161" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="661"><net_src comp="649" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="662"><net_src comp="649" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="666"><net_src comp="169" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="676"><net_src comp="68" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="686"><net_src comp="186" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="691"><net_src comp="72" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="696"><net_src comp="247" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="701"><net_src comp="257" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="706"><net_src comp="325" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="711"><net_src comp="335" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="716"><net_src comp="355" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="721"><net_src comp="373" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="726"><net_src comp="377" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="734"><net_src comp="397" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="739"><net_src comp="403" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="747"><net_src comp="736" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="748"><net_src comp="736" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="749"><net_src comp="736" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="753"><net_src comp="411" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="766"><net_src comp="429" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="771"><net_src comp="84" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="776"><net_src comp="490" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="781"><net_src comp="500" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="786"><net_src comp="568" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="791"><net_src comp="578" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="796"><net_src comp="598" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="801"><net_src comp="616" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="806"><net_src comp="620" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="624" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getConvolutionResult : array_r | {3 4 9 10 }
  - Chain level:
	State 1
		StgValue_18 : 1
	State 2
		exitcond1_i : 1
		row : 1
		StgValue_24 : 2
		tmp_5_i : 1
		tmp_6_i : 2
		StgValue_31 : 1
	State 3
		exitcond_i : 1
		col : 1
		StgValue_37 : 2
		tmp_2_i : 1
		array_addr : 2
		array_load : 3
	State 4
		tmp_3 : 1
		tmp_7 : 1
		tmp_8 : 2
		tmp_9 : 1
		tmp_10 : 2
		tmp_11 : 2
		tmp_13 : 3
		tmp_18 : 1
		tmp_22 : 1
		tmp_23 : 2
		tmp_24 : 1
		tmp_25 : 2
		tmp_26 : 2
		tmp_28 : 3
	State 5
		tmp_14 : 1
		tmp_15 : 2
		tmp_16 : 2
		tmp_29 : 1
		tmp_30 : 2
		tmp_31 : 2
	State 6
	State 7
		summation : 1
		StgValue_79 : 2
	State 8
		exitcond1_i4 : 1
		row_1 : 1
		StgValue_85 : 2
		tmp_12_i : 1
		tmp_13_i : 2
		tmp_i1 : 1
		StgValue_94 : 2
	State 9
		exitcond_i8 : 1
		col_1 : 1
		StgValue_99 : 2
		tmp_7_i9 : 1
		array_addr_1 : 2
		array_load_1 : 3
	State 10
		tmp_33 : 1
		tmp_37 : 1
		tmp_38 : 2
		tmp_39 : 1
		tmp_40 : 2
		tmp_41 : 2
		tmp_43 : 3
		tmp_48 : 1
		tmp_52 : 1
		tmp_53 : 2
		tmp_54 : 1
		tmp_55 : 2
		tmp_56 : 2
		tmp_58 : 3
	State 11
		tmp_44 : 1
		tmp_45 : 2
		tmp_46 : 2
		tmp_59 : 1
		tmp_60 : 2
		tmp_61 : 2
	State 12
	State 13
		summation_1 : 1
		StgValue_141 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_13_fu_257    |    0    |    0    |   311   |
|          |    tmp_28_fu_335    |    0    |    0    |   311   |
|          |    tmp_14_fu_344    |    0    |    0    |    17   |
|   lshr   |    tmp_29_fu_362    |    0    |    0    |    17   |
|          |    tmp_43_fu_500    |    0    |    0    |   311   |
|          |    tmp_58_fu_578    |    0    |    0    |   311   |
|          |    tmp_44_fu_587    |    0    |    0    |    17   |
|          |    tmp_59_fu_605    |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_224    |    0    |    0    |    7    |
|          |     tmp_8_fu_232    |    0    |    0    |    96   |
|          |     tmp_9_fu_240    |    0    |    0    |    7    |
|          |    tmp_22_fu_302    |    0    |    0    |    7    |
|          |    tmp_23_fu_310    |    0    |    0    |    96   |
|  select  |    tmp_24_fu_318    |    0    |    0    |    7    |
|          |    tmp_37_fu_467    |    0    |    0    |    7    |
|          |    tmp_38_fu_475    |    0    |    0    |    96   |
|          |    tmp_39_fu_483    |    0    |    0    |    7    |
|          |    tmp_52_fu_545    |    0    |    0    |    7    |
|          |    tmp_53_fu_553    |    0    |    0    |    96   |
|          |    tmp_54_fu_561    |    0    |    0    |    7    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_15_fu_350    |    0    |    0    |   103   |
|    and   |    tmp_30_fu_368    |    0    |    0    |   103   |
|          |    tmp_45_fu_593    |    0    |    0    |   103   |
|          |    tmp_60_fu_611    |    0    |    0    |   103   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_211    |    0    |    0    |    15   |
|          |     tmp_5_fu_215    |    0    |    0    |    15   |
|          |     tmp_6_fu_220    |    0    |    0    |    15   |
|          |    tmp_10_fu_247    |    0    |    0    |    15   |
|          |    tmp_19_fu_289    |    0    |    0    |    15   |
|          |    tmp_20_fu_293    |    0    |    0    |    15   |
|          |    tmp_21_fu_298    |    0    |    0    |    15   |
|    sub   |    tmp_25_fu_325    |    0    |    0    |    15   |
|          |    tmp_34_fu_454    |    0    |    0    |    15   |
|          |    tmp_35_fu_458    |    0    |    0    |    15   |
|          |    tmp_36_fu_463    |    0    |    0    |    15   |
|          |    tmp_40_fu_490    |    0    |    0    |    15   |
|          |    tmp_49_fu_532    |    0    |    0    |    15   |
|          |    tmp_50_fu_536    |    0    |    0    |    15   |
|          |    tmp_51_fu_541    |    0    |    0    |    15   |
|          |    tmp_55_fu_568    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |      row_fu_155     |    0    |    0    |    10   |
|          |      col_fu_186     |    0    |    0    |    10   |
|          |   summation_fu_381  |    0    |    0    |    39   |
|    add   |     row_1_fu_397    |    0    |    0    |    10   |
|          |    tmp_i1_fu_417    |    0    |    0    |    39   |
|          |     col_1_fu_429    |    0    |    0    |    10   |
|          |  summation_1_fu_624 |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |  exitcond1_i_fu_149 |    0    |    0    |    8    |
|          |  exitcond_i_fu_180  |    0    |    0    |    8    |
|          |     tmp_2_fu_197    |    0    |    0    |    11   |
|   icmp   |    tmp_17_fu_275    |    0    |    0    |    11   |
|          | exitcond1_i4_fu_391 |    0    |    0    |    8    |
|          |  exitcond_i8_fu_423 |    0    |    0    |    8    |
|          |    tmp_32_fu_440    |    0    |    0    |    11   |
|          |    tmp_47_fu_518    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |    tmp_3_i_fu_377   |    3    |    0    |    20   |
|          |   tmp_8_i1_fu_620   |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_263     |    0    |    0    |    15   |
|          |     tmp_1_fu_506    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    tmp_5_i_fu_161   |    0    |    0    |    0    |
|          |   tmp_12_i_fu_403   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_6_i_fu_169   |    0    |    0    |    0    |
|          |   tmp_13_i_fu_411   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_2_i_fu_192   |    0    |    0    |    0    |
|          |    tmp_11_fu_253    |    0    |    0    |    0    |
|          |    tmp_26_fu_331    |    0    |    0    |    0    |
|          |    tmp_12_fu_341    |    0    |    0    |    0    |
|   zext   |    tmp_27_fu_359    |    0    |    0    |    0    |
|          |   tmp_7_i9_fu_435   |    0    |    0    |    0    |
|          |    tmp_41_fu_496    |    0    |    0    |    0    |
|          |    tmp_56_fu_574    |    0    |    0    |    0    |
|          |    tmp_42_fu_584    |    0    |    0    |    0    |
|          |    tmp_57_fu_602    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_3_fu_201    |    0    |    0    |    0    |
|partselect|    tmp_18_fu_279    |    0    |    0    |    0    |
|          |    tmp_33_fu_444    |    0    |    0    |    0    |
|          |    tmp_48_fu_522    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_16_fu_355    |    0    |    0    |    0    |
|   trunc  |    tmp_31_fu_373    |    0    |    0    |    0    |
|          |    tmp_46_fu_598    |    0    |    0    |    0    |
|          |    tmp_61_fu_616    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    6    |    0    |   2707  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    array_addr_1_reg_768    |    2   |
|     array_addr_reg_688     |    2   |
|        col_1_reg_763       |    2   |
|       col_i7_reg_126       |    2   |
|        col_i_reg_103       |    2   |
|         col_reg_683        |    2   |
|horizontalResult_ass_reg_673|   32   |
|        row_1_reg_731       |    2   |
|       row_i2_reg_115       |    2   |
|        row_i_reg_92        |    2   |
|         row_reg_644        |    2   |
|       tmp_10_reg_693       |    7   |
|      tmp_12_i_reg_736      |    7   |
|      tmp_13_i_reg_750      |    7   |
|       tmp_13_reg_698       |   96   |
|       tmp_16_reg_713       |   32   |
|       tmp_25_reg_703       |    7   |
|       tmp_28_reg_708       |   96   |
|       tmp_31_reg_718       |   32   |
|       tmp_3_i_reg_723      |   32   |
|       tmp_40_reg_773       |    7   |
|       tmp_43_reg_778       |   96   |
|       tmp_46_reg_793       |   32   |
|       tmp_55_reg_783       |    7   |
|       tmp_58_reg_788       |   96   |
|       tmp_5_i_reg_649      |    7   |
|       tmp_61_reg_798       |   32   |
|       tmp_6_i_reg_663      |    7   |
|      tmp_8_i1_reg_803      |   32   |
|verticalResult_assig_reg_634|   32   |
+----------------------------+--------+
|            Total           |   716  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   2  |    8   ||    21   |
|   col_i_reg_103  |  p0  |   2  |   2  |    4   ||    9    |
|  col_i7_reg_126  |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  5.3985 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2707  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   716  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   716  |  2746  |
+-----------+--------+--------+--------+--------+
