#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Fri Apr 03 21:30:03 PDT 2020
# hostname  : rsg20.stanford.edu
# pid       : 11835
# arguments : '-label' 'session_0' '-console' 'rsg20.stanford.edu:45662' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step13/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step13/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step13/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f memory_core.flist mem_core_top_1.sv
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file ./doublebuffer_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./fifo_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./linebuffer_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./memory_core.sv
[-- (VERI-1482)] Analyzing Verilog file ./mem_unq1.v
[-- (VERI-1482)] Analyzing Verilog file ./sram_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./sram_stub_unq1.v
[-- (VERI-1482)] Analyzing Verilog file ./aqed.v
[-- (VERI-1482)] Analyzing Verilog file ./mem_core_top_1.sv
[-- (VERI-1482)] Analyzing Verilog file ./concat_rtl.v
[-- (VERI-1482)] Analyzing Verilog file mem_core_top_1.sv
[WARN (VERI-1206)] mem_core_top_1.sv(207): overwriting previous definition of module mem_core_top
[INFO (VERI-2142)] mem_core_top_1.sv(207): previous definition of module mem_core_top is here
% elaborate -disable_auto_bbox -top mem_core_top
INFO (ISW003): Top module name is "mem_core_top".
[WARN (VERI-1927)] mem_core_top_1.sv(139): port original_rsc_dat remains unconnected for this instance
[INFO (VERI-1018)] mem_core_top_1.sv(7): compiling module mem_core_top
[INFO (VERI-1018)] ./memory_core.sv(64): compiling module memory_core
[INFO (VERI-1018)] ./linebuffer_control_unq1.sv(55): compiling module linebuffer_control_unq1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(89): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(122): expression size 32 truncated to fit in target size 16
[WARN (VERI-1330)] ./memory_core.sv(435): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./fifo_control_unq1.sv(55): compiling module fifo_control_unq1
[WARN (VERI-1209)] ./fifo_control_unq1.sv(303): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(309): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(322): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(335): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(336): expression size 32 truncated to fit in target size 10
[WARN (VERI-1330)] ./memory_core.sv(460): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./sram_control_unq1.sv(56): compiling module sram_control_unq1
[INFO (VERI-1018)] ./doublebuffer_control_unq1.sv(58): compiling module doublebuffer_control_unq1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(174): expression size 32 truncated to fit in target size 1
[WARN (VERI-1167)] ./doublebuffer_control_unq1.sv(180): if-condition does not match any sensitivity list edge
[WARN (VERI-1221)] ./doublebuffer_control_unq1.sv(184): data_out should be on the sensitivity list
[WARN (VERI-1466)] ./doublebuffer_control_unq1.sv(184): assignment under multiple single edges is not supported for synthesis
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(202): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(285): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(286): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(295): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(328): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(450): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./mem_unq1.v(56): compiling module mem_unq1
[INFO (VERI-1018)] ./sram_stub_unq1.v(54): compiling module sram_stub_unq1
[INFO (VERI-1018)] ./concat_rtl.v(411): compiling module aqed_top
[INFO (VERI-1018)] ./concat_rtl.v(87): compiling module aqed_top_core
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[WARN (VERI-9028)] mem_core_top_1.sv(139): missing/open ports on instance aqed of module aqed_top
[INFO (VERI-8000)] mem_core_top_1.sv(149): Creating net aqed.return_orig_issued_rsc_dat
[WARN (VERI-1209)] mem_core_top_1.sv(149): expression size 32 truncated to fit in target size 17
[WARN (VERI-1209)] mem_core_top_1.sv(150): expression size 32 truncated to fit in target size 17
[INFO (VERI-8000)] mem_core_top_1.sv(152): Creating net aqed.return_orig_done_rsc_dat
[INFO (VERI-8000)] mem_core_top_1.sv(170): Creating net aqed.seq_pointer
[INFO (VERI-8000)] mem_core_top_1.sv(174): Creating net aqed.insert_cond
[INFO (VERI-8000)] mem_core_top_1.sv(178): Creating net aqed.delete_cond
[WARN (VERI-1209)] mem_core_top_1.sv(193): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] mem_core_top_1.sv(195): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] mem_core_top_1.sv(10): net stencil_width[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(11): net arbitrary_addr does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(12): net starting_addr[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(13): net iter_cnt[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(15): net rate_matched does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(16): net stride_0[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(17): net stride_1[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(18): net stride_2[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(19): net stride_3[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(20): net stride_4[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(21): net stride_5[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(22): net range_0[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(23): net range_1[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(24): net range_2[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(25): net range_3[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(26): net range_4[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(27): net range_5[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(28): net circular_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(29): net almost_count[3] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(30): net enable_chain does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(31): net mode[1] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(32): net tile_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(33): net chain_idx[3] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(34): net depth[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(43): net clk_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(44): net flush does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(46): net addr_in[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(47): net ren_in does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(52): net chain_in[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(55): net chain_wen_in does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(57): net switch_db does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(64): net config_addr[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(65): net config_data[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(66): net config_read does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(67): net config_write does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(68): net config_en_sram[3] does not have a driver
[WARN (VDB-1013)] mem_core_top_1.sv(139): input port original_rsc_dat is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mem_core_top
WARNING (WNL021): mem_core_top_1.sv(149): external reference "aqed.return_orig_issued_rsc_dat" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(152): external reference "aqed.return_orig_done_rsc_dat" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(170): external reference "aqed.seq_pointer" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(174): external reference "aqed.insert_cond" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(178): external reference "aqed.delete_cond" remains unresolved and will be treated as a free net.
mem_core_top
[<embedded>] % clock clk
[<embedded>] % reset -expression reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % set_engine_mode {Bm B}
[<embedded>] % prove -bg -property {<embedded>::mem_core_top.assert_qed_match}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 0)
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
[<embedded>] % 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 763 of 17198 design flops, 0 of 0 design latches, 13 of 13 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "B".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.171s
Performing Proof Simplification...
0.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Proof Simplification Iteration 1	[0.00 s]
0.0.Bm: Proof Simplification Iteration 2	[0.05 s]
0.0.Bm: Proof Simplification Iteration 3	[0.07 s]
0.0.Bm: Proof Simplification Iteration 4	[0.10 s]
Proof Simplification completed in 0.24 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
0.0.Bm: Proofgrid shell started at 12013@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_1
0.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.10 s]
0.0.Bm: Trace Attempt  2	[0.17 s]
0.0.Bm: Trace Attempt  3	[0.28 s]
0.0.Bm: Trace Attempt  4	[0.49 s]
0.0.Bm: Trace Attempt  5	[0.70 s]
0.0.Bm: Trace Attempt  6	[0.89 s]
0.0.Bm: A trace with 6 cycles was found. [1.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 6 cycles was found for the property "mem_core_top.assert_qed_match" in 1.09 s.
0.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Bm: All properties determined. [1.05 s]
0.0.Bm: Exited with Success (@ 1.06 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 1)
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
1.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.Bm: Proof Simplification Iteration 1	[0.00 s]
1.0.Bm: Proof Simplification Iteration 2	[0.00 s]
1.0.Bm: Proof Simplification Iteration 3	[0.00 s]
1.0.Bm: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.01 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 8
ProofGrid is starting event handling
1.0.Bm: Proofgrid shell started at 12773@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_2
1.0.B: Proofgrid shell started at 12774@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_2
1.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Starting proof for property "mem_core_top.assert_response_bound"	[0.00 s].
1.0.B: Trace Attempt  1	[0.00 s]
1.0.Bm: Trace Attempt  1	[0.01 s]
1.0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.B: A counterexample (cex) with 1 cycles was found for the property "mem_core_top.assert_response_bound" in 0.01 s.
INFO (IPF047): 1.0.B: The cover property "mem_core_top.assert_response_bound:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mem_core_top.assert_response_bound".
INFO (IPF047): 1.0.B: The cover property "mem_core_top.resource_constrain_1:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mem_core_top.assert_response_bound".
INFO (IPF047): 1.0.B: The cover property "mem_core_top.resource_constrain_2:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "mem_core_top.assert_response_bound".
1.0.B: Stopped processing property "mem_core_top.assert_response_bound"	[0.01 s].
1.0.B: Starting proof for property "mem_core_top.assert_qed_match:precondition1"	[0.00 s].
1.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.Bm: The cover property "mem_core_top.cover_seq_10" was covered in 1 cycles in 0.01 s.
1.0.B: Trace Attempt  1	[0.00 s]
1.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.Bm: The cover property "mem_core_top.cover_insert" was covered in 1 cycles in 0.01 s.
1.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.Bm: The cover property "mem_core_top.cover_delete" was covered in 1 cycles in 0.02 s.
1.0.Bm: Trace Attempt  2	[0.01 s]
1.0.B: Trace Attempt  2	[0.01 s]
1.0.Bm: Trace Attempt  3	[0.02 s]
1.0.B: Trace Attempt  3	[0.01 s]
1.0.Bm: Trace Attempt  4	[0.03 s]
1.0.B: Trace Attempt  4	[0.02 s]
1.0.Bm: Trace Attempt  5	[0.03 s]
1.0.B: Trace Attempt  5	[0.03 s]
1.0.Bm: A trace with 5 cycles was found. [0.04 s]
INFO (IPF047): 1.0.Bm: The cover property "mem_core_top.assert_qed_match:precondition1" was covered in 5 cycles in 0.04 s.
1.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.Bm: All properties determined. [0.04 s]
1.0.Bm: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
1.0.B: Stopped processing property "mem_core_top.assert_qed_match:precondition1"	[0.03 s].
1.0.B: All properties determined. [0.04 s]
1.0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 2
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 7
	       - unreachable  : 0 (0%)
	       - covered      : 7 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source jasper.tcl 
[-- (VERI-1482)] Analyzing Verilog file ./doublebuffer_control_unq1.sv
[WARN (VERI-1206)] ./doublebuffer_control_unq1.sv(521): overwriting previous definition of module doublebuffer_control_unq1
[INFO (VERI-2142)] ./doublebuffer_control_unq1.sv(521): previous definition of module doublebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./fifo_control_unq1.sv
[WARN (VERI-1206)] ./fifo_control_unq1.sv(355): overwriting previous definition of module fifo_control_unq1
[INFO (VERI-2142)] ./fifo_control_unq1.sv(355): previous definition of module fifo_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./linebuffer_control_unq1.sv
[WARN (VERI-1206)] ./linebuffer_control_unq1.sv(129): overwriting previous definition of module linebuffer_control_unq1
[INFO (VERI-2142)] ./linebuffer_control_unq1.sv(129): previous definition of module linebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./memory_core.sv
[WARN (VERI-1206)] ./memory_core.sv(559): overwriting previous definition of module memory_core
[INFO (VERI-2142)] ./memory_core.sv(559): previous definition of module memory_core is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_unq1.v
[WARN (VERI-1206)] ./mem_unq1.v(90): overwriting previous definition of module mem_unq1
[INFO (VERI-2142)] ./mem_unq1.v(90): previous definition of module mem_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_control_unq1.sv
[WARN (VERI-1206)] ./sram_control_unq1.sv(146): overwriting previous definition of module sram_control_unq1
[INFO (VERI-2142)] ./sram_control_unq1.sv(146): previous definition of module sram_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_stub_unq1.v
[WARN (VERI-1206)] ./sram_stub_unq1.v(102): overwriting previous definition of module sram_stub_unq1
[INFO (VERI-2142)] ./sram_stub_unq1.v(102): previous definition of module sram_stub_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./aqed.v
[WARN (VERI-1206)] ./aqed.v(109): overwriting previous definition of module aqed
[INFO (VERI-2142)] ./aqed.v(109): previous definition of module aqed is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_core_top_1.sv
[WARN (VERI-1206)] ./mem_core_top_1.sv(207): overwriting previous definition of module mem_core_top
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
[-- (VERI-1482)] Analyzing Verilog file ./concat_rtl.v
[WARN (VERI-1206)] ./concat_rtl.v(33): overwriting previous definition of module ccs_in_v1
[INFO (VERI-2142)] ./concat_rtl.v(33): previous definition of module ccs_in_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(66): overwriting previous definition of module ccs_out_v1
[INFO (VERI-2142)] ./concat_rtl.v(66): previous definition of module ccs_out_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(404): overwriting previous definition of module aqed_top_core
[INFO (VERI-2142)] ./concat_rtl.v(404): previous definition of module aqed_top_core is here
[WARN (VERI-1206)] ./concat_rtl.v(450): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] ./concat_rtl.v(450): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file mem_core_top_1.sv
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
INFO (ISW003): Top module name is "mem_core_top".
[WARN (VERI-1927)] ./mem_core_top_1.sv(139): port original_rsc_dat remains unconnected for this instance
[INFO (VERI-1018)] ./mem_core_top_1.sv(7): compiling module mem_core_top
[INFO (VERI-1018)] ./memory_core.sv(64): compiling module memory_core
[INFO (VERI-1018)] ./linebuffer_control_unq1.sv(55): compiling module linebuffer_control_unq1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(89): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(122): expression size 32 truncated to fit in target size 16
[WARN (VERI-1330)] ./memory_core.sv(435): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./fifo_control_unq1.sv(55): compiling module fifo_control_unq1
[WARN (VERI-1209)] ./fifo_control_unq1.sv(303): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(309): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(322): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(335): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(336): expression size 32 truncated to fit in target size 10
[WARN (VERI-1330)] ./memory_core.sv(460): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./sram_control_unq1.sv(56): compiling module sram_control_unq1
[INFO (VERI-1018)] ./doublebuffer_control_unq1.sv(58): compiling module doublebuffer_control_unq1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(174): expression size 32 truncated to fit in target size 1
[WARN (VERI-1167)] ./doublebuffer_control_unq1.sv(180): if-condition does not match any sensitivity list edge
[WARN (VERI-1221)] ./doublebuffer_control_unq1.sv(184): data_out should be on the sensitivity list
[WARN (VERI-1466)] ./doublebuffer_control_unq1.sv(184): assignment under multiple single edges is not supported for synthesis
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(202): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(285): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(286): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(295): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(328): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(450): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./mem_unq1.v(56): compiling module mem_unq1
[INFO (VERI-1018)] ./sram_stub_unq1.v(54): compiling module sram_stub_unq1
[INFO (VERI-1018)] ./concat_rtl.v(411): compiling module aqed_top
[INFO (VERI-1018)] ./concat_rtl.v(87): compiling module aqed_top_core
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[WARN (VERI-9028)] ./mem_core_top_1.sv(139): missing/open ports on instance aqed of module aqed_top
[INFO (VERI-8000)] ./mem_core_top_1.sv(149): Creating net aqed.return_orig_issued_rsc_dat
[WARN (VERI-1209)] ./mem_core_top_1.sv(149): expression size 32 truncated to fit in target size 17
[WARN (VERI-1209)] ./mem_core_top_1.sv(150): expression size 32 truncated to fit in target size 17
[INFO (VERI-8000)] ./mem_core_top_1.sv(152): Creating net aqed.return_orig_done_rsc_dat
[INFO (VERI-8000)] ./mem_core_top_1.sv(170): Creating net aqed.seq_pointer
[INFO (VERI-8000)] ./mem_core_top_1.sv(174): Creating net aqed.insert_cond
[INFO (VERI-8000)] ./mem_core_top_1.sv(178): Creating net aqed.delete_cond
[WARN (VERI-1209)] ./mem_core_top_1.sv(193): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./mem_core_top_1.sv(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1108)] ./linebuffer_control_unq1.sv(55): replacing existing cell linebuffer_control_unq1
[INFO (VERI-1108)] ./fifo_control_unq1.sv(55): replacing existing cell fifo_control_unq1
[INFO (VERI-1108)] ./sram_control_unq1.sv(56): replacing existing cell sram_control_unq1
[INFO (VERI-1108)] ./doublebuffer_control_unq1.sv(58): replacing existing cell doublebuffer_control_unq1
[INFO (VERI-1108)] ./sram_stub_unq1.v(54): replacing existing cell sram_stub_unq1
[INFO (VERI-1108)] ./mem_unq1.v(56): replacing existing cell mem_unq1
[INFO (VERI-1108)] ./memory_core.sv(64): replacing existing cell memory_core
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(87): replacing existing cell aqed_top_core
[INFO (VERI-1108)] ./concat_rtl.v(411): replacing existing cell aqed_top
[WARN (VDB-1002)] ./mem_core_top_1.sv(10): net stencil_width[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(11): net arbitrary_addr does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(12): net starting_addr[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(13): net iter_cnt[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(15): net rate_matched does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(16): net stride_0[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(17): net stride_1[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(18): net stride_2[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(19): net stride_3[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(20): net stride_4[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(21): net stride_5[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(22): net range_0[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(23): net range_1[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(24): net range_2[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(25): net range_3[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(26): net range_4[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(27): net range_5[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(28): net circular_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(29): net almost_count[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(30): net enable_chain does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(31): net mode[1] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(32): net tile_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(33): net chain_idx[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(34): net depth[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(43): net clk_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(44): net flush does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(46): net addr_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(47): net ren_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(52): net chain_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(55): net chain_wen_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(57): net switch_db does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(64): net config_addr[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(65): net config_data[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(66): net config_read does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(67): net config_write does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(68): net config_en_sram[3] does not have a driver
[WARN (VDB-1013)] ./mem_core_top_1.sv(139): input port original_rsc_dat is not connected on this instance
[INFO (VERI-1108)] ./mem_core_top_1.sv(7): replacing existing cell mem_core_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mem_core_top
WARNING (WNL021): ./mem_core_top_1.sv(149): external reference "aqed.return_orig_issued_rsc_dat" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(152): external reference "aqed.return_orig_done_rsc_dat" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(170): external reference "aqed.seq_pointer" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(174): external reference "aqed.insert_cond" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(178): external reference "aqed.delete_cond" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background (thread 2)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 763 of 17198 design flops, 0 of 0 design latches, 13 of 13 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "B".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.169s
Performing Proof Simplification...
2.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
2.0.Bm: Proof Simplification Iteration 1	[0.00 s]
2.0.Bm: Proof Simplification Iteration 2	[0.04 s]
2.0.Bm: Proof Simplification Iteration 3	[0.07 s]
2.0.Bm: Proof Simplification Iteration 4	[0.10 s]
Proof Simplification completed in 0.24 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
2.0.Bm: Proofgrid shell started at 12857@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_3
2.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Bm: Trace Attempt  1	[0.13 s]
2.0.Bm: Trace Attempt  2	[0.20 s]
2.0.Bm: Trace Attempt  3	[0.32 s]
2.0.Bm: Trace Attempt  4	[0.53 s]
2.0.Bm: Trace Attempt  5	[0.75 s]
2.0.Bm: Trace Attempt  6	[0.94 s]
2.0.Bm: A trace with 6 cycles was found. [1.06 s]
INFO (IPF055): 2.0.Bm: A counterexample (cex) with 6 cycles was found for the property "mem_core_top.assert_qed_match" in 1.13 s.
2.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Bm: All properties determined. [1.11 s]
2.0.Bm: Exited with Success (@ 1.12 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 3)
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
3.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
3.0.Bm: Proof Simplification Iteration 1	[0.00 s]
3.0.Bm: Proof Simplification Iteration 2	[0.00 s]
3.0.Bm: Proof Simplification Iteration 3	[0.00 s]
3.0.Bm: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.01 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 8
ProofGrid is starting event handling
3.0.Bm: Proofgrid shell started at 12883@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_4
3.0.B: Proofgrid shell started at 12884@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_4
3.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
3.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
3.0.B: Starting proof for property "mem_core_top.assert_response_bound"	[0.00 s].
3.0.B: Trace Attempt  1	[0.00 s]
3.0.Bm: Trace Attempt  1	[0.01 s]
3.0.B: Trace Attempt  2	[0.00 s]
3.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.cover_seq_10" was covered in 1 cycles in 0.01 s.
3.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.cover_insert" was covered in 1 cycles in 0.01 s.
3.0.B: Trace Attempt  3	[0.01 s]
3.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.cover_delete" was covered in 1 cycles in 0.01 s.
3.0.Bm: Trace Attempt  2	[0.01 s]
3.0.B: Trace Attempt  4	[0.01 s]
3.0.Bm: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.resource_constrain_2:precondition1" was covered in 2 cycles in 0.02 s.
3.0.B: Trace Attempt  5	[0.01 s]
3.0.Bm: Trace Attempt  3	[0.02 s]
3.0.Bm: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.resource_constrain_1:precondition1" was covered in 3 cycles in 0.02 s.
3.0.Bm: Trace Attempt  4	[0.03 s]
3.0.B: Trace Attempt  6	[0.02 s]
3.0.B: A trace with 6 cycles was found. [0.02 s]
INFO (IPF055): 3.0.B: A counterexample (cex) with 6 cycles was found for the property "mem_core_top.assert_response_bound" in 0.03 s.
INFO (IPF047): 3.0.B: The cover property "mem_core_top.assert_response_bound:precondition1" was covered in 6 cycles in 0.03 s by the incidental trace "mem_core_top.assert_response_bound".
3.0.B: Stopped processing property "mem_core_top.assert_response_bound"	[0.03 s].
3.0.B: Starting proof for property "mem_core_top.assert_qed_match:precondition1"	[0.00 s].
3.0.B: Trace Attempt  1	[0.00 s]
3.0.Bm: Trace Attempt  5	[0.03 s]
3.0.B: Trace Attempt  2	[0.01 s]
3.0.B: Trace Attempt  3	[0.01 s]
3.0.Bm: A trace with 5 cycles was found. [0.04 s]
INFO (IPF047): 3.0.Bm: The cover property "mem_core_top.assert_qed_match:precondition1" was covered in 5 cycles in 0.04 s.
3.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
3.0.Bm: All properties determined. [0.04 s]
3.0.Bm: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
3.0.B: Stopped processing property "mem_core_top.assert_qed_match:precondition1"	[0.01 s].
3.0.B: All properties determined. [0.04 s]
3.0.B: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 2
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 7
	       - unreachable  : 0 (0%)
	       - covered      : 7 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mem_core_top.assert_response_bound -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mem_core_top.assert_response_bound".
cex
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file ./doublebuffer_control_unq1.sv
[WARN (VERI-1206)] ./doublebuffer_control_unq1.sv(521): overwriting previous definition of module doublebuffer_control_unq1
[INFO (VERI-2142)] ./doublebuffer_control_unq1.sv(521): previous definition of module doublebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./fifo_control_unq1.sv
[WARN (VERI-1206)] ./fifo_control_unq1.sv(355): overwriting previous definition of module fifo_control_unq1
[INFO (VERI-2142)] ./fifo_control_unq1.sv(355): previous definition of module fifo_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./linebuffer_control_unq1.sv
[WARN (VERI-1206)] ./linebuffer_control_unq1.sv(129): overwriting previous definition of module linebuffer_control_unq1
[INFO (VERI-2142)] ./linebuffer_control_unq1.sv(129): previous definition of module linebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./memory_core.sv
[WARN (VERI-1206)] ./memory_core.sv(559): overwriting previous definition of module memory_core
[INFO (VERI-2142)] ./memory_core.sv(559): previous definition of module memory_core is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_unq1.v
[WARN (VERI-1206)] ./mem_unq1.v(90): overwriting previous definition of module mem_unq1
[INFO (VERI-2142)] ./mem_unq1.v(90): previous definition of module mem_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_control_unq1.sv
[WARN (VERI-1206)] ./sram_control_unq1.sv(146): overwriting previous definition of module sram_control_unq1
[INFO (VERI-2142)] ./sram_control_unq1.sv(146): previous definition of module sram_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_stub_unq1.v
[WARN (VERI-1206)] ./sram_stub_unq1.v(102): overwriting previous definition of module sram_stub_unq1
[INFO (VERI-2142)] ./sram_stub_unq1.v(102): previous definition of module sram_stub_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./aqed.v
[WARN (VERI-1206)] ./aqed.v(109): overwriting previous definition of module aqed
[INFO (VERI-2142)] ./aqed.v(109): previous definition of module aqed is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_core_top_1.sv
[WARN (VERI-1206)] ./mem_core_top_1.sv(207): overwriting previous definition of module mem_core_top
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
[-- (VERI-1482)] Analyzing Verilog file ./concat_rtl.v
[WARN (VERI-1206)] ./concat_rtl.v(33): overwriting previous definition of module ccs_in_v1
[INFO (VERI-2142)] ./concat_rtl.v(33): previous definition of module ccs_in_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(66): overwriting previous definition of module ccs_out_v1
[INFO (VERI-2142)] ./concat_rtl.v(66): previous definition of module ccs_out_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(2948): overwriting previous definition of module aqed_top_core
[INFO (VERI-2142)] ./concat_rtl.v(404): previous definition of module aqed_top_core is here
[WARN (VERI-1206)] ./concat_rtl.v(2999): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] ./concat_rtl.v(450): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file mem_core_top_1.sv
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
INFO (ISW003): Top module name is "mem_core_top".
[WARN (VERI-1927)] ./mem_core_top_1.sv(139): port original_rsc_dat remains unconnected for this instance
[INFO (VERI-1018)] ./mem_core_top_1.sv(7): compiling module mem_core_top
[INFO (VERI-1018)] ./memory_core.sv(64): compiling module memory_core
[INFO (VERI-1018)] ./linebuffer_control_unq1.sv(55): compiling module linebuffer_control_unq1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(89): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(122): expression size 32 truncated to fit in target size 16
[WARN (VERI-1330)] ./memory_core.sv(435): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./fifo_control_unq1.sv(55): compiling module fifo_control_unq1
[WARN (VERI-1209)] ./fifo_control_unq1.sv(303): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(309): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(322): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(335): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(336): expression size 32 truncated to fit in target size 10
[WARN (VERI-1330)] ./memory_core.sv(460): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./sram_control_unq1.sv(56): compiling module sram_control_unq1
[INFO (VERI-1018)] ./doublebuffer_control_unq1.sv(58): compiling module doublebuffer_control_unq1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(174): expression size 32 truncated to fit in target size 1
[WARN (VERI-1167)] ./doublebuffer_control_unq1.sv(180): if-condition does not match any sensitivity list edge
[WARN (VERI-1221)] ./doublebuffer_control_unq1.sv(184): data_out should be on the sensitivity list
[WARN (VERI-1466)] ./doublebuffer_control_unq1.sv(184): assignment under multiple single edges is not supported for synthesis
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(202): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(285): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(286): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(295): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(328): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(450): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./mem_unq1.v(56): compiling module mem_unq1
[INFO (VERI-1018)] ./sram_stub_unq1.v(54): compiling module sram_stub_unq1
[INFO (VERI-1018)] ./concat_rtl.v(2955): compiling module aqed_top
[INFO (VERI-1018)] ./concat_rtl.v(87): compiling module aqed_top_core
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01101,width=32'sb01)
[WARN (VERI-9028)] ./mem_core_top_1.sv(139): missing/open ports on instance aqed of module aqed_top
[WARN (VERI-1209)] ./mem_core_top_1.sv(149): expression size 32 truncated to fit in target size 17
[WARN (VERI-1209)] ./mem_core_top_1.sv(150): expression size 32 truncated to fit in target size 17
[INFO (VERI-8000)] ./mem_core_top_1.sv(170): Creating net aqed.seq_pointer
[INFO (VERI-8000)] ./mem_core_top_1.sv(174): Creating net aqed.insert_cond
[INFO (VERI-8000)] ./mem_core_top_1.sv(178): Creating net aqed.delete_cond
[WARN (VERI-1209)] ./mem_core_top_1.sv(193): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./mem_core_top_1.sv(195): expression size 32 truncated to fit in target size 16
[INFO (VERI-1108)] ./linebuffer_control_unq1.sv(55): replacing existing cell linebuffer_control_unq1
[INFO (VERI-1108)] ./fifo_control_unq1.sv(55): replacing existing cell fifo_control_unq1
[INFO (VERI-1108)] ./sram_control_unq1.sv(56): replacing existing cell sram_control_unq1
[INFO (VERI-1108)] ./doublebuffer_control_unq1.sv(58): replacing existing cell doublebuffer_control_unq1
[INFO (VERI-1108)] ./sram_stub_unq1.v(54): replacing existing cell sram_stub_unq1
[INFO (VERI-1108)] ./mem_unq1.v(56): replacing existing cell mem_unq1
[INFO (VERI-1108)] ./memory_core.sv(64): replacing existing cell memory_core
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(21): replacing existing cell ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(54): replacing existing cell ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[INFO (VERI-1108)] ./concat_rtl.v(87): replacing existing cell aqed_top_core
[INFO (VERI-1108)] ./concat_rtl.v(2955): replacing existing cell aqed_top
[WARN (VDB-1002)] ./mem_core_top_1.sv(10): net stencil_width[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(11): net arbitrary_addr does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(12): net starting_addr[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(13): net iter_cnt[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(15): net rate_matched does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(16): net stride_0[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(17): net stride_1[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(18): net stride_2[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(19): net stride_3[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(20): net stride_4[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(21): net stride_5[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(22): net range_0[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(23): net range_1[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(24): net range_2[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(25): net range_3[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(26): net range_4[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(27): net range_5[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(28): net circular_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(29): net almost_count[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(30): net enable_chain does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(31): net mode[1] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(32): net tile_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(33): net chain_idx[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(34): net depth[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(43): net clk_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(44): net flush does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(46): net addr_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(47): net ren_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(52): net chain_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(55): net chain_wen_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(57): net switch_db does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(64): net config_addr[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(65): net config_data[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(66): net config_read does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(67): net config_write does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(68): net config_en_sram[3] does not have a driver
[WARN (VDB-1013)] ./mem_core_top_1.sv(139): input port original_rsc_dat is not connected on this instance
[INFO (VERI-1108)] ./mem_core_top_1.sv(7): replacing existing cell mem_core_top
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mem_core_top
WARNING (WNL021): ./mem_core_top_1.sv(170): external reference "aqed.seq_pointer" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(174): external reference "aqed.insert_cond" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(178): external reference "aqed.delete_cond" remains unresolved and will be treated as a free net.
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background (thread 4)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2765 of 19200 design flops, 0 of 0 design latches, 13 of 13 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "B".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.246s
Performing Proof Simplification...
4.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
4.0.Bm: Proof Simplification Iteration 1	[0.00 s]
4.0.Bm: Proof Simplification Iteration 2	[0.05 s]
4.0.Bm: Proof Simplification Iteration 3	[0.08 s]
Proof Simplification completed in 0.26 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
4.0.Bm: Proofgrid shell started at 13114@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_5
4.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
4.0.Bm: Trace Attempt  1	[0.11 s]
4.0.Bm: Trace Attempt  2	[0.20 s]
4.0.Bm: Trace Attempt  3	[0.34 s]
4.0.Bm: Trace Attempt  4	[0.56 s]
4.0.Bm: Trace Attempt  5	[0.77 s]
4.0.Bm: Trace Attempt  6	[0.96 s]
4.0.Bm: A trace with 6 cycles was found. [1.09 s]
INFO (IPF055): 4.0.Bm: A counterexample (cex) with 6 cycles was found for the property "mem_core_top.assert_qed_match" in 1.19 s.
4.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
4.0.Bm: All properties determined. [1.16 s]
4.0.Bm: Exited with Success (@ 1.17 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 5)
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
5.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
5.0.Bm: Proof Simplification Iteration 1	[0.00 s]
5.0.Bm: Proof Simplification Iteration 2	[0.00 s]
5.0.Bm: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 8
ProofGrid is starting event handling
5.0.B: Proofgrid shell started at 13133@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_6
5.0.Bm: Proofgrid shell started at 13132@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_6
5.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
5.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
5.0.B: Starting proof for property "mem_core_top.assert_response_bound"	[0.00 s].
5.0.B: Trace Attempt  1	[0.00 s]
5.0.Bm: Trace Attempt  1	[0.01 s]
5.0.B: Trace Attempt  2	[0.01 s]
5.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.cover_seq_10" was covered in 1 cycles in 0.01 s.
5.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.cover_insert" was covered in 1 cycles in 0.01 s.
5.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.cover_delete" was covered in 1 cycles in 0.01 s.
5.0.Bm: Trace Attempt  2	[0.01 s]
5.0.B: Trace Attempt  3	[0.01 s]
5.0.Bm: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.resource_constrain_2:precondition1" was covered in 2 cycles in 0.02 s.
5.0.Bm: Trace Attempt  3	[0.02 s]
5.0.B: Trace Attempt  4	[0.02 s]
5.0.Bm: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.resource_constrain_1:precondition1" was covered in 3 cycles in 0.03 s.
5.0.B: Trace Attempt  5	[0.03 s]
5.0.Bm: Trace Attempt  4	[0.03 s]
5.0.Bm: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.assert_qed_match:precondition1" was covered in 4 cycles in 0.03 s.
5.0.Bm: Trace Attempt  5	[0.04 s]
5.0.Bm: Trace Attempt  6	[0.04 s]
5.0.Bm: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 5.0.Bm: The cover property "mem_core_top.assert_response_bound:precondition1" was covered in 6 cycles in 0.05 s.
5.0.Bm: Trace Attempt  7	[0.05 s]
5.0.B: Trace Attempt 10	[0.08 s]
5.0.B: A trace with 10 cycles was found. [0.09 s]
INFO (IPF055): 5.0.B: A counterexample (cex) with 10 cycles was found for the property "mem_core_top.assert_response_bound" in 0.09 s.
5.0.B: Stopped processing property "mem_core_top.assert_response_bound"	[0.09 s].
5.0.B: All properties determined. [0.09 s]
5.0.B: Exited with Success (@ 0.10 s)
5.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
5.0.Bm: Trace Attempt 10	[0.09 s]
5.0.Bm: All properties determined. [0.10 s]
5.0.Bm: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 2
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 7
	       - unreachable  : 0 (0%)
	       - covered      : 7 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mem_core_top.assert_response_bound -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mem_core_top.assert_response_bound".
cex
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file ./doublebuffer_control_unq1.sv
[WARN (VERI-1206)] ./doublebuffer_control_unq1.sv(521): overwriting previous definition of module doublebuffer_control_unq1
[INFO (VERI-2142)] ./doublebuffer_control_unq1.sv(521): previous definition of module doublebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./fifo_control_unq1.sv
[WARN (VERI-1206)] ./fifo_control_unq1.sv(355): overwriting previous definition of module fifo_control_unq1
[INFO (VERI-2142)] ./fifo_control_unq1.sv(355): previous definition of module fifo_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./linebuffer_control_unq1.sv
[WARN (VERI-1206)] ./linebuffer_control_unq1.sv(129): overwriting previous definition of module linebuffer_control_unq1
[INFO (VERI-2142)] ./linebuffer_control_unq1.sv(129): previous definition of module linebuffer_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./memory_core.sv
[WARN (VERI-1206)] ./memory_core.sv(559): overwriting previous definition of module memory_core
[INFO (VERI-2142)] ./memory_core.sv(559): previous definition of module memory_core is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_unq1.v
[WARN (VERI-1206)] ./mem_unq1.v(90): overwriting previous definition of module mem_unq1
[INFO (VERI-2142)] ./mem_unq1.v(90): previous definition of module mem_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_control_unq1.sv
[WARN (VERI-1206)] ./sram_control_unq1.sv(146): overwriting previous definition of module sram_control_unq1
[INFO (VERI-2142)] ./sram_control_unq1.sv(146): previous definition of module sram_control_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./sram_stub_unq1.v
[WARN (VERI-1206)] ./sram_stub_unq1.v(102): overwriting previous definition of module sram_stub_unq1
[INFO (VERI-2142)] ./sram_stub_unq1.v(102): previous definition of module sram_stub_unq1 is here
[-- (VERI-1482)] Analyzing Verilog file ./aqed.v
[WARN (VERI-1206)] ./aqed.v(109): overwriting previous definition of module aqed
[INFO (VERI-2142)] ./aqed.v(109): previous definition of module aqed is here
[-- (VERI-1482)] Analyzing Verilog file ./mem_core_top_1.sv
[WARN (VERI-1206)] ./mem_core_top_1.sv(207): overwriting previous definition of module mem_core_top
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
[-- (VERI-1482)] Analyzing Verilog file ./concat_rtl.v
[WARN (VERI-1206)] ./concat_rtl.v(33): overwriting previous definition of module ccs_in_v1
[INFO (VERI-2142)] ./concat_rtl.v(33): previous definition of module ccs_in_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(66): overwriting previous definition of module ccs_out_v1
[INFO (VERI-2142)] ./concat_rtl.v(66): previous definition of module ccs_out_v1 is here
[WARN (VERI-1206)] ./concat_rtl.v(2948): overwriting previous definition of module aqed_top_core
[INFO (VERI-2142)] ./concat_rtl.v(2948): previous definition of module aqed_top_core is here
[WARN (VERI-1206)] ./concat_rtl.v(2999): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] ./concat_rtl.v(2999): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file mem_core_top_1.sv
[INFO (VERI-2142)] ./mem_core_top_1.sv(207): previous definition of module mem_core_top is here
INFO (ISW003): Top module name is "mem_core_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[WARN (VERI-1927)] ./mem_core_top_1.sv(139): port original_rsc_dat remains unconnected for this instance
[INFO (VERI-1018)] ./mem_core_top_1.sv(7): compiling module mem_core_top
[INFO (VERI-1018)] ./memory_core.sv(64): compiling module memory_core
[INFO (VERI-1018)] ./linebuffer_control_unq1.sv(55): compiling module linebuffer_control_unq1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(89): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(122): expression size 32 truncated to fit in target size 16
[WARN (VERI-1330)] ./memory_core.sv(435): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./fifo_control_unq1.sv(55): compiling module fifo_control_unq1
[WARN (VERI-1209)] ./fifo_control_unq1.sv(303): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(309): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(322): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(335): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ./fifo_control_unq1.sv(336): expression size 32 truncated to fit in target size 10
[WARN (VERI-1330)] ./memory_core.sv(460): actual bit length 16 differs from formal bit length 13 for port depth
[INFO (VERI-1018)] ./sram_control_unq1.sv(56): compiling module sram_control_unq1
[INFO (VERI-1018)] ./doublebuffer_control_unq1.sv(58): compiling module doublebuffer_control_unq1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(174): expression size 32 truncated to fit in target size 1
[WARN (VERI-1167)] ./doublebuffer_control_unq1.sv(180): if-condition does not match any sensitivity list edge
[WARN (VERI-1221)] ./doublebuffer_control_unq1.sv(184): data_out should be on the sensitivity list
[WARN (VERI-1466)] ./doublebuffer_control_unq1.sv(184): assignment under multiple single edges is not supported for synthesis
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(202): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(285): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(286): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(295): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(328): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(450): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./mem_unq1.v(56): compiling module mem_unq1
[INFO (VERI-1018)] ./sram_stub_unq1.v(54): compiling module sram_stub_unq1
[INFO (VERI-1018)] ./concat_rtl.v(2955): compiling module aqed_top
[INFO (VERI-1018)] ./concat_rtl.v(87): compiling module aqed_top_core
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0101,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0111,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01000,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01101,width=32'sb01)
[WARN (VERI-9028)] ./mem_core_top_1.sv(139): missing/open ports on instance aqed of module aqed_top
[WARN (VERI-1209)] ./mem_core_top_1.sv(149): expression size 32 truncated to fit in target size 17
[WARN (VERI-1209)] ./mem_core_top_1.sv(150): expression size 32 truncated to fit in target size 17
[INFO (VERI-8000)] ./mem_core_top_1.sv(170): Creating net aqed.seq_pointer
[INFO (VERI-8000)] ./mem_core_top_1.sv(174): Creating net aqed.insert_cond
[INFO (VERI-8000)] ./mem_core_top_1.sv(178): Creating net aqed.delete_cond
[WARN (VERI-1209)] ./mem_core_top_1.sv(193): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./mem_core_top_1.sv(195): expression size 32 truncated to fit in target size 16
[WARN (VDB-1002)] ./mem_core_top_1.sv(10): net stencil_width[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(11): net arbitrary_addr does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(12): net starting_addr[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(13): net iter_cnt[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(15): net rate_matched does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(16): net stride_0[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(17): net stride_1[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(18): net stride_2[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(19): net stride_3[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(20): net stride_4[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(21): net stride_5[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(22): net range_0[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(23): net range_1[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(24): net range_2[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(25): net range_3[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(26): net range_4[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(27): net range_5[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(28): net circular_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(29): net almost_count[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(30): net enable_chain does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(31): net mode[1] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(32): net tile_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(33): net chain_idx[3] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(34): net depth[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(43): net clk_en does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(44): net flush does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(46): net addr_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(47): net ren_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(52): net chain_in[15] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(55): net chain_wen_in does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(57): net switch_db does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(64): net config_addr[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(65): net config_data[31] does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(66): net config_read does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(67): net config_write does not have a driver
[WARN (VDB-1002)] ./mem_core_top_1.sv(68): net config_en_sram[3] does not have a driver
[WARN (VDB-1013)] ./mem_core_top_1.sv(139): input port original_rsc_dat is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mem_core_top
WARNING (WNL021): ./mem_core_top_1.sv(170): external reference "aqed.seq_pointer" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(174): external reference "aqed.insert_cond" remains unresolved and will be treated as a free net.
WARNING (WNL021): ./mem_core_top_1.sv(178): external reference "aqed.delete_cond" remains unresolved and will be treated as a free net.
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background (thread 6)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2765 of 19200 design flops, 0 of 0 design latches, 13 of 13 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "B".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.219s
Performing Proof Simplification...
6.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
6.0.Bm: Proof Simplification Iteration 1	[0.00 s]
6.0.Bm: Proof Simplification Iteration 2	[0.05 s]
6.0.Bm: Proof Simplification Iteration 3	[0.09 s]
Proof Simplification completed in 0.25 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
6.0.Bm: Proofgrid shell started at 13386@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_7
6.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
6.0.Bm: Trace Attempt  1	[0.11 s]
6.0.Bm: Trace Attempt  2	[0.20 s]
6.0.Bm: Trace Attempt  3	[0.33 s]
6.0.Bm: Trace Attempt  4	[0.56 s]
6.0.Bm: Trace Attempt  5	[0.77 s]
6.0.Bm: Trace Attempt  6	[0.96 s]
6.0.Bm: A trace with 6 cycles was found. [1.09 s]
INFO (IPF055): 6.0.Bm: A counterexample (cex) with 6 cycles was found for the property "mem_core_top.assert_qed_match" in 1.20 s.
6.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
6.0.Bm: All properties determined. [1.16 s]
6.0.Bm: Exited with Success (@ 1.17 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 7)
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
7.0.Bm: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
7.0.Bm: Proof Simplification Iteration 1	[0.00 s]
7.0.Bm: Proof Simplification Iteration 2	[0.00 s]
7.0.Bm: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.01 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 8
ProofGrid is starting event handling
7.0.Bm: Proofgrid shell started at 13405@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_8
7.0.B: Proofgrid shell started at 13406@rsg20.stanford.edu(local) jg_11835_rsg20.stanford.edu_8
7.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
7.0.B: Starting proof for property "mem_core_top.assert_response_bound"	[0.00 s].
7.0.B: Trace Attempt  1	[0.00 s]
7.0.Bm: Trace Attempt  1	[0.01 s]
7.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.cover_seq_10" was covered in 1 cycles in 0.01 s.
7.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.cover_insert" was covered in 1 cycles in 0.01 s.
7.0.B: Trace Attempt  2	[0.01 s]
7.0.Bm: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.cover_delete" was covered in 1 cycles in 0.01 s.
7.0.Bm: Trace Attempt  2	[0.01 s]
7.0.B: Trace Attempt  3	[0.01 s]
7.0.Bm: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.resource_constrain_2:precondition1" was covered in 2 cycles in 0.02 s.
7.0.Bm: Trace Attempt  3	[0.02 s]
7.0.B: Trace Attempt  4	[0.02 s]
7.0.Bm: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.resource_constrain_1:precondition1" was covered in 3 cycles in 0.02 s.
7.0.B: Trace Attempt  5	[0.02 s]
7.0.Bm: Trace Attempt  4	[0.03 s]
7.0.Bm: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.assert_qed_match:precondition1" was covered in 4 cycles in 0.03 s.
7.0.Bm: Trace Attempt  5	[0.04 s]
7.0.Bm: Trace Attempt  6	[0.04 s]
7.0.Bm: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 7.0.Bm: The cover property "mem_core_top.assert_response_bound:precondition1" was covered in 6 cycles in 0.05 s.
7.0.Bm: Trace Attempt  7	[0.05 s]
7.0.B: Trace Attempt 10	[0.07 s]
7.0.B: A trace with 10 cycles was found. [0.09 s]
INFO (IPF055): 7.0.B: A counterexample (cex) with 10 cycles was found for the property "mem_core_top.assert_response_bound" in 0.09 s.
7.0.B: Stopped processing property "mem_core_top.assert_response_bound"	[0.09 s].
7.0.B: All properties determined. [0.09 s]
7.0.B: Exited with Success (@ 0.09 s)
7.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
7.0.Bm: Trace Attempt 10	[0.09 s]
7.0.Bm: All properties determined. [0.10 s]
7.0.Bm: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 9
	      assertions      : 2
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 2 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 7
	       - unreachable  : 0 (0%)
	       - covered      : 7 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::mem_core_top.assert_response_bound -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mem_core_top.assert_response_bound".
cex
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
