Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun 20 00:28:11 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                80707        0.051        0.000                      0                80527        9.500        0.000                       0                 27939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.396        0.000                      0                58973        0.051        0.000                      0                58908        9.750        0.000                       0                 27012  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             970.841        0.000                      0                   65        0.245        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.307        0.000                      0                 1434        0.091        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        6.069        0.000                      0                  352        0.128        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.228        0.000                      0                    3       14.561        0.000                      0                    3  
clk_fpga_0    sclk                7.240        0.000                      0                    3        9.314        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.172        0.000                      0                19204        0.445        0.000                      0                19204  
**async_default**  clk_fpga_1         clk_fpga_1             979.163        0.000                      0                   64        1.374        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          93.890        0.000                      0                  371        0.583        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       15.316        0.000                      0                  241        0.677        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.274ns  (logic 3.475ns (19.016%)  route 14.799ns (80.984%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 24.890 - 22.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.218     6.033    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X26Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.518     6.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.963     7.514    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X27Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.638 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34/O
                         net (fo=1, routed)           0.436     8.074    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.198 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19/O
                         net (fo=1, routed)           0.000     8.198    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.731 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.731    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.008     9.856    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X28Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.980 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.753    10.732    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.856 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[0]_i_2/O
                         net (fo=20, routed)          0.849    11.706    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_spage_out[0]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.830 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3/O
                         net (fo=1, routed)           0.510    12.339    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_2/O
                         net (fo=2, routed)           1.481    13.944    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[17]
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.068 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[19]_i_1/O
                         net (fo=157, routed)         3.425    17.493    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_rep_1
    SLICE_X106Y113       LUT2 (Prop_lut2_I0_O)        0.120    17.613 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1363/O
                         net (fo=1, routed)           0.725    18.338    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[1].napot_match1_5[8]
    SLICE_X99Y111        LUT6 (Prop_lut6_I5_O)        0.327    18.665 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_1006/O
                         net (fo=1, routed)           0.609    19.273    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_1006_n_0
    SLICE_X105Y110       LUT4 (Prop_lut4_I0_O)        0.124    19.397 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_556/O
                         net (fo=1, routed)           0.423    19.821    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_556_n_0
    SLICE_X104Y108       LUT5 (Prop_lut5_I4_O)        0.124    19.945 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_222/O
                         net (fo=1, routed)           0.735    20.680    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_222_n_0
    SLICE_X95Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.804 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_45/O
                         net (fo=1, routed)           0.579    21.383    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[1].napot_match
    SLICE_X89Y107        LUT5 (Prop_lut5_I2_O)        0.124    21.507 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_16/O
                         net (fo=4, routed)           1.110    22.617    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_1
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    22.741 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                         net (fo=1, routed)           0.776    23.517    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    SLICE_X57Y103        LUT4 (Prop_lut4_I3_O)        0.124    23.641 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                         net (fo=1, routed)           0.263    23.904    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.124    24.028 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                         net (fo=1, routed)           0.154    24.183    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I5_O)        0.124    24.307 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                         net (fo=1, routed)           0.000    24.307    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    SLICE_X57Y103        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.711    24.890    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X57Y103        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                         clock pessimism              0.115    25.005    
                         clock uncertainty           -0.332    24.673    
    SLICE_X57Y103        FDCE (Setup_fdce_C_D)        0.029    24.702    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.702    
                         arrival time                         -24.307    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.072ns  (logic 3.231ns (17.879%)  route 14.841ns (82.121%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.218     6.033    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X26Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.518     6.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.963     7.514    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X27Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.638 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34/O
                         net (fo=1, routed)           0.436     8.074    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.198 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19/O
                         net (fo=1, routed)           0.000     8.198    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.731 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.731    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.008     9.856    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X28Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.980 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.753    10.732    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.856 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[0]_i_2/O
                         net (fo=20, routed)          0.849    11.706    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_spage_out[0]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.830 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3/O
                         net (fo=1, routed)           0.510    12.339    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_2/O
                         net (fo=2, routed)           1.481    13.944    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[17]
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.068 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[19]_i_1/O
                         net (fo=157, routed)         3.534    17.602    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_rep_1
    SLICE_X107Y118       LUT2 (Prop_lut2_I0_O)        0.119    17.721 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_710/O
                         net (fo=1, routed)           0.596    18.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_0
    SLICE_X105Y114       LUT6 (Prop_lut6_I2_O)        0.332    18.649 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0/O
                         net (fo=1, routed)           0.440    19.090    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124    19.214 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0/O
                         net (fo=1, routed)           0.966    20.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_n_0
    SLICE_X103Y113       LUT6 (Prop_lut6_I1_O)        0.124    20.304 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           1.109    21.413    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.537 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           0.532    22.069    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.124    22.193 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_15/O
                         net (fo=1, routed)           0.513    22.706    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_15_n_0
    SLICE_X82Y102        LUT5 (Prop_lut5_I0_O)        0.124    22.830 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_6/O
                         net (fo=1, routed)           1.151    23.980    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_6_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124    24.104 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_1/O
                         net (fo=1, routed)           0.000    24.104    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_tmp
    SLICE_X64Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X64Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.029    24.532    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg
  -------------------------------------------------------------------
                         required time                         24.532    
                         arrival time                         -24.104    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.058ns  (logic 3.231ns (17.892%)  route 14.827ns (82.108%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 24.894 - 22.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.218     6.033    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X26Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.518     6.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.963     7.514    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X27Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.638 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34/O
                         net (fo=1, routed)           0.436     8.074    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.198 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19/O
                         net (fo=1, routed)           0.000     8.198    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.731 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.731    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.008     9.856    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X28Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.980 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.753    10.732    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.856 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[0]_i_2/O
                         net (fo=20, routed)          0.849    11.706    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_spage_out[0]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.830 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3/O
                         net (fo=1, routed)           0.510    12.339    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_2/O
                         net (fo=2, routed)           1.481    13.944    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[17]
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.068 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[19]_i_1/O
                         net (fo=157, routed)         3.534    17.602    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_rep_1
    SLICE_X107Y118       LUT2 (Prop_lut2_I0_O)        0.119    17.721 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_710/O
                         net (fo=1, routed)           0.596    18.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_0
    SLICE_X105Y114       LUT6 (Prop_lut6_I2_O)        0.332    18.649 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0/O
                         net (fo=1, routed)           0.440    19.090    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124    19.214 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0/O
                         net (fo=1, routed)           0.966    20.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_n_0
    SLICE_X103Y113       LUT6 (Prop_lut6_I1_O)        0.124    20.304 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           1.109    21.413    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.537 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           0.786    22.323    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.124    22.447 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_8/O
                         net (fo=1, routed)           0.630    23.077    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_8_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I0_O)        0.124    23.201 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_6/O
                         net (fo=1, routed)           0.766    23.967    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_6_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I4_O)        0.124    24.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_1/O
                         net (fo=1, routed)           0.000    24.091    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_tmp
    SLICE_X64Y104        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.715    24.894    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X64Y104        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/C
                         clock pessimism              0.115    25.009    
                         clock uncertainty           -0.332    24.677    
    SLICE_X64Y104        FDCE (Setup_fdce_C_D)        0.029    24.706    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg
  -------------------------------------------------------------------
                         required time                         24.706    
                         arrival time                         -24.091    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            riscv_uart_txd
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 4.024ns (50.402%)  route 3.960ns (49.598%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.656     2.950    soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/clk
    SLICE_X53Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456     3.406 r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/Q
                         net (fo=1, routed)           3.960     7.366    riscv_uart_txd_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    10.933 r  riscv_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.933    riscv_uart_txd
    Y7                                                                r  riscv_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.332    21.668    
                         output delay               -10.000    11.668    
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.713ns  (logic 3.231ns (18.241%)  route 14.482ns (81.759%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 24.716 - 22.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.218     6.033    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X26Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.518     6.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.963     7.514    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X27Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.638 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34/O
                         net (fo=1, routed)           0.436     8.074    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_34_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.198 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19/O
                         net (fo=1, routed)           0.000     8.198    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_19_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.731 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.731    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.008     9.856    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X28Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.980 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=31, routed)          0.753    10.732    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.856 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[0]_i_2/O
                         net (fo=20, routed)          0.849    11.706    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_spage_out[0]
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.830 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3/O
                         net (fo=1, routed)           0.510    12.339    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_3_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[7]_i_2/O
                         net (fo=2, routed)           1.481    13.944    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[17]
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.068 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[19]_i_1/O
                         net (fo=157, routed)         3.534    17.602    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_rep_1
    SLICE_X107Y118       LUT2 (Prop_lut2_I0_O)        0.119    17.721 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_710/O
                         net (fo=1, routed)           0.596    18.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_0
    SLICE_X105Y114       LUT6 (Prop_lut6_I2_O)        0.332    18.649 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0/O
                         net (fo=1, routed)           0.440    19.090    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_363__0_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124    19.214 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0/O
                         net (fo=1, routed)           0.966    20.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_112__0_n_0
    SLICE_X103Y113       LUT6 (Prop_lut6_I1_O)        0.124    20.304 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           1.109    21.413    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.537 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           0.527    22.064    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X87Y102        LUT4 (Prop_lut4_I3_O)        0.124    22.188 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8__0/O
                         net (fo=1, routed)           0.448    22.636    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8__0_n_0
    SLICE_X84Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.760 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6__0/O
                         net (fo=1, routed)           0.862    23.622    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6__0_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.124    23.746 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1__0/O
                         net (fo=1, routed)           0.000    23.746    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_tmp
    SLICE_X55Y98         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.537    24.716    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X55Y98         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/C
                         clock pessimism              0.115    24.831    
                         clock uncertainty           -0.332    24.499    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)        0.029    24.528    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                         -23.746    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.756ns  (logic 5.596ns (26.961%)  route 15.160ns (73.039%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 24.817 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/DOADO[0]
                         net (fo=1, routed)           1.130     6.648    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[0]
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.772 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.687     7.459    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.583 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.485     8.069    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X54Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.193 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.264     9.457    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.150     9.607 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.494    11.100    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.328    11.428 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.954    12.383    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         0.921    13.428    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.118    13.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[35]_i_1/O
                         net (fo=7, routed)           0.462    14.008    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[33]
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.326    14.334 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_96__0/O
                         net (fo=1, routed)           0.294    14.629    soc_i/cpu_wrap_0/inst/u_immu/in23__0[35]
    SLICE_X51Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.753 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_76__0/O
                         net (fo=1, routed)           0.517    15.270    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1154_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.394 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_50__0/O
                         net (fo=154, routed)         1.680    17.074    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_3
    SLICE_X38Y106        LUT2 (Prop_lut2_I0_O)        0.153    17.227 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_x_i_1281/O
                         net (fo=1, routed)           0.749    17.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[15].napot_match1[16]
    SLICE_X41Y113        LUT6 (Prop_lut6_I5_O)        0.331    18.307 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_883/O
                         net (fo=1, routed)           0.710    19.017    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_883_n_0
    SLICE_X47Y113        LUT4 (Prop_lut4_I0_O)        0.124    19.141 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_457/O
                         net (fo=1, routed)           0.263    19.404    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_457_n_0
    SLICE_X47Y113        LUT5 (Prop_lut5_I4_O)        0.124    19.528 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_161/O
                         net (fo=1, routed)           0.782    20.311    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_161_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    20.435 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_34/O
                         net (fo=1, routed)           0.300    20.735    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[15].napot_match
    SLICE_X48Y107        LUT5 (Prop_lut5_I2_O)        0.124    20.859 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_12/O
                         net (fo=3, routed)           1.022    21.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_15
    SLICE_X46Y106        LUT6 (Prop_lut6_I4_O)        0.124    22.004 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.452    22.456    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124    22.580 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.590    23.169    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I4_O)        0.124    23.293 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.403    23.696    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.820 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    23.820    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X53Y109        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.638    24.817    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X53Y109        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.115    24.932    
                         clock uncertainty           -0.332    24.600    
    SLICE_X53Y109        FDCE (Setup_fdce_C_D)        0.029    24.629    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.629    
                         arrival time                         -23.820    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.712ns  (logic 3.455ns (19.506%)  route 14.257ns (80.494%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 24.830 - 22.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.218     6.033    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X26Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.518     6.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         1.812     8.362    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[26]_i_3__0_0[0]
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.486 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state[0]_i_35/O
                         net (fo=1, routed)           0.523     9.010    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state[0]_i_35_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.134 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state[0]_i_20/O
                         net (fo=1, routed)           0.000     9.134    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state[0]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.667 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.667    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_i_7_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.784 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_i_5/CO[3]
                         net (fo=32, routed)          1.156    10.940    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/hit_30
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.120    11.060 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7__0/O
                         net (fo=30, routed)          0.927    11.987    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/hit_3
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.327    12.314 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[17]_i_4__0/O
                         net (fo=8, routed)           0.525    12.839    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[17]_i_4__0_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.963 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[10]_i_3__0/O
                         net (fo=1, routed)           0.425    13.388    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[10]_i_3__0_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.512 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn[10]_i_2__0/O
                         net (fo=2, routed)           1.404    14.916    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/tlb_pte_out[20]
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    15.040 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pa[22]_i_1__0/O
                         net (fo=153, routed)         2.633    17.674    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/va_latch_reg[22]
    SLICE_X80Y115        LUT2 (Prop_lut2_I0_O)        0.150    17.824 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_v_i_708/O
                         net (fo=1, routed)           0.339    18.163    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_111_2
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.326    18.489 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_359/O
                         net (fo=1, routed)           0.570    19.059    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_359_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I4_O)        0.124    19.183 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_111/O
                         net (fo=1, routed)           1.298    20.481    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_111_n_0
    SLICE_X61Y109        LUT6 (Prop_lut6_I0_O)        0.124    20.605 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20/O
                         net (fo=2, routed)           0.832    21.437    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20_n_0
    SLICE_X54Y109        LUT6 (Prop_lut6_I4_O)        0.124    21.561 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_42/O
                         net (fo=2, routed)           0.828    22.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_3
    SLICE_X49Y107        LUT4 (Prop_lut4_I3_O)        0.124    22.513 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15/O
                         net (fo=1, routed)           0.407    22.920    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15_n_0
    SLICE_X49Y107        LUT5 (Prop_lut5_I0_O)        0.124    23.044 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6/O
                         net (fo=1, routed)           0.577    23.621    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124    23.745 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_1/O
                         net (fo=1, routed)           0.000    23.745    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_tmp
    SLICE_X48Y105        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.651    24.830    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X48Y105        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/C
                         clock pessimism              0.115    24.945    
                         clock uncertainty           -0.332    24.613    
    SLICE_X48Y105        FDCE (Setup_fdce_C_D)        0.031    24.644    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg
  -------------------------------------------------------------------
                         required time                         24.644    
                         arrival time                         -23.745    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.360ns  (logic 4.756ns (23.360%)  route 15.604ns (76.640%))
  Logic Levels:           19  (CARRY4=4 LUT3=2 LUT4=1 LUT5=7 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 27.061 - 22.000 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.105     5.920    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X44Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.456     6.376 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/Q
                         net (fo=3, routed)           1.115     7.491    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_6_0[15]
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_23/O
                         net (fo=1, routed)           0.000     7.615    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_23_n_0
    SLICE_X47Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.832 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8/O
                         net (fo=1, routed)           1.295     9.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.426 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         2.590    12.016    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X94Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.140 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_8/O
                         net (fo=1, routed)           1.104    13.244    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_8_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I0_O)        0.124    13.368 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_3/O
                         net (fo=17, routed)          0.688    14.056    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/ma2mr_rd_data_reg[52]
    SLICE_X87Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_4/O
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[52]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.581 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.581    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.695    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[56]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.934 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[60]_i_2/O[2]
                         net (fo=2, routed)           1.078    16.012    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos0[59]
    SLICE_X92Y53         LUT5 (Prop_lut5_I1_O)        0.302    16.314 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_44/O
                         net (fo=1, routed)           0.680    16.994    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_44_n_0
    SLICE_X92Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.118 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_11/O
                         net (fo=12, routed)          0.961    18.080    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_1_in14_in
    SLICE_X91Y49         LUT5 (Prop_lut5_I2_O)        0.150    18.230 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          0.833    19.063    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X101Y49        LUT3 (Prop_lut3_I1_O)        0.320    19.383 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                         net (fo=2, routed)           0.727    20.110    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    SLICE_X100Y49        LUT5 (Prop_lut5_I0_O)        0.326    20.436 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                         net (fo=1, routed)           0.734    21.170    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.577 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                         net (fo=77, routed)          1.297    22.873    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    SLICE_X110Y55        LUT5 (Prop_lut5_I3_O)        0.303    23.176 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[121]_i_6/O
                         net (fo=4, routed)           0.764    23.941    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[121]_i_6_n_0
    SLICE_X112Y57        LUT3 (Prop_lut3_I2_O)        0.150    24.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[113]_i_6/O
                         net (fo=3, routed)           1.057    25.148    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[113]_i_6_n_0
    SLICE_X112Y43        LUT5 (Prop_lut5_I0_O)        0.328    25.476 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[81]_i_2/O
                         net (fo=1, routed)           0.680    26.156    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[81]_i_2_n_0
    SLICE_X112Y43        LUT6 (Prop_lut6_I0_O)        0.124    26.280 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[81]_i_1/O
                         net (fo=1, routed)           0.000    26.280    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[81]_i_1_n_0
    SLICE_X112Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.089    25.268    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.100    25.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.692    27.061    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X112Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[81]/C
                         clock pessimism              0.447    27.507    
                         clock uncertainty           -0.332    27.175    
    SLICE_X112Y43        FDCE (Setup_fdce_C_D)        0.077    27.252    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[81]
  -------------------------------------------------------------------
                         required time                         27.252    
                         arrival time                         -26.280    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.217ns  (logic 4.756ns (23.524%)  route 15.461ns (76.476%))
  Logic Levels:           19  (CARRY4=4 LUT3=2 LUT4=1 LUT5=7 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 27.002 - 22.000 ) 
    Source Clock Delay      (SCD):    5.920ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.105     5.920    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X44Y44         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.456     6.376 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[15]/Q
                         net (fo=3, routed)           1.115     7.491    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_6_0[15]
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_23/O
                         net (fo=1, routed)           0.000     7.615    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_23_n_0
    SLICE_X47Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     7.832 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8/O
                         net (fo=1, routed)           1.295     9.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.299     9.426 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         2.590    12.016    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X94Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.140 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_8/O
                         net (fo=1, routed)           1.104    13.244    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_8_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I0_O)        0.124    13.368 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_3/O
                         net (fo=17, routed)          0.688    14.056    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/ma2mr_rd_data_reg[52]
    SLICE_X87Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.180 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_4/O
                         net (fo=1, routed)           0.000    14.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[52]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.581 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.581    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.695 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.695    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[56]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.934 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[60]_i_2/O[2]
                         net (fo=2, routed)           1.078    16.012    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos0[59]
    SLICE_X92Y53         LUT5 (Prop_lut5_I1_O)        0.302    16.314 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_44/O
                         net (fo=1, routed)           0.680    16.994    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_44_n_0
    SLICE_X92Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.118 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_11/O
                         net (fo=12, routed)          0.961    18.080    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_1_in14_in
    SLICE_X91Y49         LUT5 (Prop_lut5_I2_O)        0.150    18.230 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          0.833    19.063    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X101Y49        LUT3 (Prop_lut3_I1_O)        0.320    19.383 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                         net (fo=2, routed)           0.727    20.110    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    SLICE_X100Y49        LUT5 (Prop_lut5_I0_O)        0.326    20.436 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                         net (fo=1, routed)           0.734    21.170    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.577 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                         net (fo=77, routed)          1.297    22.873    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    SLICE_X110Y55        LUT5 (Prop_lut5_I3_O)        0.303    23.176 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[121]_i_6/O
                         net (fo=4, routed)           0.764    23.941    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[121]_i_6_n_0
    SLICE_X112Y57        LUT3 (Prop_lut3_I2_O)        0.150    24.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[113]_i_6/O
                         net (fo=3, routed)           0.896    24.987    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[113]_i_6_n_0
    SLICE_X113Y45        LUT5 (Prop_lut5_I0_O)        0.328    25.315 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[97]_i_4/O
                         net (fo=2, routed)           0.699    26.014    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[97]_i_4_n_0
    SLICE_X113Y42        LUT6 (Prop_lut6_I3_O)        0.124    26.138 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[65]_i_1/O
                         net (fo=1, routed)           0.000    26.138    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[65]_i_1_n_0
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.089    25.268    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.100    25.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.634    27.002    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[65]/C
                         clock pessimism              0.447    27.449    
                         clock uncertainty           -0.332    27.117    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.029    27.146    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[65]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -26.138    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.676ns  (logic 5.112ns (24.724%)  route 15.564ns (75.276%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 24.890 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_0/DOADO[0]
                         net (fo=1, routed)           1.130     6.648    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[0]
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.772 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.687     7.459    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.583 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.485     8.069    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X54Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.193 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.264     9.457    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.150     9.607 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.494    11.100    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.328    11.428 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.954    12.383    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.507 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         0.921    13.428    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.118    13.546 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[35]_i_1/O
                         net (fo=7, routed)           0.462    14.008    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[33]
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.326    14.334 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_96__0/O
                         net (fo=1, routed)           0.294    14.629    soc_i/cpu_wrap_0/inst/u_immu/in23__0[35]
    SLICE_X51Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.753 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_76__0/O
                         net (fo=1, routed)           0.517    15.270    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1154_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.394 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_50__0/O
                         net (fo=154, routed)         1.995    17.389    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_3
    SLICE_X52Y113        LUT2 (Prop_lut2_I0_O)        0.124    17.513 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_2009/O
                         net (fo=1, routed)           1.279    18.792    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[13].napot_match1[16]
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.916 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1398/O
                         net (fo=1, routed)           0.572    19.488    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1398_n_0
    SLICE_X60Y92         LUT4 (Prop_lut4_I0_O)        0.124    19.612 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_692/O
                         net (fo=1, routed)           0.639    20.251    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_692_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I4_O)        0.124    20.375 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_217/O
                         net (fo=1, routed)           0.606    20.981    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_217_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_53/O
                         net (fo=2, routed)           0.669    21.774    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pma[13].napot_match
    SLICE_X63Y101        LUT6 (Prop_lut6_I2_O)        0.124    21.898 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_15/O
                         net (fo=1, routed)           0.619    22.517    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pma_c19
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.124    22.641 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_3/O
                         net (fo=1, routed)           0.976    23.616    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_3_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.124    23.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1/O
                         net (fo=1, routed)           0.000    23.740    soc_i/cpu_wrap_0/inst/u_impu/pma_c_tmp
    SLICE_X58Y103        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.711    24.890    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X58Y103        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/C
                         clock pessimism              0.115    25.005    
                         clock uncertainty           -0.332    24.673    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.077    24.750    soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.750    
                         arrival time                         -23.740    
  -------------------------------------------------------------------
                         slack                                  1.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.141ns (6.871%)  route 1.911ns (93.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.567     0.903    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X59Y71         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[12]/Q
                         net (fo=8, routed)           1.911     2.955    soc_i/cpu_wrap_0/inst/u_cpu_top/if_pc[12]
    SLICE_X66Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.293     2.844    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X66Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[12]/C
                         clock pessimism             -0.030     2.814    
    SLICE_X66Y65         FDCE (Hold_fdce_C_D)         0.090     2.904    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.389%)  route 0.224ns (54.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.628     0.964    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X52Y132        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1064]/Q
                         net (fo=1, routed)           0.224     1.329    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1064]
    SLICE_X49Y132        LUT3 (Prop_lut3_I0_O)        0.045     1.374 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1064]_i_1__2/O
                         net (fo=1, routed)           0.000     1.374    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1064]_i_1__2_n_0
    SLICE_X49Y132        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.902     1.268    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X49Y132        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1064]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y132        FDRE (Hold_fdre_C_D)         0.091     1.320    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.186ns (12.447%)  route 1.308ns (87.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X71Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/Q
                         net (fo=1, routed)           1.308     2.367    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[12]
    SLICE_X69Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.412 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[12]_i_1/O
                         net (fo=1, routed)           0.000     2.412    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[12]
    SLICE_X69Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.745     2.296    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X69Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/C
                         clock pessimism             -0.030     2.266    
    SLICE_X69Y33         FDCE (Hold_fdce_C_D)         0.092     2.358    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.467ns (13.920%)  route 2.888ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.857ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.535     2.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X81Y81         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.367     3.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[63]/Q
                         net (fo=8, routed)           2.888     5.969    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/Q[63]
    SLICE_X81Y73         LUT4 (Prop_lut4_I0_O)        0.100     6.069 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_badaddr[63]_i_1/O
                         net (fo=1, routed)           0.000     6.069    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_badaddr[63]
    SLICE_X81Y73         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       2.397     3.691    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.815 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.043     5.857    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X81Y73         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[63]/C
                         clock pessimism             -0.115     5.743    
    SLICE_X81Y73         FDCE (Hold_fdce_C_D)         0.271     6.014    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[63]
  -------------------------------------------------------------------
                         required time                         -6.014    
                         arrival time                           6.069    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.463%)  route 0.223ns (54.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.557     0.893    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[22]/Q
                         net (fo=1, routed)           0.223     1.257    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[31]_2[5]
    SLICE_X48Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch[22]_i_1/O
                         net (fo=1, routed)           0.000     1.302    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/peri_apb\\.prdata[22]
    SLICE_X48Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.824     1.190    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/clk
    SLICE_X48Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[22]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y13         FDCE (Hold_fdce_C_D)         0.091     1.246    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.242%)  route 0.225ns (54.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.557     0.893    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/s_apb_intf\\.prdata_reg[21]/Q
                         net (fo=1, routed)           0.225     1.259    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[31]_2[4]
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.304 r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch[21]_i_1/O
                         net (fo=1, routed)           0.000     1.304    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/peri_apb\\.prdata[21]
    SLICE_X48Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.824     1.190    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/clk
    SLICE_X48Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[21]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y14         FDCE (Hold_fdce_C_D)         0.092     1.247    soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.226ns (16.418%)  route 1.151ns (83.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.583     0.919    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X77Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33         FDCE (Prop_fdce_C_Q)         0.128     1.046 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[9]/Q
                         net (fo=1, routed)           1.151     2.197    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[9]
    SLICE_X76Y33         LUT5 (Prop_lut5_I4_O)        0.098     2.295 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[9]_i_1/O
                         net (fo=1, routed)           0.000     2.295    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[9]
    SLICE_X76Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.625     2.176    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X76Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[9]/C
                         clock pessimism             -0.030     2.146    
    SLICE_X76Y33         FDCE (Hold_fdce_C_D)         0.092     2.238    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_array_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.175%)  route 0.226ns (54.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.562     0.898    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/clk
    SLICE_X49Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_array_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_array_reg[0][21]/Q
                         net (fo=1, routed)           0.226     1.264    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_array_reg[0]__0__0[21]
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.309 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr[2][21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.309    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr[2][21]_i_1__0_n_0
    SLICE_X49Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.825     1.191    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/clk
    SLICE_X49Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr_reg[2][21]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.091     1.252    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].pte_out_arr_reg[2][21]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.209ns (12.842%)  route 1.418ns (87.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X62Y41         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/Q
                         net (fo=2, routed)           1.418     2.502    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/wdata_out[41]
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.547 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[0][41]_i_1/O
                         net (fo=32, routed)          0.000     2.547    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/rd_data_dbg[41]
    SLICE_X62Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.848     2.399    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X62Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][41]/C
                         clock pessimism             -0.030     2.369    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.121     2.490    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][41]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.338%)  route 0.282ns (66.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.634     0.970    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X43Y136        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[1125]/Q
                         net (fo=36, routed)          0.282     1.393    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/s_axi_arlen[0]
    SLICE_X50Y145        SRL16E                                       r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.906     1.272    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/aclk
    SLICE_X50Y145        SRL16E                                       r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.335    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y6    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y8    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y8    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y2    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y1    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y1    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y0    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y0    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X58Y130  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y27    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y27    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X66Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X62Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X62Y134  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Fast Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 47.165 - 44.000 ) 
    Source Clock Delay      (SCD):    4.026ns = ( 26.026 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.862ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    22.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    22.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.829    23.195    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.204    23.399 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.206    24.605    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421    26.026 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    26.026    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    44.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    44.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563    44.898    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164    45.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.881    45.943    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221    47.165 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    47.165    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.862    48.026    
                         clock uncertainty           -0.332    47.694    
                         output delay               -10.000    37.694    
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                         -26.026    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.823ns
    Source Clock Delay      (SCD):    8.848ns
    Clock Pessimism Removal (CPR):    0.975ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.493     2.672    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.418     3.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.440     5.530    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.848 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     8.848    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667     2.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     3.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824     6.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.975     8.848    
                         clock uncertainty            0.332     9.180    
                         output delay               -10.000    -0.820    
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                           8.848    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      970.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             970.841ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.208ns  (logic 4.173ns (29.371%)  route 10.035ns (70.629%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.698 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           1.249    16.947    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X91Y57         LUT2 (Prop_lut2_I1_O)        0.336    17.283 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    17.283    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.075   988.124    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        988.124    
                         arrival time                         -17.283    
  -------------------------------------------------------------------
                         slack                                970.841    

Slack (MET) :             970.934ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 3.915ns (27.800%)  route 10.168ns (72.200%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 1002.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[3]
                         net (fo=2, routed)           1.382    16.852    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[52]
    SLICE_X92Y57         LUT2 (Prop_lut2_I0_O)        0.306    17.158 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[52]_i_1/O
                         net (fo=1, routed)           0.000    17.158    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[52]
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.605  1002.784    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.229  1003.013    
                         clock uncertainty          -15.000   988.013    
    SLICE_X92Y57         FDCE (Setup_fdce_C_D)        0.079   988.092    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        988.092    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                970.934    

Slack (MET) :             970.977ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 4.196ns (29.891%)  route 9.842ns (70.109%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 1002.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.499 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.499    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.755 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           1.055    16.811    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[63]
    SLICE_X92Y57         LUT2 (Prop_lut2_I1_O)        0.302    17.113 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    17.113    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.605  1002.784    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.229  1003.013    
                         clock uncertainty          -15.000   988.013    
    SLICE_X92Y57         FDCE (Setup_fdce_C_D)        0.077   988.090    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.090    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                970.977    

Slack (MET) :             970.995ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.061ns  (logic 4.076ns (28.988%)  route 9.985ns (71.012%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 1002.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.605 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           1.199    16.804    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X92Y57         LUT2 (Prop_lut2_I1_O)        0.332    17.136 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/O
                         net (fo=1, routed)           0.000    17.136    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[53]
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.605  1002.784    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X92Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.229  1003.013    
                         clock uncertainty          -15.000   988.013    
    SLICE_X92Y57         FDCE (Setup_fdce_C_D)        0.118   988.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        988.131    
                         arrival time                         -17.136    
  -------------------------------------------------------------------
                         slack                                970.995    

Slack (MET) :             970.999ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.006ns  (logic 4.161ns (29.708%)  route 9.845ns (70.292%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.719 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           1.059    16.778    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X91Y57         LUT2 (Prop_lut2_I0_O)        0.303    17.081 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000    17.081    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.031   988.080    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        988.080    
                         arrival time                         -17.081    
  -------------------------------------------------------------------
                         slack                                970.999    

Slack (MET) :             971.010ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.996ns  (logic 4.159ns (29.716%)  route 9.837ns (70.284%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.499 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.499    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.721 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                         net (fo=2, routed)           1.050    16.772    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    SLICE_X91Y57         LUT2 (Prop_lut2_I1_O)        0.299    17.071 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    17.071    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.032   988.081    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.081    
                         arrival time                         -17.071    
  -------------------------------------------------------------------
                         slack                                971.010    

Slack (MET) :             971.028ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.021ns  (logic 4.184ns (29.842%)  route 9.837ns (70.158%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.499 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.499    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.721 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                         net (fo=2, routed)           1.050    16.772    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    SLICE_X91Y57         LUT2 (Prop_lut2_I0_O)        0.324    17.096 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    17.096    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.075   988.124    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        988.124    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                971.028    

Slack (MET) :             971.085ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 3.951ns (28.387%)  route 9.967ns (71.613%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.510 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           1.181    16.691    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X91Y57         LUT2 (Prop_lut2_I1_O)        0.302    16.993 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    16.993    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.029   988.078    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        988.078    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                971.085    

Slack (MET) :             971.103ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.946ns  (logic 3.979ns (28.531%)  route 9.967ns (71.469%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.510 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           1.181    16.691    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X91Y57         LUT2 (Prop_lut2_I0_O)        0.330    17.021 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000    17.021    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.075   988.124    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        988.124    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                971.103    

Slack (MET) :             971.142ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.863ns  (logic 4.045ns (29.179%)  route 9.818ns (70.821%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.781     3.075    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     3.494 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/Q
                         net (fo=3, routed)           1.287     4.781    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[47]
    SLICE_X92Y55         LUT6 (Prop_lut6_I1_O)        0.299     5.080 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_1/O
                         net (fo=6, routed)           1.428     6.508    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X89Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           1.119     7.752    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X89Y50         LUT5 (Prop_lut5_I2_O)        0.124     7.876 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.691     9.567    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X89Y43         LUT4 (Prop_lut4_I1_O)        0.124     9.691 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.792    10.482    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.430    11.036    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.160 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.238    12.398    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X90Y43         LUT3 (Prop_lut3_I2_O)        0.124    12.522 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.800    13.323    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.903 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.903    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.017 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.131 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.131    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.359 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.359    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.473 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.473    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.587 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001    14.587    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.701 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.701    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.815 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.815    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.929 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.929    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.157    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.271 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.385 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.385    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.607 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[0]
                         net (fo=2, routed)           1.031    16.639    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[57]
    SLICE_X91Y57         LUT2 (Prop_lut2_I1_O)        0.299    16.938 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    16.938    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.266  1003.049    
                         clock uncertainty          -15.000   988.049    
    SLICE_X91Y57         FDCE (Setup_fdce_C_D)        0.031   988.080    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.080    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                971.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.170     1.281    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.903     1.269    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.300     0.970    
    SLICE_X109Y31        FDCE (Hold_fdce_C_D)         0.066     1.036    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.338ns (65.374%)  route 0.179ns (34.626%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.582     0.918    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.179     1.238    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X88Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_22/O
                         net (fo=2, routed)           0.000     1.283    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[62]
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.435 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.435    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X88Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.300     0.918    
    SLICE_X88Y58         FDCE (Hold_fdce_C_D)         0.102     1.020    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.516ns (60.798%)  route 0.333ns (39.202%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.190     1.258    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X88Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.303    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.457 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.458    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.523 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.664    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[31]
    SLICE_X89Y51         LUT2 (Prop_lut2_I0_O)        0.111     1.775 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[31]_i_1/O
                         net (fo=1, routed)           0.000     1.775    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[31]
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y51         FDCE (Hold_fdce_C_D)         0.107     1.297    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.513ns (60.659%)  route 0.333ns (39.341%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.190     1.258    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X88Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.303    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.457 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.458    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.523 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.664    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[31]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.108     1.772 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[30]_i_1/O
                         net (fo=1, routed)           0.000     1.772    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[30]
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y51         FDCE (Hold_fdce_C_D)         0.091     1.281    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.271ns (43.073%)  route 0.358ns (56.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.590     0.926    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y43         FDCE (Prop_fdce_C_Q)         0.128     1.054 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/Q
                         net (fo=4, routed)           0.145     1.198    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[1]
    SLICE_X89Y43         LUT6 (Prop_lut6_I3_O)        0.098     1.296 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_2/O
                         net (fo=1, routed)           0.213     1.510    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X89Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.555 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.555    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.298     0.926    
    SLICE_X89Y43         FDCE (Hold_fdce_C_D)         0.092     1.018    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.594ns (64.097%)  route 0.333ns (35.903%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.190     1.258    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X88Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.303    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.457 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.458    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.497 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.497    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.536 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.536    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.601 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.742    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[39]
    SLICE_X89Y53         LUT2 (Prop_lut2_I0_O)        0.111     1.853 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[39]_i_1/O
                         net (fo=1, routed)           0.000     1.853    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[39]
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.107     1.296    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.591ns (63.981%)  route 0.333ns (36.019%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.190     1.258    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X88Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.303 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.303    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.457 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.458    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.497 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.497    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.536 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.536    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.601 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.742    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[39]
    SLICE_X89Y53         LUT2 (Prop_lut2_I1_O)        0.108     1.850 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[38]_i_1/O
                         net (fo=1, routed)           0.000     1.850    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[38]
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.091     1.280    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.362ns (51.892%)  route 0.336ns (48.108%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.583     0.919    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/Q
                         net (fo=3, routed)           0.175     1.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[38]
    SLICE_X88Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.280 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_9/O
                         net (fo=2, routed)           0.000     1.280    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[38]
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.345 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/O[1]
                         net (fo=2, routed)           0.160     1.505    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[38]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.111     1.616 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[37]_i_1/O
                         net (fo=1, routed)           0.000     1.616    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[37]
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]/C
                         clock pessimism             -0.284     0.936    
    SLICE_X89Y51         FDCE (Hold_fdce_C_D)         0.107     1.043    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.359ns (52.740%)  route 0.322ns (47.260%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.584     0.920    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/Q
                         net (fo=3, routed)           0.107     1.168    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[36]
    SLICE_X88Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.213 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_10/O
                         net (fo=2, routed)           0.000     1.213    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[36]
    SLICE_X88Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.276 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/O[3]
                         net (fo=2, routed)           0.214     1.490    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[36]
    SLICE_X89Y51         LUT2 (Prop_lut2_I0_O)        0.110     1.600 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[36]_i_1/O
                         net (fo=1, routed)           0.000     1.600    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[36]
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
                         clock pessimism             -0.300     0.920    
    SLICE_X89Y51         FDCE (Hold_fdce_C_D)         0.092     1.012    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.356ns (50.879%)  route 0.344ns (49.121%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.584     0.920    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/Q
                         net (fo=3, routed)           0.107     1.168    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[36]
    SLICE_X88Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.213 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_10/O
                         net (fo=2, routed)           0.000     1.213    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[36]
    SLICE_X88Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.276 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/O[3]
                         net (fo=2, routed)           0.236     1.512    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[36]
    SLICE_X89Y51         LUT2 (Prop_lut2_I1_O)        0.107     1.619 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[35]_i_1/O
                         net (fo=1, routed)           0.000     1.619    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[35]
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
                         clock pessimism             -0.300     0.920    
    SLICE_X89Y51         FDCE (Hold_fdce_C_D)         0.107     1.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.593    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X86Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X86Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y46    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y46    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y46    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y46    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X85Y50    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X85Y50    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X91Y54    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.307ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[17]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.456ns (28.287%)  route 1.156ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.826     5.943    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.456     6.399 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[17]/Q
                         net (fo=1, routed)           1.156     7.555    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[17]
    SLICE_X12Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.861    
    SLICE_X12Y27         FDCE (Setup_data_check)     22.000    28.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 21.307    

Slack (MET) :             21.347ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.518ns (31.463%)  route 1.128ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.751     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X16Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDCE (Prop_fdce_C_Q)         0.518     6.386 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[6]/Q
                         net (fo=1, routed)           1.128     7.514    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[6]
    SLICE_X12Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.861    
    SLICE_X12Y26         FDCE (Setup_data_check)     22.000    28.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                 21.347    

Slack (MET) :             21.366ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.456ns (28.617%)  route 1.137ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y18          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     6.397 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/Q
                         net (fo=1, routed)           1.137     7.534    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[0]
    SLICE_X12Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.637     6.900    
    SLICE_X12Y27         FDCE (Setup_data_check)     22.000    28.900    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.900    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 21.366    

Slack (MET) :             21.426ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.518ns (32.813%)  route 1.061ns (67.187%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.740     5.857    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X18Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.518     6.375 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/Q
                         net (fo=1, routed)           1.061     7.435    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[1]
    SLICE_X17Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.861    
    SLICE_X17Y32         FDCE (Setup_data_check)     22.000    28.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 21.426    

Slack (MET) :             21.429ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.456ns (31.973%)  route 0.970ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.752     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X13Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456     6.325 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/Q
                         net (fo=1, routed)           0.970     7.295    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[6]
    SLICE_X24Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.576     5.209    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.367     5.576 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.550     6.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X6Y2           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.724    
    SLICE_X24Y11         FDCE (Setup_data_check)     22.000    28.724    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.724    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 21.429    

Slack (MET) :             21.443ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.478ns (30.808%)  route 1.074ns (69.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.750     5.867    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.478     6.345 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[4]/Q
                         net (fo=1, routed)           1.074     7.418    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[4]
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.861    
    SLICE_X8Y21          FDCE (Setup_data_check)     22.000    28.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 21.443    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.518ns (36.932%)  route 0.885ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.748     5.865    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X16Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDCE (Prop_fdce_C_Q)         0.518     6.383 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/Q
                         net (fo=1, routed)           0.885     7.267    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[15]
    SLICE_X25Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.576     5.209    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.367     5.576 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.550     6.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X6Y2           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.724    
    SLICE_X25Y14         FDCE (Setup_data_check)     22.000    28.724    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         28.724    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.468ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_size_reg[1]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.419ns (30.186%)  route 0.969ns (69.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.752     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X13Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.419     6.288 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_size_reg[1]/Q
                         net (fo=1, routed)           0.969     7.257    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_size_reg[2]_0[1]
    SLICE_X16Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.576     5.209    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.367     5.576 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.550     6.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X6Y2           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.724    
    SLICE_X16Y11         FDCE (Setup_data_check)     22.000    28.724    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_size_reg[1]
  -------------------------------------------------------------------
                         required time                         28.724    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 21.468    

Slack (MET) :             21.480ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[30]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.518ns (34.188%)  route 0.997ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.750     5.867    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518     6.385 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[30]/Q
                         net (fo=1, routed)           0.997     7.382    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[30]
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651     5.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.418     5.702 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.561     6.263    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X4Y17          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.861    
    SLICE_X8Y21          FDCE (Setup_data_check)     22.000    28.861    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         28.861    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 21.480    

Slack (MET) :             21.504ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[11]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.456ns (33.742%)  route 0.895ns (66.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.752     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X13Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.456     6.325 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[11]/Q
                         net (fo=1, routed)           0.895     7.220    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[11]
    SLICE_X24Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.576     5.209    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.367     5.576 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.550     6.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X6Y2           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.724    
    SLICE_X24Y10         FDCE (Setup_data_check)     22.000    28.724    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.724    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 21.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=65, routed)          0.294     2.747    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD1
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.656    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=65, routed)          0.294     2.747    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD1
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.656    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=65, routed)          0.294     2.747    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD1
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.656    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[1]/Q
                         net (fo=65, routed)          0.294     2.747    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD1
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.656    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.971%)  route 0.230ns (62.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.230     2.683    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.547    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.971%)  route 0.230ns (62.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.230     2.683    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.547    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.971%)  route 0.230ns (62.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.230     2.683    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.547    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.971%)  route 0.230ns (62.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.230     2.683    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.547    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_prot_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.615     2.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_prot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.164     2.507 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_prot_reg[4]/Q
                         net (fo=1, routed)           0.050     2.557    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/mem_ap_csw[7]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.602 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     2.602    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[9]
    SLICE_X5Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.838    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[28]/C
                         clock pessimism             -0.482     2.356    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.092     2.448    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X9Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[3]/Q
                         net (fo=63, routed)          0.295     2.748    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD3
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X10Y20         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.461     2.347    
    SLICE_X10Y20         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.587    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y6    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y10    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y11    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y11    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y10    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y10    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y7     soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y10    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y10    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y16   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y16   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 2.749ns (16.362%)  route 14.055ns (83.638%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.880     5.091    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y10        FDCE (Prop_fdce_C_Q)         0.419     5.510 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          14.055    19.565    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.330    21.896 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    21.896    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.896    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.462ns (16.364%)  route 2.361ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.406    12.406 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           2.361    14.767    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.056    14.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.823    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X59Y14         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.579    21.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y14         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    21.649    
                         clock uncertainty           -0.035    21.613    
    SLICE_X59Y14         FDRE (Setup_fdre_C_D)        0.013    21.626    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.626    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.477ns (17.969%)  route 2.179ns (82.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           2.179    14.600    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X59Y13         LUT3 (Prop_lut3_I0_O)        0.056    14.656 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X59Y13         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.579    21.649    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y13         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.649    
                         clock uncertainty           -0.035    21.613    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.013    21.626    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.626    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.840ns  (logic 2.791ns (17.617%)  route 13.050ns (82.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.880     5.091    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y10        FDCE (Prop_fdce_C_Q)         0.419     5.510 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          13.050    18.560    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.372    20.932 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.932    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.932    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.393ns (16.483%)  route 1.991ns (83.517%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 21.655 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.991    14.385    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X63Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.585    21.655    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X63Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.655    
                         clock uncertainty           -0.035    21.619    
    SLICE_X63Y4          FDCE (Setup_fdce_C_D)       -0.019    21.600    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.600    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        14.696ns  (logic 2.658ns (18.087%)  route 12.038ns (81.913%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.880     5.091    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y10        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y10        FDCE (Prop_fdce_C_Q)         0.456     5.547 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          12.038    17.585    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    19.787 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.787    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -19.787    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 1.871ns (22.482%)  route 6.451ns (77.519%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.944     7.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.296     7.596 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10/O
                         net (fo=1, routed)           0.000     7.596    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.813 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.810     8.623    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X69Y8          LUT6 (Prop_lut6_I0_O)        0.299     8.922 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.922    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     9.139 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           2.608    11.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X113Y8         LUT3 (Prop_lut3_I1_O)        0.299    12.046 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.090    13.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y9         LUT6 (Prop_lut6_I4_O)        0.124    13.260 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.260    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[8]_i_1__0_n_0
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.700    24.662    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/C
                         clock pessimism              0.364    25.026    
                         clock uncertainty           -0.035    24.991    
    SLICE_X112Y9         FDPE (Setup_fdpe_C_D)        0.079    25.070    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.829ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 1.871ns (22.533%)  route 6.432ns (77.467%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.944     7.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.296     7.596 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10/O
                         net (fo=1, routed)           0.000     7.596    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.813 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.810     8.623    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X69Y8          LUT6 (Prop_lut6_I0_O)        0.299     8.922 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.922    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     9.139 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           2.608    11.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X113Y8         LUT3 (Prop_lut3_I1_O)        0.299    12.046 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.071    13.117    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y9         LUT6 (Prop_lut6_I4_O)        0.124    13.241 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0/O
                         net (fo=1, routed)           0.000    13.241    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0_n_0
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.700    24.662    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                         clock pessimism              0.364    25.026    
                         clock uncertainty           -0.035    24.991    
    SLICE_X112Y9         FDPE (Setup_fdpe_C_D)        0.079    25.070    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         25.070    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 11.829    

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 1.871ns (23.103%)  route 6.227ns (76.897%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.944     7.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.296     7.596 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10/O
                         net (fo=1, routed)           0.000     7.596    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.813 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.810     8.623    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X69Y8          LUT6 (Prop_lut6_I0_O)        0.299     8.922 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.922    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     9.139 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           2.608    11.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X113Y8         LUT3 (Prop_lut3_I1_O)        0.299    12.046 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.866    12.912    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X113Y9         LUT4 (Prop_lut4_I2_O)        0.124    13.036 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0_n_0
    SLICE_X113Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.700    24.662    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/C
                         clock pessimism              0.364    25.026    
                         clock uncertainty           -0.035    24.991    
    SLICE_X113Y9         FDPE (Setup_fdpe_C_D)        0.031    25.022    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                 11.986    

Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 1.901ns (23.387%)  route 6.227ns (76.613%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 24.662 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.419     5.356 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.944     7.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.296     7.596 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10/O
                         net (fo=1, routed)           0.000     7.596    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_10_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.813 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.810     8.623    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X69Y8          LUT6 (Prop_lut6_I0_O)        0.299     8.922 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.922    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X69Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     9.139 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           2.608    11.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X113Y8         LUT3 (Prop_lut3_I1_O)        0.299    12.046 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.866    12.912    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X113Y9         LUT4 (Prop_lut4_I2_O)        0.154    13.066 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[7]_i_1__0_n_0
    SLICE_X113Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.700    24.662    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/C
                         clock pessimism              0.364    25.026    
                         clock uncertainty           -0.035    24.991    
    SLICE_X113Y9         FDPE (Setup_fdpe_C_D)        0.075    25.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]
  -------------------------------------------------------------------
                         required time                         25.066    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 12.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X64Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/Q
                         net (fo=2, routed)           0.058     1.854    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X64Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X64Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.359     1.656    
    SLICE_X64Y0          FDPE (Hold_fdpe_C_D)         0.071     1.727    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.641     1.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y9         FDPE (Prop_fdpe_C_Q)         0.141     1.852 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[6]/Q
                         net (fo=1, routed)           0.080     1.932    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[6]
    SLICE_X112Y9         LUT6 (Prop_lut6_I5_O)        0.045     1.977 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.977    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[8]_i_1__0_n_0
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.912     2.073    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/C
                         clock pessimism             -0.349     1.724    
    SLICE_X112Y9         FDPE (Hold_fdpe_C_D)         0.121     1.845    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.641     1.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDPE (Prop_fdpe_C_Q)         0.164     1.875 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/Q
                         net (fo=1, routed)           0.056     1.931    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[23]
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.912     2.073    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
                         clock pessimism             -0.362     1.711    
    SLICE_X112Y9         FDPE (Hold_fdpe_C_D)         0.064     1.775    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.641     1.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDPE (Prop_fdpe_C_Q)         0.164     1.875 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/Q
                         net (fo=1, routed)           0.056     1.931    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.912     2.073    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y9         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.362     1.711    
    SLICE_X112Y9         FDPE (Hold_fdpe_C_D)         0.053     1.764    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X63Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/Q
                         net (fo=15, routed)          0.115     1.912    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/p_0_in[0]
    SLICE_X62Y0          LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.957    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/p_0_in__0[3]
    SLICE_X62Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X62Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[3]/C
                         clock pessimism             -0.346     1.669    
    SLICE_X62Y0          FDPE (Hold_fdpe_C_D)         0.121     1.790    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.433%)  route 0.128ns (47.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X64Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/Q
                         net (fo=2, routed)           0.128     1.925    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[27]
    SLICE_X63Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X63Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X63Y0          FDPE (Hold_fdpe_C_D)         0.066     1.757    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.583     1.653    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X54Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.817 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.068     1.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[11]
    SLICE_X54Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.012    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X54Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/C
                         clock pessimism             -0.359     1.653    
    SLICE_X54Y2          FDCE (Hold_fdce_C_D)         0.060     1.713    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X65Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[18]/Q
                         net (fo=2, routed)           0.123     1.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[18]
    SLICE_X64Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X64Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[20]/C
                         clock pessimism             -0.343     1.672    
    SLICE_X64Y1          FDPE (Hold_fdpe_C_D)         0.076     1.748    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.908%)  route 0.124ns (40.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X63Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]/Q
                         net (fo=15, routed)          0.124     1.921    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/p_0_in[0]
    SLICE_X62Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/p_0_in__0[2]
    SLICE_X62Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X62Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/C
                         clock pessimism             -0.346     1.669    
    SLICE_X62Y0          FDPE (Hold_fdpe_C_D)         0.121     1.790    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.463%)  route 0.123ns (46.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.559     1.629    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDCE (Prop_fdce_C_Q)         0.141     1.770 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/Q
                         net (fo=2, routed)           0.123     1.892    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[20]
    SLICE_X52Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.826     1.987    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/C
                         clock pessimism             -0.342     1.645    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.070     1.715    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X54Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.697ns (64.371%)  route 0.940ns (35.629%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667     2.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     3.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824     6.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.823    
    U7                                                0.000    21.823 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.823    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.397 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.940    24.336    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.460 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    24.460    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.460    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.984%)  route 0.875ns (34.016%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667     2.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     3.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824     6.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.823    
    U7                                                0.000    21.823 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.823    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.397 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.875    24.272    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.396 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    24.396    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.396    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.697ns (66.268%)  route 0.864ns (33.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667     2.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     3.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824     6.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.823    
    U7                                                0.000    21.823 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.823    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.397 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.864    24.261    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    24.385 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    24.385    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.385    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.561ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.385ns (52.401%)  route 0.350ns (47.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.881     1.943    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.165 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.165    
    U7                                                0.000    15.165 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.165    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.505 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.350    15.855    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045    15.900 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    15.900    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          15.900    
  -------------------------------------------------------------------
                         slack                                 14.561    

Slack (MET) :             14.564ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.117%)  route 0.354ns (47.883%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.881     1.943    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.165 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.165    
    U7                                                0.000    15.165 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.165    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.505 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.354    15.859    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    15.904 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    15.904    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.904    
  -------------------------------------------------------------------
                         slack                                 14.564    

Slack (MET) :             14.588ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.385ns (50.513%)  route 0.378ns (49.487%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.881     1.943    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.165 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.165    
    U7                                                0.000    15.165 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.165    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.505 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.378    15.882    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.927 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    15.927    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.927    
  -------------------------------------------------------------------
                         slack                                 14.588    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.604ns  (logic 4.045ns (38.145%)  route 6.559ns (61.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 52.848 - 44.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 24.961 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667    24.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518    25.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.559    32.038    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.565 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.565    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.418    47.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.440    49.530    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.848 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.848    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.289    53.137    
                         clock uncertainty           -0.332    52.805    
                         output delay               -10.000    42.805    
  -------------------------------------------------------------------
                         required time                         42.805    
                         arrival time                         -35.565    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        8.369ns  (logic 4.195ns (50.132%)  route 4.173ns (49.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 52.848 - 44.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 24.962 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.668    24.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X36Y8          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDPE (Prop_fdpe_C_Q)         0.518    25.480 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.768    26.248    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.124    26.372 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.405    29.777    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    33.331 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    33.331    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.418    47.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.440    49.530    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.848 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.848    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.078    
                         clock uncertainty           -0.332    52.746    
                         output delay               -10.000    42.746    
  -------------------------------------------------------------------
                         required time                         42.746    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        6.862ns  (logic 4.038ns (58.850%)  route 2.824ns (41.150%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 52.848 - 44.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 24.961 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667    24.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518    25.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824    28.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    31.823    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.418    47.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.440    49.530    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.848 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.848    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.289    53.137    
                         clock uncertainty           -0.332    52.805    
                         output delay               -10.000    42.805    
  -------------------------------------------------------------------
                         required time                         42.805    
                         arrival time                         -31.823    
  -------------------------------------------------------------------
                         slack                                 10.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.314ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 3.736ns (60.496%)  route 2.440ns (39.504%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.823ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.493     2.672    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.418     3.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.440     5.530    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.848 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.848    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.667     2.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     3.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.824     6.303    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.823    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.289     9.535    
                         output delay               -10.000    -0.465    
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           8.848    
  -------------------------------------------------------------------
                         slack                                  9.314    

Slack (MET) :             9.934ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 1.440ns (51.779%)  route 1.341ns (48.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X33Y8          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.039 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           0.136     1.176    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.221 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           1.205     2.426    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.680 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.829     1.195    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.204     1.399 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.206     2.605    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.026 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.280     3.746    
                         output delay               -10.000    -6.254    
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             10.966ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.392ns (36.656%)  route 2.405ns (63.344%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.405     3.468    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.696 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.696    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.829     1.195    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.204     1.399 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.206     2.605    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.026 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.026    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.296     3.730    
                         output delay               -10.000    -6.270    
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                 10.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_pwron_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 0.580ns (3.845%)  route 14.506ns (96.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 24.798 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         7.403    18.118    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X99Y33         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_pwron_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.618    24.798    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X99Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_pwron_reg/C
                         clock pessimism              0.230    25.027    
                         clock uncertainty           -0.332    24.695    
    SLICE_X99Y33         FDCE (Recov_fdce_C_CLR)     -0.405    24.290    soc_i/cpu_wrap_0/inst/u_cfgreg/core_pwron_reg
  -------------------------------------------------------------------
                         required time                         24.290    
                         arrival time                         -18.118    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_srstn_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 0.580ns (3.845%)  route 14.506ns (96.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 24.798 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         7.403    18.118    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X99Y33         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_srstn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.618    24.798    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X99Y33         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_srstn_reg/C
                         clock pessimism              0.230    25.027    
                         clock uncertainty           -0.332    24.695    
    SLICE_X99Y33         FDPE (Recov_fdpe_C_PRE)     -0.359    24.336    soc_i/cpu_wrap_0/inst/u_cfgreg/core_srstn_reg
  -------------------------------------------------------------------
                         required time                         24.336    
                         arrival time                         -18.118    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[19]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    24.269    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[19]
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[22]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    24.269    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[22]
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    24.269    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[8]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.361    24.269    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[8]
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[0]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.311    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[0]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[13]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.311    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[13]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[15]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.311    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[15]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 0.580ns (4.052%)  route 13.732ns (95.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 24.733 - 22.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.738     3.032    soc_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X85Y8          FDRE                                         r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  soc_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=55, routed)          7.103    10.591    soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn
    SLICE_X9Y28          LUT1 (Prop_lut1_I0_O)        0.124    10.715 f  soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel[4]_i_2/O
                         net (fo=111, routed)         6.629    17.344    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[23]_1
    SLICE_X86Y31         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.553    24.733    soc_i/cpu_wrap_0/inst/u_cfgreg/clk
    SLICE_X86Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[18]/C
                         clock pessimism              0.230    24.962    
                         clock uncertainty           -0.332    24.630    
    SLICE_X86Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.311    soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstvec_reg[18]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                  6.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.186ns (10.557%)  route 1.576ns (89.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.629     0.965    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/clk
    SLICE_X109Y26        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.141     1.105 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.683     1.789    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/xrstn_sync
    SLICE_X111Y36        LUT1 (Prop_lut1_I0_O)        0.045     1.834 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/misa_mxl[1]_i_2/O
                         net (fo=4, routed)           0.893     2.726    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg_2
    SLICE_X79Y49         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.856     2.407    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X79Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/C
                         clock pessimism             -0.030     2.377    
    SLICE_X79Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     2.282    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.186ns (10.557%)  route 1.576ns (89.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.629     0.965    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/clk
    SLICE_X109Y26        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.141     1.105 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.683     1.789    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/xrstn_sync
    SLICE_X111Y36        LUT1 (Prop_lut1_I0_O)        0.045     1.834 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/misa_mxl[1]_i_2/O
                         net (fo=4, routed)           0.893     2.726    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg_2
    SLICE_X79Y49         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.856     2.407    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X79Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg/C
                         clock pessimism             -0.030     2.377    
    SLICE_X79Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     2.282    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_m_ext_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][15]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X108Y128       FDCE (Remov_fdce_C_CLR)     -0.067     3.667    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][20]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X108Y128       FDCE (Remov_fdce_C_CLR)     -0.067     3.667    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][33]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X108Y128       FDCE (Remov_fdce_C_CLR)     -0.067     3.667    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[6][33]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.743%)  route 0.277ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.634     0.970    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X113Y30        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y30        FDPE (Prop_fdpe_C_Q)         0.141     1.111 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)        0.277     1.387    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    SLICE_X108Y25        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.896     1.262    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
    SLICE_X108Y25        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][20]/C
                         clock pessimism             -0.263     0.999    
    SLICE_X108Y25        FDCE (Remov_fdce_C_CLR)     -0.067     0.932    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][20]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.743%)  route 0.277ns (66.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.634     0.970    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X113Y30        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y30        FDPE (Prop_fdpe_C_Q)         0.141     1.111 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)        0.277     1.387    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    SLICE_X108Y25        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.896     1.262    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
    SLICE_X108Y25        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][28]/C
                         clock pessimism             -0.263     0.999    
    SLICE_X108Y25        FDCE (Remov_fdce_C_CLR)     -0.067     0.932    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[15][28]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X109Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X109Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][21]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X109Y128       FDCE (Remov_fdce_C_CLR)     -0.092     3.642    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][21]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X109Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X109Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][22]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X109Y128       FDCE (Remov_fdce_C_CLR)     -0.092     3.642    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][22]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.186ns (5.928%)  route 2.952ns (94.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       0.638     0.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X111Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=41, routed)          1.486     2.601    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X111Y26        LUT1 (Prop_lut1_I0_O)        0.045     2.646 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8744, routed)        1.465     4.111    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X109Y128       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19173, routed)       1.129     1.495    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X83Y36         LUT2 (Prop_lut2_I0_O)        0.056     1.551 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.213     3.764    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X109Y128       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][26]/C
                         clock pessimism             -0.030     3.734    
    SLICE_X109Y128       FDCE (Remov_fdce_C_CLR)     -0.092     3.642    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      979.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             979.163ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.580ns (11.358%)  route 4.527ns (88.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 1002.724 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.666     8.271    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X88Y58         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.545  1002.724    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism              0.115  1002.839    
                         clock uncertainty          -15.000   987.839    
    SLICE_X88Y58         FDCE (Recov_fdce_C_CLR)     -0.405   987.434    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                        987.434    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                979.163    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.765ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.580ns (12.708%)  route 3.984ns (87.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 1002.783 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.124     7.728    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.604  1002.783    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.115  1002.898    
                         clock uncertainty          -15.000   987.898    
    SLICE_X91Y57         FDCE (Recov_fdce_C_CLR)     -0.405   987.493    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.493    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                979.765    

Slack (MET) :             979.785ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.580ns (12.762%)  route 3.965ns (87.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 1002.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.870     3.164    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.456     3.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.860     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          3.104     7.709    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X91Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.605  1002.784    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X91Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/C
                         clock pessimism              0.115  1002.899    
                         clock uncertainty          -15.000   987.899    
    SLICE_X91Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.494    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]
  -------------------------------------------------------------------
                         required time                        987.494    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                979.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.609%)  route 1.087ns (85.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.804     2.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.609%)  route 1.087ns (85.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.804     2.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.609%)  route 1.087ns (85.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.804     2.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.609%)  route 1.087ns (85.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.804     2.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.038%)  route 1.139ns (85.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.856     2.294    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X86Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X86Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.893    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.186ns (14.038%)  route 1.139ns (85.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.856     2.294    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X86Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X86Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.893    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.998%)  route 1.143ns (86.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.859     2.298    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y43         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.998%)  route 1.143ns (86.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.859     2.298    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y43         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.998%)  route 1.143ns (86.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.859     2.298    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y43         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.186ns (13.998%)  route 1.143ns (86.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.634     0.970    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X109Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.283     1.394    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X109Y31        LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.859     2.298    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y43         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X89Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       93.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.890ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[0]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 105.201 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.943    11.556    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X20Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.568   105.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[0]/C
                         clock pessimism              0.598   105.800    
                         clock uncertainty           -0.035   105.764    
    SLICE_X20Y17         FDCE (Recov_fdce_C_CLR)     -0.319   105.445    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        105.445    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                 93.890    

Slack (MET) :             93.890ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[18]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 105.201 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.943    11.556    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X20Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.568   105.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[18]/C
                         clock pessimism              0.598   105.800    
                         clock uncertainty           -0.035   105.764    
    SLICE_X20Y17         FDCE (Recov_fdce_C_CLR)     -0.319   105.445    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[18]
  -------------------------------------------------------------------
                         required time                        105.445    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                 93.890    

Slack (MET) :             93.890ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[19]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.580ns (10.350%)  route 5.024ns (89.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 105.201 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.943    11.556    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X20Y17         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.568   105.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[19]/C
                         clock pessimism              0.598   105.800    
                         clock uncertainty           -0.035   105.764    
    SLICE_X20Y17         FDCE (Recov_fdce_C_CLR)     -0.319   105.445    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                        105.445    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                 93.890    

Slack (MET) :             94.088ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.580ns (10.897%)  route 4.743ns (89.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.662    11.274    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y14         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y14         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 94.088    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[1]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[24]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[24]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    

Slack (MET) :             94.236ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[25]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.580ns (11.209%)  route 4.594ns (88.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.835     5.952    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y3           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     6.408 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         2.081     8.488    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.124     8.612 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.513    11.126    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X21Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X21Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[25]/C
                         clock pessimism              0.598   105.803    
                         clock uncertainty           -0.035   105.767    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.405   105.362    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                        105.362    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 94.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.798%)  route 0.344ns (62.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.157     2.669    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.045     2.714 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.187     2.902    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    SLICE_X2Y11          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     2.319    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.798%)  route 0.344ns (62.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.157     2.669    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.045     2.714 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.187     2.902    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    SLICE_X2Y11          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X2Y11          FDCE (Remov_fdce_C_CLR)     -0.067     2.319    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.875%)  route 0.447ns (68.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.623     2.351    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y5           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     2.515 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/Q
                         net (fo=19, routed)          0.242     2.757    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg_n_0_[3]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.045     2.802 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rstn_async_d1_i_1__0/O
                         net (fo=4, routed)           0.205     3.007    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg_1
    SLICE_X2Y3           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.849    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X2Y3           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/C
                         clock pessimism             -0.461     2.388    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067     2.321    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.875%)  route 0.447ns (68.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.623     2.351    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y5           FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     2.515 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[3]/Q
                         net (fo=19, routed)          0.242     2.757    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg_n_0_[3]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.045     2.802 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rstn_async_d1_i_1__0/O
                         net (fo=4, routed)           0.205     3.007    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg_1
    SLICE_X2Y3           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.849    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X2Y3           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
                         clock pessimism             -0.461     2.388    
    SLICE_X2Y3           FDCE (Remov_fdce_C_CLR)     -0.067     2.321    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.389%)  route 0.457ns (68.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.241     2.754    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     2.799 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.216     3.015    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X3Y10          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X3Y10          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092     2.294    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.389%)  route 0.457ns (68.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.241     2.754    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     2.799 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.216     3.015    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X3Y10          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X3Y10          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092     2.294    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.389%)  route 0.457ns (68.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.241     2.754    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     2.799 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.216     3.015    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X3Y10          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X3Y10          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092     2.294    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.389%)  route 0.457ns (68.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.241     2.754    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     2.799 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.216     3.015    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X3Y10          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X3Y10          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092     2.294    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.389%)  route 0.457ns (68.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X6Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.241     2.754    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     2.799 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         0.216     3.015    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X3Y10          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X3Y10          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
                         clock pessimism             -0.461     2.386    
    SLICE_X3Y10          FDCE (Remov_fdce_C_CLR)     -0.092     2.294    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.803%)  route 0.492ns (70.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.623     2.351    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X2Y3           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.164     2.515 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.307     2.822    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rrstn_sync
    SLICE_X4Y4           LUT1 (Prop_lut1_I0_O)        0.045     2.867 f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rptr[1]_i_2__0/O
                         net (fo=8, routed)           0.185     3.052    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]_0
    SLICE_X4Y5           FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.892     2.848    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/tck
    SLICE_X4Y5           FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/C
                         clock pessimism             -0.461     2.387    
    SLICE_X4Y5           FDCE (Remov_fdce_C_CLR)     -0.067     2.320    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       15.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.574ns (14.687%)  route 3.334ns (85.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.441     8.850    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X52Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X52Y4          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.574ns (14.687%)  route 3.334ns (85.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.441     8.850    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X52Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X52Y4          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][22]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.574ns (14.687%)  route 3.334ns (85.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.441     8.850    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X52Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][22]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X52Y4          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][22]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.574ns (14.687%)  route 3.334ns (85.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.441     8.850    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X52Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X52Y4          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.574ns (15.238%)  route 3.193ns (84.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.299     8.708    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X51Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X51Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
                         clock pessimism              0.364    24.809    
                         clock uncertainty           -0.035    24.774    
    SLICE_X51Y1          FDCE (Recov_fdce_C_CLR)     -0.607    24.167    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.574ns (15.370%)  route 3.161ns (84.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.267     8.676    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X53Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X53Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.574ns (15.370%)  route 3.161ns (84.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.267     8.676    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X53Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X53Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.574ns (15.370%)  route 3.161ns (84.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.267     8.676    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X53Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X53Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][22]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.574ns (15.370%)  route 3.161ns (84.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.267     8.676    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X53Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.482    24.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X53Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/C
                         clock pessimism              0.364    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.607    24.166    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                         24.166    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.574ns (15.803%)  route 3.058ns (84.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.730     4.941    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456     5.397 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.894     6.291    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.118     6.409 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.165     8.574    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
                         clock pessimism              0.364    24.809    
                         clock uncertainty           -0.035    24.774    
    SLICE_X52Y0          FDCE (Recov_fdce_C_CLR)     -0.607    24.167    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 15.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.085%)  route 0.432ns (69.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.133     2.272    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X59Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X59Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.085%)  route 0.432ns (69.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.133     2.272    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X59Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X59Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[2]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.085%)  route 0.432ns (69.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.133     2.272    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X59Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[2]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X59Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[3]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.085%)  route 0.432ns (69.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.133     2.272    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[24]
    SLICE_X59Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[3]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X59Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.100%)  route 0.527ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X63Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X59Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.139 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.227     2.366    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X56Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.850     2.011    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X56Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/C
                         clock pessimism             -0.324     1.687    
    SLICE_X56Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.772    





