library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity min_clock is
	port(
		SEC_CLK : in std_logic;
		RESET : in std_logic;
		SecTensDigitSet, SecOnesDigitSet : in std_logic_vector(3 downto 0);
		SecTensDigitOut, SecOnesDigitOut : out std_logic_vector(3 downto 0);
		MIN_CLK : out std_logic
	);
end min_clock;

architecture a of min_clock is
	signal sec_flag : std_logic
	signal min_flag : std_logic;
	signal key : std_logic;
begin

    process(SEC_CLK, key)
    begin
		key <= RESET
		sec_flag <= SEC_CLK
        if(key='1') then -- reset
             SecOnesDigit<=SecOnesDigitSet;
             SecTensDigit<=SecTensDigitSet;
        if(sec_flag'event and sec_flag='1') then
            if (SecOnesDigit=9) then
                SecOnesDigit<="0000";
                if (SecTensDigit=5) then
                    SecTensDigit<="0000";
                    min_flag <= not min_flag;
                else SecTensDigit<=SecTensDigit+'1';
                end if;
            else
                SecOnesDigit<=SecOnesDigit+'1';
            end if;
        end if;
		  MIN_CLK <= min_flag;
    end process;
end a;