
stm32_f303k8_spi_receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b00  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002c88  08002c88  00012c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ccc  08002ccc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ccc  08002ccc  00012ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cd0  08002cd0  00012cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002cd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  08002ce0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002ce0  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cd6e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001814  00000000  00000000  0002cdaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007c0  00000000  00000000  0002e5c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000718  00000000  00000000  0002ed80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017810  00000000  00000000  0002f498  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000798b  00000000  00000000  00046ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080a30  00000000  00000000  0004e633  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cf063  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f40  00000000  00000000  000cf0e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002c70 	.word	0x08002c70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002c70 	.word	0x08002c70

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f90d 	bl	80003f8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 fbba 	bl	800295c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f917 	bl	8000446 <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000230:	f000 f8ed 	bl	800040e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000028 	.word	0x20000028

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000028 	.word	0x20000028

08000294 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000294:	b480      	push	{r7}
 8000296:	b085      	sub	sp, #20
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f003 0307 	and.w	r3, r3, #7
 80002a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002aa:	68ba      	ldr	r2, [r7, #8]
 80002ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002b0:	4013      	ands	r3, r2
 80002b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002c6:	4a04      	ldr	r2, [pc, #16]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	60d3      	str	r3, [r2, #12]
}
 80002cc:	bf00      	nop
 80002ce:	3714      	adds	r7, #20
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <NVIC_GetPriorityGrouping+0x18>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	0a1b      	lsrs	r3, r3, #8
 80002e6:	f003 0307 	and.w	r3, r3, #7
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	6039      	str	r1, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000308:	2b00      	cmp	r3, #0
 800030a:	da0b      	bge.n	8000324 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	b2da      	uxtb	r2, r3
 8000310:	490c      	ldr	r1, [pc, #48]	; (8000344 <NVIC_SetPriority+0x4c>)
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	f003 030f 	and.w	r3, r3, #15
 8000318:	3b04      	subs	r3, #4
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000322:	e009      	b.n	8000338 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	b2da      	uxtb	r2, r3
 8000328:	4907      	ldr	r1, [pc, #28]	; (8000348 <NVIC_SetPriority+0x50>)
 800032a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800032e:	0112      	lsls	r2, r2, #4
 8000330:	b2d2      	uxtb	r2, r2
 8000332:	440b      	add	r3, r1
 8000334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000ed00 	.word	0xe000ed00
 8000348:	e000e100 	.word	0xe000e100

0800034c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800034c:	b480      	push	{r7}
 800034e:	b089      	sub	sp, #36	; 0x24
 8000350:	af00      	add	r7, sp, #0
 8000352:	60f8      	str	r0, [r7, #12]
 8000354:	60b9      	str	r1, [r7, #8]
 8000356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	f003 0307 	and.w	r3, r3, #7
 800035e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000360:	69fb      	ldr	r3, [r7, #28]
 8000362:	f1c3 0307 	rsb	r3, r3, #7
 8000366:	2b04      	cmp	r3, #4
 8000368:	bf28      	it	cs
 800036a:	2304      	movcs	r3, #4
 800036c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800036e:	69fb      	ldr	r3, [r7, #28]
 8000370:	3304      	adds	r3, #4
 8000372:	2b06      	cmp	r3, #6
 8000374:	d902      	bls.n	800037c <NVIC_EncodePriority+0x30>
 8000376:	69fb      	ldr	r3, [r7, #28]
 8000378:	3b03      	subs	r3, #3
 800037a:	e000      	b.n	800037e <NVIC_EncodePriority+0x32>
 800037c:	2300      	movs	r3, #0
 800037e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000380:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000384:	69bb      	ldr	r3, [r7, #24]
 8000386:	fa02 f303 	lsl.w	r3, r2, r3
 800038a:	43da      	mvns	r2, r3
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	401a      	ands	r2, r3
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000394:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000398:	697b      	ldr	r3, [r7, #20]
 800039a:	fa01 f303 	lsl.w	r3, r1, r3
 800039e:	43d9      	mvns	r1, r3
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a4:	4313      	orrs	r3, r2
         );
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	3724      	adds	r7, #36	; 0x24
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
	...

080003b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	3b01      	subs	r3, #1
 80003c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003c4:	d301      	bcc.n	80003ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003c6:	2301      	movs	r3, #1
 80003c8:	e00f      	b.n	80003ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003ca:	4a0a      	ldr	r2, [pc, #40]	; (80003f4 <SysTick_Config+0x40>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	3b01      	subs	r3, #1
 80003d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003d2:	210f      	movs	r1, #15
 80003d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80003d8:	f7ff ff8e 	bl	80002f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003dc:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <SysTick_Config+0x40>)
 80003de:	2200      	movs	r2, #0
 80003e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003e2:	4b04      	ldr	r3, [pc, #16]	; (80003f4 <SysTick_Config+0x40>)
 80003e4:	2207      	movs	r2, #7
 80003e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003e8:	2300      	movs	r3, #0
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3708      	adds	r7, #8
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	e000e010 	.word	0xe000e010

080003f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000400:	6878      	ldr	r0, [r7, #4]
 8000402:	f7ff ff47 	bl	8000294 <NVIC_SetPriorityGrouping>
}
 8000406:	bf00      	nop
 8000408:	3708      	adds	r7, #8
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}

0800040e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	b086      	sub	sp, #24
 8000412:	af00      	add	r7, sp, #0
 8000414:	4603      	mov	r3, r0
 8000416:	60b9      	str	r1, [r7, #8]
 8000418:	607a      	str	r2, [r7, #4]
 800041a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800041c:	2300      	movs	r3, #0
 800041e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000420:	f7ff ff5c 	bl	80002dc <NVIC_GetPriorityGrouping>
 8000424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	68b9      	ldr	r1, [r7, #8]
 800042a:	6978      	ldr	r0, [r7, #20]
 800042c:	f7ff ff8e 	bl	800034c <NVIC_EncodePriority>
 8000430:	4602      	mov	r2, r0
 8000432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000436:	4611      	mov	r1, r2
 8000438:	4618      	mov	r0, r3
 800043a:	f7ff ff5d 	bl	80002f8 <NVIC_SetPriority>
}
 800043e:	bf00      	nop
 8000440:	3718      	adds	r7, #24
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}

08000446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000446:	b580      	push	{r7, lr}
 8000448:	b082      	sub	sp, #8
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800044e:	6878      	ldr	r0, [r7, #4]
 8000450:	f7ff ffb0 	bl	80003b4 <SysTick_Config>
 8000454:	4603      	mov	r3, r0
}
 8000456:	4618      	mov	r0, r3
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000460:	b480      	push	{r7}
 8000462:	b087      	sub	sp, #28
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
 8000468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800046a:	2300      	movs	r3, #0
 800046c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800046e:	2300      	movs	r3, #0
 8000470:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000472:	2300      	movs	r3, #0
 8000474:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000476:	e14e      	b.n	8000716 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	681a      	ldr	r2, [r3, #0]
 800047c:	2101      	movs	r1, #1
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	fa01 f303 	lsl.w	r3, r1, r3
 8000484:	4013      	ands	r3, r2
 8000486:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	2b00      	cmp	r3, #0
 800048c:	f000 8140 	beq.w	8000710 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	685b      	ldr	r3, [r3, #4]
 8000494:	2b02      	cmp	r3, #2
 8000496:	d003      	beq.n	80004a0 <HAL_GPIO_Init+0x40>
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	2b12      	cmp	r3, #18
 800049e:	d123      	bne.n	80004e8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004a0:	697b      	ldr	r3, [r7, #20]
 80004a2:	08da      	lsrs	r2, r3, #3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3208      	adds	r2, #8
 80004a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004ae:	697b      	ldr	r3, [r7, #20]
 80004b0:	f003 0307 	and.w	r3, r3, #7
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	220f      	movs	r2, #15
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	691a      	ldr	r2, [r3, #16]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	f003 0307 	and.w	r3, r3, #7
 80004ce:	009b      	lsls	r3, r3, #2
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	693a      	ldr	r2, [r7, #16]
 80004d6:	4313      	orrs	r3, r2
 80004d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	08da      	lsrs	r2, r3, #3
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	3208      	adds	r2, #8
 80004e2:	6939      	ldr	r1, [r7, #16]
 80004e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	2203      	movs	r2, #3
 80004f4:	fa02 f303 	lsl.w	r3, r2, r3
 80004f8:	43db      	mvns	r3, r3
 80004fa:	693a      	ldr	r2, [r7, #16]
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	f003 0203 	and.w	r2, r3, #3
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	fa02 f303 	lsl.w	r3, r2, r3
 8000510:	693a      	ldr	r2, [r7, #16]
 8000512:	4313      	orrs	r3, r2
 8000514:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	2b01      	cmp	r3, #1
 8000522:	d00b      	beq.n	800053c <HAL_GPIO_Init+0xdc>
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	2b02      	cmp	r3, #2
 800052a:	d007      	beq.n	800053c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000530:	2b11      	cmp	r3, #17
 8000532:	d003      	beq.n	800053c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	685b      	ldr	r3, [r3, #4]
 8000538:	2b12      	cmp	r3, #18
 800053a:	d130      	bne.n	800059e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000542:	697b      	ldr	r3, [r7, #20]
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	2203      	movs	r2, #3
 8000548:	fa02 f303 	lsl.w	r3, r2, r3
 800054c:	43db      	mvns	r3, r3
 800054e:	693a      	ldr	r2, [r7, #16]
 8000550:	4013      	ands	r3, r2
 8000552:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	68da      	ldr	r2, [r3, #12]
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	fa02 f303 	lsl.w	r3, r2, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4313      	orrs	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000572:	2201      	movs	r2, #1
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	43db      	mvns	r3, r3
 800057c:	693a      	ldr	r2, [r7, #16]
 800057e:	4013      	ands	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	091b      	lsrs	r3, r3, #4
 8000588:	f003 0201 	and.w	r2, r3, #1
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	4313      	orrs	r3, r2
 8000596:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	693a      	ldr	r2, [r7, #16]
 800059c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	689a      	ldr	r2, [r3, #8]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	693a      	ldr	r2, [r7, #16]
 80005c4:	4313      	orrs	r3, r2
 80005c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	693a      	ldr	r2, [r7, #16]
 80005cc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	f000 809a 	beq.w	8000710 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005dc:	4b55      	ldr	r3, [pc, #340]	; (8000734 <HAL_GPIO_Init+0x2d4>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	4a54      	ldr	r2, [pc, #336]	; (8000734 <HAL_GPIO_Init+0x2d4>)
 80005e2:	f043 0301 	orr.w	r3, r3, #1
 80005e6:	6193      	str	r3, [r2, #24]
 80005e8:	4b52      	ldr	r3, [pc, #328]	; (8000734 <HAL_GPIO_Init+0x2d4>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	f003 0301 	and.w	r3, r3, #1
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80005f4:	4a50      	ldr	r2, [pc, #320]	; (8000738 <HAL_GPIO_Init+0x2d8>)
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	089b      	lsrs	r3, r3, #2
 80005fa:	3302      	adds	r3, #2
 80005fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000600:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	f003 0303 	and.w	r3, r3, #3
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	220f      	movs	r2, #15
 800060c:	fa02 f303 	lsl.w	r3, r2, r3
 8000610:	43db      	mvns	r3, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4013      	ands	r3, r2
 8000616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800061e:	d013      	beq.n	8000648 <HAL_GPIO_Init+0x1e8>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4a46      	ldr	r2, [pc, #280]	; (800073c <HAL_GPIO_Init+0x2dc>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d00d      	beq.n	8000644 <HAL_GPIO_Init+0x1e4>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a45      	ldr	r2, [pc, #276]	; (8000740 <HAL_GPIO_Init+0x2e0>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d007      	beq.n	8000640 <HAL_GPIO_Init+0x1e0>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a44      	ldr	r2, [pc, #272]	; (8000744 <HAL_GPIO_Init+0x2e4>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d101      	bne.n	800063c <HAL_GPIO_Init+0x1dc>
 8000638:	2303      	movs	r3, #3
 800063a:	e006      	b.n	800064a <HAL_GPIO_Init+0x1ea>
 800063c:	2305      	movs	r3, #5
 800063e:	e004      	b.n	800064a <HAL_GPIO_Init+0x1ea>
 8000640:	2302      	movs	r3, #2
 8000642:	e002      	b.n	800064a <HAL_GPIO_Init+0x1ea>
 8000644:	2301      	movs	r3, #1
 8000646:	e000      	b.n	800064a <HAL_GPIO_Init+0x1ea>
 8000648:	2300      	movs	r3, #0
 800064a:	697a      	ldr	r2, [r7, #20]
 800064c:	f002 0203 	and.w	r2, r2, #3
 8000650:	0092      	lsls	r2, r2, #2
 8000652:	4093      	lsls	r3, r2
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	4313      	orrs	r3, r2
 8000658:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800065a:	4937      	ldr	r1, [pc, #220]	; (8000738 <HAL_GPIO_Init+0x2d8>)
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	3302      	adds	r3, #2
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000668:	4b37      	ldr	r3, [pc, #220]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	43db      	mvns	r3, r3
 8000672:	693a      	ldr	r2, [r7, #16]
 8000674:	4013      	ands	r3, r2
 8000676:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000680:	2b00      	cmp	r3, #0
 8000682:	d003      	beq.n	800068c <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000684:	693a      	ldr	r2, [r7, #16]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	4313      	orrs	r3, r2
 800068a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800068c:	4a2e      	ldr	r2, [pc, #184]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 800068e:	693b      	ldr	r3, [r7, #16]
 8000690:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000692:	4b2d      	ldr	r3, [pc, #180]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	43db      	mvns	r3, r3
 800069c:	693a      	ldr	r2, [r7, #16]
 800069e:	4013      	ands	r3, r2
 80006a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d003      	beq.n	80006b6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80006ae:	693a      	ldr	r2, [r7, #16]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4313      	orrs	r3, r2
 80006b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006b6:	4a24      	ldr	r2, [pc, #144]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006bc:	4b22      	ldr	r3, [pc, #136]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	43db      	mvns	r3, r3
 80006c6:	693a      	ldr	r2, [r7, #16]
 80006c8:	4013      	ands	r3, r2
 80006ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	685b      	ldr	r3, [r3, #4]
 80006d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d003      	beq.n	80006e0 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 80006d8:	693a      	ldr	r2, [r7, #16]
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	4313      	orrs	r3, r2
 80006de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006e0:	4a19      	ldr	r2, [pc, #100]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80006e6:	4b18      	ldr	r3, [pc, #96]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	43db      	mvns	r3, r3
 80006f0:	693a      	ldr	r2, [r7, #16]
 80006f2:	4013      	ands	r3, r2
 80006f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006f6:	683b      	ldr	r3, [r7, #0]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d003      	beq.n	800070a <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000702:	693a      	ldr	r2, [r7, #16]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	4313      	orrs	r3, r2
 8000708:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800070a:	4a0f      	ldr	r2, [pc, #60]	; (8000748 <HAL_GPIO_Init+0x2e8>)
 800070c:	693b      	ldr	r3, [r7, #16]
 800070e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	3301      	adds	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	697b      	ldr	r3, [r7, #20]
 800071c:	fa22 f303 	lsr.w	r3, r2, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	f47f aea9 	bne.w	8000478 <HAL_GPIO_Init+0x18>
  }
}
 8000726:	bf00      	nop
 8000728:	371c      	adds	r7, #28
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000
 8000738:	40010000 	.word	0x40010000
 800073c:	48000400 	.word	0x48000400
 8000740:	48000800 	.word	0x48000800
 8000744:	48000c00 	.word	0x48000c00
 8000748:	40010400 	.word	0x40010400

0800074c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	460b      	mov	r3, r1
 8000756:	807b      	strh	r3, [r7, #2]
 8000758:	4613      	mov	r3, r2
 800075a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800075c:	787b      	ldrb	r3, [r7, #1]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d003      	beq.n	800076a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000762:	887a      	ldrh	r2, [r7, #2]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000768:	e002      	b.n	8000770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800076a:	887a      	ldrh	r2, [r7, #2]
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000782:	af00      	add	r7, sp, #0
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d102      	bne.n	8000796 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000790:	2301      	movs	r3, #1
 8000792:	f000 beda 	b.w	800154a <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f003 0301 	and.w	r3, r3, #1
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f000 816e 	beq.w	8000a82 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007a6:	4bb5      	ldr	r3, [pc, #724]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	f003 030c 	and.w	r3, r3, #12
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	d00c      	beq.n	80007cc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007b2:	4bb2      	ldr	r3, [pc, #712]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f003 030c 	and.w	r3, r3, #12
 80007ba:	2b08      	cmp	r3, #8
 80007bc:	d15a      	bne.n	8000874 <HAL_RCC_OscConfig+0xf8>
 80007be:	4baf      	ldr	r3, [pc, #700]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ca:	d153      	bne.n	8000874 <HAL_RCC_OscConfig+0xf8>
 80007cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007d0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007d4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80007d8:	fa93 f3a3 	rbit	r3, r3
 80007dc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80007e0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007e4:	fab3 f383 	clz	r3, r3
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	095b      	lsrs	r3, r3, #5
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	f043 0301 	orr.w	r3, r3, #1
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d102      	bne.n	80007fe <HAL_RCC_OscConfig+0x82>
 80007f8:	4ba0      	ldr	r3, [pc, #640]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	e015      	b.n	800082a <HAL_RCC_OscConfig+0xae>
 80007fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000802:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000806:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800080a:	fa93 f3a3 	rbit	r3, r3
 800080e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000812:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000816:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800081a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800081e:	fa93 f3a3 	rbit	r3, r3
 8000822:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000826:	4b95      	ldr	r3, [pc, #596]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800082a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800082e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000832:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000836:	fa92 f2a2 	rbit	r2, r2
 800083a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800083e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000842:	fab2 f282 	clz	r2, r2
 8000846:	b252      	sxtb	r2, r2
 8000848:	f042 0220 	orr.w	r2, r2, #32
 800084c:	b252      	sxtb	r2, r2
 800084e:	b2d2      	uxtb	r2, r2
 8000850:	f002 021f 	and.w	r2, r2, #31
 8000854:	2101      	movs	r1, #1
 8000856:	fa01 f202 	lsl.w	r2, r1, r2
 800085a:	4013      	ands	r3, r2
 800085c:	2b00      	cmp	r3, #0
 800085e:	f000 810f 	beq.w	8000a80 <HAL_RCC_OscConfig+0x304>
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	2b00      	cmp	r3, #0
 800086a:	f040 8109 	bne.w	8000a80 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
 8000870:	f000 be6b 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800087e:	d106      	bne.n	800088e <HAL_RCC_OscConfig+0x112>
 8000880:	4b7e      	ldr	r3, [pc, #504]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a7d      	ldr	r2, [pc, #500]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	e030      	b.n	80008f0 <HAL_RCC_OscConfig+0x174>
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d10c      	bne.n	80008b2 <HAL_RCC_OscConfig+0x136>
 8000898:	4b78      	ldr	r3, [pc, #480]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a77      	ldr	r2, [pc, #476]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 800089e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	4b75      	ldr	r3, [pc, #468]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a74      	ldr	r2, [pc, #464]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008ae:	6013      	str	r3, [r2, #0]
 80008b0:	e01e      	b.n	80008f0 <HAL_RCC_OscConfig+0x174>
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008bc:	d10c      	bne.n	80008d8 <HAL_RCC_OscConfig+0x15c>
 80008be:	4b6f      	ldr	r3, [pc, #444]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a6e      	ldr	r2, [pc, #440]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c8:	6013      	str	r3, [r2, #0]
 80008ca:	4b6c      	ldr	r3, [pc, #432]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a6b      	ldr	r2, [pc, #428]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008d4:	6013      	str	r3, [r2, #0]
 80008d6:	e00b      	b.n	80008f0 <HAL_RCC_OscConfig+0x174>
 80008d8:	4b68      	ldr	r3, [pc, #416]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a67      	ldr	r2, [pc, #412]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008e2:	6013      	str	r3, [r2, #0]
 80008e4:	4b65      	ldr	r3, [pc, #404]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a64      	ldr	r2, [pc, #400]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008ee:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80008f0:	4b62      	ldr	r3, [pc, #392]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 80008f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008f4:	f023 020f 	bic.w	r2, r3, #15
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	495f      	ldr	r1, [pc, #380]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000900:	4313      	orrs	r3, r2
 8000902:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d05a      	beq.n	80009c4 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800090e:	f7ff fcb5 	bl	800027c <HAL_GetTick>
 8000912:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000916:	e00a      	b.n	800092e <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000918:	f7ff fcb0 	bl	800027c <HAL_GetTick>
 800091c:	4602      	mov	r2, r0
 800091e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000922:	1ad3      	subs	r3, r2, r3
 8000924:	2b64      	cmp	r3, #100	; 0x64
 8000926:	d902      	bls.n	800092e <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8000928:	2303      	movs	r3, #3
 800092a:	f000 be0e 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
 800092e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000932:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000936:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800093a:	fa93 f3a3 	rbit	r3, r3
 800093e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000942:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000946:	fab3 f383 	clz	r3, r3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	095b      	lsrs	r3, r3, #5
 800094e:	b2db      	uxtb	r3, r3
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2b01      	cmp	r3, #1
 8000958:	d102      	bne.n	8000960 <HAL_RCC_OscConfig+0x1e4>
 800095a:	4b48      	ldr	r3, [pc, #288]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	e015      	b.n	800098c <HAL_RCC_OscConfig+0x210>
 8000960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000964:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000968:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800096c:	fa93 f3a3 	rbit	r3, r3
 8000970:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000978:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800097c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000980:	fa93 f3a3 	rbit	r3, r3
 8000984:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000988:	4b3c      	ldr	r3, [pc, #240]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 800098a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800098c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000990:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000994:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000998:	fa92 f2a2 	rbit	r2, r2
 800099c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80009a0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80009a4:	fab2 f282 	clz	r2, r2
 80009a8:	b252      	sxtb	r2, r2
 80009aa:	f042 0220 	orr.w	r2, r2, #32
 80009ae:	b252      	sxtb	r2, r2
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	f002 021f 	and.w	r2, r2, #31
 80009b6:	2101      	movs	r1, #1
 80009b8:	fa01 f202 	lsl.w	r2, r1, r2
 80009bc:	4013      	ands	r3, r2
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0aa      	beq.n	8000918 <HAL_RCC_OscConfig+0x19c>
 80009c2:	e05e      	b.n	8000a82 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009c4:	f7ff fc5a 	bl	800027c <HAL_GetTick>
 80009c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009cc:	e00a      	b.n	80009e4 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ce:	f7ff fc55 	bl	800027c <HAL_GetTick>
 80009d2:	4602      	mov	r2, r0
 80009d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	2b64      	cmp	r3, #100	; 0x64
 80009dc:	d902      	bls.n	80009e4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80009de:	2303      	movs	r3, #3
 80009e0:	f000 bdb3 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
 80009e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009e8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80009f0:	fa93 f3a3 	rbit	r3, r3
 80009f4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80009f8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009fc:	fab3 f383 	clz	r3, r3
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	095b      	lsrs	r3, r3, #5
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d102      	bne.n	8000a16 <HAL_RCC_OscConfig+0x29a>
 8000a10:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	e015      	b.n	8000a42 <HAL_RCC_OscConfig+0x2c6>
 8000a16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a1a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a1e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a22:	fa93 f3a3 	rbit	r3, r3
 8000a26:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a32:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a36:	fa93 f3a3 	rbit	r3, r3
 8000a3a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <HAL_RCC_OscConfig+0x300>)
 8000a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a46:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a4a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a4e:	fa92 f2a2 	rbit	r2, r2
 8000a52:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000a56:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a5a:	fab2 f282 	clz	r2, r2
 8000a5e:	b252      	sxtb	r2, r2
 8000a60:	f042 0220 	orr.w	r2, r2, #32
 8000a64:	b252      	sxtb	r2, r2
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	f002 021f 	and.w	r2, r2, #31
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a72:	4013      	ands	r3, r2
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d1aa      	bne.n	80009ce <HAL_RCC_OscConfig+0x252>
 8000a78:	e003      	b.n	8000a82 <HAL_RCC_OscConfig+0x306>
 8000a7a:	bf00      	nop
 8000a7c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 0302 	and.w	r3, r3, #2
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f000 8170 	beq.w	8000d72 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a92:	4bd0      	ldr	r3, [pc, #832]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	f003 030c 	and.w	r3, r3, #12
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d00b      	beq.n	8000ab6 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a9e:	4bcd      	ldr	r3, [pc, #820]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f003 030c 	and.w	r3, r3, #12
 8000aa6:	2b08      	cmp	r3, #8
 8000aa8:	d16d      	bne.n	8000b86 <HAL_RCC_OscConfig+0x40a>
 8000aaa:	4bca      	ldr	r3, [pc, #808]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d167      	bne.n	8000b86 <HAL_RCC_OscConfig+0x40a>
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000abc:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000ac0:	fa93 f3a3 	rbit	r3, r3
 8000ac4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000ac8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000acc:	fab3 f383 	clz	r3, r3
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	095b      	lsrs	r3, r3, #5
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d102      	bne.n	8000ae6 <HAL_RCC_OscConfig+0x36a>
 8000ae0:	4bbc      	ldr	r3, [pc, #752]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	e013      	b.n	8000b0e <HAL_RCC_OscConfig+0x392>
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aec:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000af0:	fa93 f3a3 	rbit	r3, r3
 8000af4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000af8:	2302      	movs	r3, #2
 8000afa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000afe:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b02:	fa93 f3a3 	rbit	r3, r3
 8000b06:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b0a:	4bb2      	ldr	r3, [pc, #712]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b0e:	2202      	movs	r2, #2
 8000b10:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b14:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b18:	fa92 f2a2 	rbit	r2, r2
 8000b1c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000b20:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b24:	fab2 f282 	clz	r2, r2
 8000b28:	b252      	sxtb	r2, r2
 8000b2a:	f042 0220 	orr.w	r2, r2, #32
 8000b2e:	b252      	sxtb	r2, r2
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	f002 021f 	and.w	r2, r2, #31
 8000b36:	2101      	movs	r1, #1
 8000b38:	fa01 f202 	lsl.w	r2, r1, r2
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d007      	beq.n	8000b52 <HAL_RCC_OscConfig+0x3d6>
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	691b      	ldr	r3, [r3, #16]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d002      	beq.n	8000b52 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	f000 bcfc 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b52:	4ba0      	ldr	r3, [pc, #640]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	6959      	ldr	r1, [r3, #20]
 8000b60:	23f8      	movs	r3, #248	; 0xf8
 8000b62:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b66:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000b6a:	fa93 f3a3 	rbit	r3, r3
 8000b6e:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000b72:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000b76:	fab3 f383 	clz	r3, r3
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	4995      	ldr	r1, [pc, #596]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000b80:	4313      	orrs	r3, r2
 8000b82:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b84:	e0f5      	b.n	8000d72 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	f000 8085 	beq.w	8000c9c <HAL_RCC_OscConfig+0x520>
 8000b92:	2301      	movs	r3, #1
 8000b94:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b98:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000b9c:	fa93 f3a3 	rbit	r3, r3
 8000ba0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000ba4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ba8:	fab3 f383 	clz	r3, r3
 8000bac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000bb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2301      	movs	r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bbc:	f7ff fb5e 	bl	800027c <HAL_GetTick>
 8000bc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc4:	e00a      	b.n	8000bdc <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bc6:	f7ff fb59 	bl	800027c <HAL_GetTick>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d902      	bls.n	8000bdc <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	f000 bcb7 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
 8000bdc:	2302      	movs	r3, #2
 8000bde:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000be6:	fa93 f3a3 	rbit	r3, r3
 8000bea:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000bee:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf2:	fab3 f383 	clz	r3, r3
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	095b      	lsrs	r3, r3, #5
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d102      	bne.n	8000c0c <HAL_RCC_OscConfig+0x490>
 8000c06:	4b73      	ldr	r3, [pc, #460]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	e013      	b.n	8000c34 <HAL_RCC_OscConfig+0x4b8>
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c12:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c16:	fa93 f3a3 	rbit	r3, r3
 8000c1a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c1e:	2302      	movs	r3, #2
 8000c20:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c24:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000c28:	fa93 f3a3 	rbit	r3, r3
 8000c2c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c30:	4b68      	ldr	r3, [pc, #416]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c34:	2202      	movs	r2, #2
 8000c36:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c3a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c3e:	fa92 f2a2 	rbit	r2, r2
 8000c42:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000c46:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	b252      	sxtb	r2, r2
 8000c50:	f042 0220 	orr.w	r2, r2, #32
 8000c54:	b252      	sxtb	r2, r2
 8000c56:	b2d2      	uxtb	r2, r2
 8000c58:	f002 021f 	and.w	r2, r2, #31
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c62:	4013      	ands	r3, r2
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d0ae      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c68:	4b5a      	ldr	r3, [pc, #360]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	6959      	ldr	r1, [r3, #20]
 8000c76:	23f8      	movs	r3, #248	; 0xf8
 8000c78:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c7c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000c80:	fa93 f3a3 	rbit	r3, r3
 8000c84:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000c88:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000c8c:	fab3 f383 	clz	r3, r3
 8000c90:	fa01 f303 	lsl.w	r3, r1, r3
 8000c94:	494f      	ldr	r1, [pc, #316]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000c96:	4313      	orrs	r3, r2
 8000c98:	600b      	str	r3, [r1, #0]
 8000c9a:	e06a      	b.n	8000d72 <HAL_RCC_OscConfig+0x5f6>
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000ca6:	fa93 f3a3 	rbit	r3, r3
 8000caa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000cae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cb2:	fab3 f383 	clz	r3, r3
 8000cb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc6:	f7ff fad9 	bl	800027c <HAL_GetTick>
 8000cca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cce:	e00a      	b.n	8000ce6 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cd0:	f7ff fad4 	bl	800027c <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d902      	bls.n	8000ce6 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	f000 bc32 	b.w	800154a <HAL_RCC_OscConfig+0xdce>
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000cf0:	fa93 f3a3 	rbit	r3, r3
 8000cf4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000cf8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cfc:	fab3 f383 	clz	r3, r3
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	095b      	lsrs	r3, r3, #5
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	f043 0301 	orr.w	r3, r3, #1
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d102      	bne.n	8000d16 <HAL_RCC_OscConfig+0x59a>
 8000d10:	4b30      	ldr	r3, [pc, #192]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	e013      	b.n	8000d3e <HAL_RCC_OscConfig+0x5c2>
 8000d16:	2302      	movs	r3, #2
 8000d18:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d20:	fa93 f3a3 	rbit	r3, r3
 8000d24:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000d28:	2302      	movs	r3, #2
 8000d2a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d2e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d32:	fa93 f3a3 	rbit	r3, r3
 8000d36:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d3a:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <HAL_RCC_OscConfig+0x658>)
 8000d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3e:	2202      	movs	r2, #2
 8000d40:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d44:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d48:	fa92 f2a2 	rbit	r2, r2
 8000d4c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000d50:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d54:	fab2 f282 	clz	r2, r2
 8000d58:	b252      	sxtb	r2, r2
 8000d5a:	f042 0220 	orr.w	r2, r2, #32
 8000d5e:	b252      	sxtb	r2, r2
 8000d60:	b2d2      	uxtb	r2, r2
 8000d62:	f002 021f 	and.w	r2, r2, #31
 8000d66:	2101      	movs	r1, #1
 8000d68:	fa01 f202 	lsl.w	r2, r1, r2
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1ae      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0308 	and.w	r3, r3, #8
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f000 80d8 	beq.w	8000f32 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d067      	beq.n	8000e5c <HAL_RCC_OscConfig+0x6e0>
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000d96:	fa93 f3a3 	rbit	r3, r3
 8000d9a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000d9e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000da2:	fab3 f383 	clz	r3, r3
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <HAL_RCC_OscConfig+0x65c>)
 8000daa:	4413      	add	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	461a      	mov	r2, r3
 8000db0:	2301      	movs	r3, #1
 8000db2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db4:	f7ff fa62 	bl	800027c <HAL_GetTick>
 8000db8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dbc:	e00e      	b.n	8000ddc <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dbe:	f7ff fa5d 	bl	800027c <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d906      	bls.n	8000ddc <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e3bb      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	10908120 	.word	0x10908120
 8000ddc:	2302      	movs	r3, #2
 8000dde:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000dee:	2302      	movs	r3, #2
 8000df0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000df8:	fa93 f2a3 	rbit	r2, r3
 8000dfc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e06:	2202      	movs	r2, #2
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	fa93 f2a3 	rbit	r2, r3
 8000e14:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e18:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1a:	4ba5      	ldr	r3, [pc, #660]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000e1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e1e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e22:	2102      	movs	r1, #2
 8000e24:	6019      	str	r1, [r3, #0]
 8000e26:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	fa93 f1a3 	rbit	r1, r3
 8000e30:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e34:	6019      	str	r1, [r3, #0]
  return(result);
 8000e36:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	fab3 f383 	clz	r3, r3
 8000e40:	b25b      	sxtb	r3, r3
 8000e42:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e46:	b25b      	sxtb	r3, r3
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f003 031f 	and.w	r3, r3, #31
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fa01 f303 	lsl.w	r3, r1, r3
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d0b1      	beq.n	8000dbe <HAL_RCC_OscConfig+0x642>
 8000e5a:	e06a      	b.n	8000f32 <HAL_RCC_OscConfig+0x7b6>
 8000e5c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e60:	2201      	movs	r2, #1
 8000e62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e64:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	fa93 f2a3 	rbit	r2, r3
 8000e6e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e72:	601a      	str	r2, [r3, #0]
  return(result);
 8000e74:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e78:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e7a:	fab3 f383 	clz	r3, r3
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b8c      	ldr	r3, [pc, #560]	; (80010b4 <HAL_RCC_OscConfig+0x938>)
 8000e82:	4413      	add	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	461a      	mov	r2, r3
 8000e88:	2300      	movs	r3, #0
 8000e8a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e8c:	f7ff f9f6 	bl	800027c <HAL_GetTick>
 8000e90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e94:	e009      	b.n	8000eaa <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e96:	f7ff f9f1 	bl	800027c <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e34f      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 8000eaa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000eae:	2202      	movs	r2, #2
 8000eb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	fa93 f2a3 	rbit	r2, r3
 8000ebc:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	fa93 f2a3 	rbit	r2, r3
 8000ed4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ede:	2202      	movs	r2, #2
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	fa93 f2a3 	rbit	r2, r3
 8000eec:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000ef0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ef2:	4b6f      	ldr	r3, [pc, #444]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000ef4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ef6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000efa:	2102      	movs	r1, #2
 8000efc:	6019      	str	r1, [r3, #0]
 8000efe:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	fa93 f1a3 	rbit	r1, r3
 8000f08:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f0c:	6019      	str	r1, [r3, #0]
  return(result);
 8000f0e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	fab3 f383 	clz	r3, r3
 8000f18:	b25b      	sxtb	r3, r3
 8000f1a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f1e:	b25b      	sxtb	r3, r3
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	f003 031f 	and.w	r3, r3, #31
 8000f26:	2101      	movs	r1, #1
 8000f28:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1b1      	bne.n	8000e96 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 8159 	beq.w	80011f4 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f48:	4b59      	ldr	r3, [pc, #356]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000f4a:	69db      	ldr	r3, [r3, #28]
 8000f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d112      	bne.n	8000f7a <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f54:	4b56      	ldr	r3, [pc, #344]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000f56:	69db      	ldr	r3, [r3, #28]
 8000f58:	4a55      	ldr	r2, [pc, #340]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000f5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f5e:	61d3      	str	r3, [r2, #28]
 8000f60:	4b53      	ldr	r3, [pc, #332]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	f107 030c 	add.w	r3, r7, #12
 8000f72:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000f74:	2301      	movs	r3, #1
 8000f76:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7a:	4b4f      	ldr	r3, [pc, #316]	; (80010b8 <HAL_RCC_OscConfig+0x93c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d11a      	bne.n	8000fbc <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f86:	4b4c      	ldr	r3, [pc, #304]	; (80010b8 <HAL_RCC_OscConfig+0x93c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a4b      	ldr	r2, [pc, #300]	; (80010b8 <HAL_RCC_OscConfig+0x93c>)
 8000f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f92:	f7ff f973 	bl	800027c <HAL_GetTick>
 8000f96:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f9a:	e009      	b.n	8000fb0 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f9c:	f7ff f96e 	bl	800027c <HAL_GetTick>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b64      	cmp	r3, #100	; 0x64
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e2cc      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb0:	4b41      	ldr	r3, [pc, #260]	; (80010b8 <HAL_RCC_OscConfig+0x93c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0ef      	beq.n	8000f9c <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d106      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x858>
 8000fc6:	4b3a      	ldr	r3, [pc, #232]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000fc8:	6a1b      	ldr	r3, [r3, #32]
 8000fca:	4a39      	ldr	r2, [pc, #228]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6213      	str	r3, [r2, #32]
 8000fd2:	e02f      	b.n	8001034 <HAL_RCC_OscConfig+0x8b8>
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10c      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x87c>
 8000fde:	4b34      	ldr	r3, [pc, #208]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000fe0:	6a1b      	ldr	r3, [r3, #32]
 8000fe2:	4a33      	ldr	r2, [pc, #204]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000fe4:	f023 0301 	bic.w	r3, r3, #1
 8000fe8:	6213      	str	r3, [r2, #32]
 8000fea:	4b31      	ldr	r3, [pc, #196]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	4a30      	ldr	r2, [pc, #192]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8000ff0:	f023 0304 	bic.w	r3, r3, #4
 8000ff4:	6213      	str	r3, [r2, #32]
 8000ff6:	e01d      	b.n	8001034 <HAL_RCC_OscConfig+0x8b8>
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	2b05      	cmp	r3, #5
 8001000:	d10c      	bne.n	800101c <HAL_RCC_OscConfig+0x8a0>
 8001002:	4b2b      	ldr	r3, [pc, #172]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8001004:	6a1b      	ldr	r3, [r3, #32]
 8001006:	4a2a      	ldr	r2, [pc, #168]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	6213      	str	r3, [r2, #32]
 800100e:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	4a27      	ldr	r2, [pc, #156]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6213      	str	r3, [r2, #32]
 800101a:	e00b      	b.n	8001034 <HAL_RCC_OscConfig+0x8b8>
 800101c:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	4a23      	ldr	r2, [pc, #140]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 8001022:	f023 0301 	bic.w	r3, r3, #1
 8001026:	6213      	str	r3, [r2, #32]
 8001028:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 800102e:	f023 0304 	bic.w	r3, r3, #4
 8001032:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d06b      	beq.n	8001116 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800103e:	f7ff f91d 	bl	800027c <HAL_GetTick>
 8001042:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001046:	e00b      	b.n	8001060 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001048:	f7ff f918 	bl	800027c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	f241 3288 	movw	r2, #5000	; 0x1388
 8001058:	4293      	cmp	r3, r2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e274      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 8001060:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001064:	2202      	movs	r2, #2
 8001066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001068:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	fa93 f2a3 	rbit	r2, r3
 8001072:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800107c:	2202      	movs	r2, #2
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	fa93 f2a3 	rbit	r2, r3
 800108a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800108e:	601a      	str	r2, [r3, #0]
  return(result);
 8001090:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001094:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001096:	fab3 f383 	clz	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	095b      	lsrs	r3, r3, #5
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d108      	bne.n	80010bc <HAL_RCC_OscConfig+0x940>
 80010aa:	4b01      	ldr	r3, [pc, #4]	; (80010b0 <HAL_RCC_OscConfig+0x934>)
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	e013      	b.n	80010d8 <HAL_RCC_OscConfig+0x95c>
 80010b0:	40021000 	.word	0x40021000
 80010b4:	10908120 	.word	0x10908120
 80010b8:	40007000 	.word	0x40007000
 80010bc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80010c0:	2202      	movs	r2, #2
 80010c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	fa93 f2a3 	rbit	r2, r3
 80010ce:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	4bbb      	ldr	r3, [pc, #748]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80010d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010dc:	2102      	movs	r1, #2
 80010de:	6011      	str	r1, [r2, #0]
 80010e0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010e4:	6812      	ldr	r2, [r2, #0]
 80010e6:	fa92 f1a2 	rbit	r1, r2
 80010ea:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010ee:	6011      	str	r1, [r2, #0]
  return(result);
 80010f0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	fab2 f282 	clz	r2, r2
 80010fa:	b252      	sxtb	r2, r2
 80010fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001100:	b252      	sxtb	r2, r2
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	f002 021f 	and.w	r2, r2, #31
 8001108:	2101      	movs	r1, #1
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	4013      	ands	r3, r2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d099      	beq.n	8001048 <HAL_RCC_OscConfig+0x8cc>
 8001114:	e064      	b.n	80011e0 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001116:	f7ff f8b1 	bl	800027c <HAL_GetTick>
 800111a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111e:	e00b      	b.n	8001138 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001120:	f7ff f8ac 	bl	800027c <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001130:	4293      	cmp	r3, r2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e208      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 8001138:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800113c:	2202      	movs	r2, #2
 800113e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001140:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	fa93 f2a3 	rbit	r2, r3
 800114a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001154:	2202      	movs	r2, #2
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	fa93 f2a3 	rbit	r2, r3
 8001162:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001166:	601a      	str	r2, [r3, #0]
  return(result);
 8001168:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800116c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800116e:	fab3 f383 	clz	r3, r3
 8001172:	b2db      	uxtb	r3, r3
 8001174:	095b      	lsrs	r3, r3, #5
 8001176:	b2db      	uxtb	r3, r3
 8001178:	f043 0302 	orr.w	r3, r3, #2
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d102      	bne.n	8001188 <HAL_RCC_OscConfig+0xa0c>
 8001182:	4b90      	ldr	r3, [pc, #576]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 8001184:	6a1b      	ldr	r3, [r3, #32]
 8001186:	e00d      	b.n	80011a4 <HAL_RCC_OscConfig+0xa28>
 8001188:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800118c:	2202      	movs	r2, #2
 800118e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001190:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	fa93 f2a3 	rbit	r2, r3
 800119a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	4b88      	ldr	r3, [pc, #544]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011a8:	2102      	movs	r1, #2
 80011aa:	6011      	str	r1, [r2, #0]
 80011ac:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011b0:	6812      	ldr	r2, [r2, #0]
 80011b2:	fa92 f1a2 	rbit	r1, r2
 80011b6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011ba:	6011      	str	r1, [r2, #0]
  return(result);
 80011bc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	fab2 f282 	clz	r2, r2
 80011c6:	b252      	sxtb	r2, r2
 80011c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011cc:	b252      	sxtb	r2, r2
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	f002 021f 	and.w	r2, r2, #31
 80011d4:	2101      	movs	r1, #1
 80011d6:	fa01 f202 	lsl.w	r2, r1, r2
 80011da:	4013      	ands	r3, r2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d19f      	bne.n	8001120 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011e0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d105      	bne.n	80011f4 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011e8:	4b76      	ldr	r3, [pc, #472]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80011ea:	69db      	ldr	r3, [r3, #28]
 80011ec:	4a75      	ldr	r2, [pc, #468]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80011ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011f2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 81a4 	beq.w	8001548 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001200:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 030c 	and.w	r3, r3, #12
 8001208:	2b08      	cmp	r3, #8
 800120a:	f000 819b 	beq.w	8001544 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	69db      	ldr	r3, [r3, #28]
 8001214:	2b02      	cmp	r3, #2
 8001216:	f040 8113 	bne.w	8001440 <HAL_RCC_OscConfig+0xcc4>
 800121a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800121e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001222:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001224:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	fa93 f2a3 	rbit	r2, r3
 800122e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001232:	601a      	str	r2, [r3, #0]
  return(result);
 8001234:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001238:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123a:	fab3 f383 	clz	r3, r3
 800123e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001242:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	461a      	mov	r2, r3
 800124a:	2300      	movs	r3, #0
 800124c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124e:	f7ff f815 	bl	800027c <HAL_GetTick>
 8001252:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001256:	e009      	b.n	800126c <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001258:	f7ff f810 	bl	800027c <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e16e      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 800126c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001270:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001274:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001276:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	fa93 f2a3 	rbit	r2, r3
 8001280:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001284:	601a      	str	r2, [r3, #0]
  return(result);
 8001286:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800128a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128c:	fab3 f383 	clz	r3, r3
 8001290:	b2db      	uxtb	r3, r3
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	b2db      	uxtb	r3, r3
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b01      	cmp	r3, #1
 800129e:	d102      	bne.n	80012a6 <HAL_RCC_OscConfig+0xb2a>
 80012a0:	4b48      	ldr	r3, [pc, #288]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	e01b      	b.n	80012de <HAL_RCC_OscConfig+0xb62>
 80012a6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	fa93 f2a3 	rbit	r2, r3
 80012ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	fa93 f2a3 	rbit	r2, r3
 80012d4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	4b3a      	ldr	r3, [pc, #232]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012e2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80012e6:	6011      	str	r1, [r2, #0]
 80012e8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	fa92 f1a2 	rbit	r1, r2
 80012f2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012f6:	6011      	str	r1, [r2, #0]
  return(result);
 80012f8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012fc:	6812      	ldr	r2, [r2, #0]
 80012fe:	fab2 f282 	clz	r2, r2
 8001302:	b252      	sxtb	r2, r2
 8001304:	f042 0220 	orr.w	r2, r2, #32
 8001308:	b252      	sxtb	r2, r2
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	f002 021f 	and.w	r2, r2, #31
 8001310:	2101      	movs	r1, #1
 8001312:	fa01 f202 	lsl.w	r2, r1, r2
 8001316:	4013      	ands	r3, r2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d19d      	bne.n	8001258 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800131c:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	430b      	orrs	r3, r1
 8001332:	4924      	ldr	r1, [pc, #144]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
 8001338:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800133c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001340:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001342:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	fa93 f2a3 	rbit	r2, r3
 800134c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001350:	601a      	str	r2, [r3, #0]
  return(result);
 8001352:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001356:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001358:	fab3 f383 	clz	r3, r3
 800135c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001360:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	461a      	mov	r2, r3
 8001368:	2301      	movs	r3, #1
 800136a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7fe ff86 	bl	800027c <HAL_GetTick>
 8001370:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001374:	e009      	b.n	800138a <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001376:	f7fe ff81 	bl	800027c <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e0df      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 800138a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800138e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001392:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001394:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	fa93 f2a3 	rbit	r2, r3
 800139e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013a2:	601a      	str	r2, [r3, #0]
  return(result);
 80013a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013a8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	095b      	lsrs	r3, r3, #5
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d104      	bne.n	80013c8 <HAL_RCC_OscConfig+0xc4c>
 80013be:	4b01      	ldr	r3, [pc, #4]	; (80013c4 <HAL_RCC_OscConfig+0xc48>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	e01d      	b.n	8001400 <HAL_RCC_OscConfig+0xc84>
 80013c4:	40021000 	.word	0x40021000
 80013c8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	fa93 f2a3 	rbit	r2, r3
 80013dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	fa93 f2a3 	rbit	r2, r3
 80013f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	4b55      	ldr	r3, [pc, #340]	; (8001554 <HAL_RCC_OscConfig+0xdd8>)
 80013fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001400:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001404:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001408:	6011      	str	r1, [r2, #0]
 800140a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	fa92 f1a2 	rbit	r1, r2
 8001414:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001418:	6011      	str	r1, [r2, #0]
  return(result);
 800141a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	fab2 f282 	clz	r2, r2
 8001424:	b252      	sxtb	r2, r2
 8001426:	f042 0220 	orr.w	r2, r2, #32
 800142a:	b252      	sxtb	r2, r2
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	f002 021f 	and.w	r2, r2, #31
 8001432:	2101      	movs	r1, #1
 8001434:	fa01 f202 	lsl.w	r2, r1, r2
 8001438:	4013      	ands	r3, r2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d09b      	beq.n	8001376 <HAL_RCC_OscConfig+0xbfa>
 800143e:	e083      	b.n	8001548 <HAL_RCC_OscConfig+0xdcc>
 8001440:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001444:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001448:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	fa93 f2a3 	rbit	r2, r3
 8001454:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001458:	601a      	str	r2, [r3, #0]
  return(result);
 800145a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800145e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001460:	fab3 f383 	clz	r3, r3
 8001464:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001468:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	461a      	mov	r2, r3
 8001470:	2300      	movs	r3, #0
 8001472:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001474:	f7fe ff02 	bl	800027c <HAL_GetTick>
 8001478:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800147c:	e009      	b.n	8001492 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800147e:	f7fe fefd 	bl	800027c <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e05b      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
 8001492:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001496:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800149a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	fa93 f2a3 	rbit	r2, r3
 80014a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014aa:	601a      	str	r2, [r3, #0]
  return(result);
 80014ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014b0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b2:	fab3 f383 	clz	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	095b      	lsrs	r3, r3, #5
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d102      	bne.n	80014cc <HAL_RCC_OscConfig+0xd50>
 80014c6:	4b23      	ldr	r3, [pc, #140]	; (8001554 <HAL_RCC_OscConfig+0xdd8>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	e01b      	b.n	8001504 <HAL_RCC_OscConfig+0xd88>
 80014cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	fa93 f2a3 	rbit	r2, r3
 80014e0:	f107 0320 	add.w	r3, r7, #32
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	f107 031c 	add.w	r3, r7, #28
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	fa93 f2a3 	rbit	r2, r3
 80014fa:	f107 0318 	add.w	r3, r7, #24
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	4b14      	ldr	r3, [pc, #80]	; (8001554 <HAL_RCC_OscConfig+0xdd8>)
 8001502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001504:	f107 0214 	add.w	r2, r7, #20
 8001508:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800150c:	6011      	str	r1, [r2, #0]
 800150e:	f107 0214 	add.w	r2, r7, #20
 8001512:	6812      	ldr	r2, [r2, #0]
 8001514:	fa92 f1a2 	rbit	r1, r2
 8001518:	f107 0210 	add.w	r2, r7, #16
 800151c:	6011      	str	r1, [r2, #0]
  return(result);
 800151e:	f107 0210 	add.w	r2, r7, #16
 8001522:	6812      	ldr	r2, [r2, #0]
 8001524:	fab2 f282 	clz	r2, r2
 8001528:	b252      	sxtb	r2, r2
 800152a:	f042 0220 	orr.w	r2, r2, #32
 800152e:	b252      	sxtb	r2, r2
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	f002 021f 	and.w	r2, r2, #31
 8001536:	2101      	movs	r1, #1
 8001538:	fa01 f202 	lsl.w	r2, r1, r2
 800153c:	4013      	ands	r3, r2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d19d      	bne.n	800147e <HAL_RCC_OscConfig+0xd02>
 8001542:	e001      	b.n	8001548 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e000      	b.n	800154a <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b09e      	sub	sp, #120	; 0x78
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001562:	2300      	movs	r3, #0
 8001564:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e164      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001570:	4b92      	ldr	r3, [pc, #584]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0307 	and.w	r3, r3, #7
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d910      	bls.n	80015a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800157e:	4b8f      	ldr	r3, [pc, #572]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 0207 	bic.w	r2, r3, #7
 8001586:	498d      	ldr	r1, [pc, #564]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	4313      	orrs	r3, r2
 800158c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800158e:	4b8b      	ldr	r3, [pc, #556]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d001      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e14c      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d008      	beq.n	80015be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ac:	4b84      	ldr	r3, [pc, #528]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	4981      	ldr	r1, [pc, #516]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 80df 	beq.w	800178a <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d13d      	bne.n	8001650 <HAL_RCC_ClockConfig+0xf8>
 80015d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015d8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015dc:	fa93 f3a3 	rbit	r3, r3
 80015e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80015e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e4:	fab3 f383 	clz	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d102      	bne.n	80015fe <HAL_RCC_ClockConfig+0xa6>
 80015f8:	4b71      	ldr	r3, [pc, #452]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	e00f      	b.n	800161e <HAL_RCC_ClockConfig+0xc6>
 80015fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001602:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001606:	fa93 f3a3 	rbit	r3, r3
 800160a:	667b      	str	r3, [r7, #100]	; 0x64
 800160c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001610:	663b      	str	r3, [r7, #96]	; 0x60
 8001612:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001614:	fa93 f3a3 	rbit	r3, r3
 8001618:	65fb      	str	r3, [r7, #92]	; 0x5c
 800161a:	4b69      	ldr	r3, [pc, #420]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 800161c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001622:	65ba      	str	r2, [r7, #88]	; 0x58
 8001624:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001626:	fa92 f2a2 	rbit	r2, r2
 800162a:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 800162c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800162e:	fab2 f282 	clz	r2, r2
 8001632:	b252      	sxtb	r2, r2
 8001634:	f042 0220 	orr.w	r2, r2, #32
 8001638:	b252      	sxtb	r2, r2
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	f002 021f 	and.w	r2, r2, #31
 8001640:	2101      	movs	r1, #1
 8001642:	fa01 f202 	lsl.w	r2, r1, r2
 8001646:	4013      	ands	r3, r2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d17d      	bne.n	8001748 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e0f4      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d13d      	bne.n	80016d4 <HAL_RCC_ClockConfig+0x17c>
 8001658:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800165c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001660:	fa93 f3a3 	rbit	r3, r3
 8001664:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001666:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001668:	fab3 f383 	clz	r3, r3
 800166c:	b2db      	uxtb	r3, r3
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b01      	cmp	r3, #1
 800167a:	d102      	bne.n	8001682 <HAL_RCC_ClockConfig+0x12a>
 800167c:	4b50      	ldr	r3, [pc, #320]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	e00f      	b.n	80016a2 <HAL_RCC_ClockConfig+0x14a>
 8001682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001686:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001688:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800168a:	fa93 f3a3 	rbit	r3, r3
 800168e:	647b      	str	r3, [r7, #68]	; 0x44
 8001690:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001694:	643b      	str	r3, [r7, #64]	; 0x40
 8001696:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001698:	fa93 f3a3 	rbit	r3, r3
 800169c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800169e:	4b48      	ldr	r3, [pc, #288]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 80016a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016a6:	63ba      	str	r2, [r7, #56]	; 0x38
 80016a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016aa:	fa92 f2a2 	rbit	r2, r2
 80016ae:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80016b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016b2:	fab2 f282 	clz	r2, r2
 80016b6:	b252      	sxtb	r2, r2
 80016b8:	f042 0220 	orr.w	r2, r2, #32
 80016bc:	b252      	sxtb	r2, r2
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	f002 021f 	and.w	r2, r2, #31
 80016c4:	2101      	movs	r1, #1
 80016c6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d13b      	bne.n	8001748 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e0b2      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
 80016d4:	2302      	movs	r3, #2
 80016d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016da:	fa93 f3a3 	rbit	r3, r3
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80016e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	095b      	lsrs	r3, r3, #5
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d102      	bne.n	80016fc <HAL_RCC_ClockConfig+0x1a4>
 80016f6:	4b32      	ldr	r3, [pc, #200]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	e00d      	b.n	8001718 <HAL_RCC_ClockConfig+0x1c0>
 80016fc:	2302      	movs	r3, #2
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001702:	fa93 f3a3 	rbit	r3, r3
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
 8001708:	2302      	movs	r3, #2
 800170a:	623b      	str	r3, [r7, #32]
 800170c:	6a3b      	ldr	r3, [r7, #32]
 800170e:	fa93 f3a3 	rbit	r3, r3
 8001712:	61fb      	str	r3, [r7, #28]
 8001714:	4b2a      	ldr	r3, [pc, #168]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 8001716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001718:	2202      	movs	r2, #2
 800171a:	61ba      	str	r2, [r7, #24]
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	fa92 f2a2 	rbit	r2, r2
 8001722:	617a      	str	r2, [r7, #20]
  return(result);
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	fab2 f282 	clz	r2, r2
 800172a:	b252      	sxtb	r2, r2
 800172c:	f042 0220 	orr.w	r2, r2, #32
 8001730:	b252      	sxtb	r2, r2
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	f002 021f 	and.w	r2, r2, #31
 8001738:	2101      	movs	r1, #1
 800173a:	fa01 f202 	lsl.w	r2, r1, r2
 800173e:	4013      	ands	r3, r2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e078      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001748:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f023 0203 	bic.w	r2, r3, #3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	491a      	ldr	r1, [pc, #104]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 8001756:	4313      	orrs	r3, r2
 8001758:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800175a:	f7fe fd8f 	bl	800027c <HAL_GetTick>
 800175e:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001760:	e00a      	b.n	8001778 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001762:	f7fe fd8b 	bl	800027c <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001770:	4293      	cmp	r3, r2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e060      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <HAL_RCC_ClockConfig+0x268>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 020c 	and.w	r2, r3, #12
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	429a      	cmp	r2, r3
 8001788:	d1eb      	bne.n	8001762 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800178a:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d215      	bcs.n	80017c4 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f023 0207 	bic.w	r2, r3, #7
 80017a0:	4906      	ldr	r1, [pc, #24]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <HAL_RCC_ClockConfig+0x264>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d006      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e03f      	b.n	800183a <HAL_RCC_ClockConfig+0x2e2>
 80017ba:	bf00      	nop
 80017bc:	40022000 	.word	0x40022000
 80017c0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d008      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017d0:	4b1c      	ldr	r3, [pc, #112]	; (8001844 <HAL_RCC_ClockConfig+0x2ec>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	4919      	ldr	r1, [pc, #100]	; (8001844 <HAL_RCC_ClockConfig+0x2ec>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0308 	and.w	r3, r3, #8
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_RCC_ClockConfig+0x2ec>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4911      	ldr	r1, [pc, #68]	; (8001844 <HAL_RCC_ClockConfig+0x2ec>)
 80017fe:	4313      	orrs	r3, r2
 8001800:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001802:	f000 f825 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 8001806:	4601      	mov	r1, r0
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_RCC_ClockConfig+0x2ec>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001810:	23f0      	movs	r3, #240	; 0xf0
 8001812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	fa93 f3a3 	rbit	r3, r3
 800181a:	60fb      	str	r3, [r7, #12]
  return(result);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	fab3 f383 	clz	r3, r3
 8001822:	fa22 f303 	lsr.w	r3, r2, r3
 8001826:	4a08      	ldr	r2, [pc, #32]	; (8001848 <HAL_RCC_ClockConfig+0x2f0>)
 8001828:	5cd3      	ldrb	r3, [r2, r3]
 800182a:	fa21 f303 	lsr.w	r3, r1, r3
 800182e:	4a07      	ldr	r2, [pc, #28]	; (800184c <HAL_RCC_ClockConfig+0x2f4>)
 8001830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001832:	2000      	movs	r0, #0
 8001834:	f7fe fcde 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3778      	adds	r7, #120	; 0x78
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40021000 	.word	0x40021000
 8001848:	08002cb4 	.word	0x08002cb4
 800184c:	20000008 	.word	0x20000008

08001850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	b480      	push	{r7}
 8001852:	b08b      	sub	sp, #44	; 0x2c
 8001854:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	61fb      	str	r3, [r7, #28]
 800185a:	2300      	movs	r3, #0
 800185c:	61bb      	str	r3, [r7, #24]
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800186a:	4b29      	ldr	r3, [pc, #164]	; (8001910 <HAL_RCC_GetSysClockFreq+0xc0>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	f003 030c 	and.w	r3, r3, #12
 8001876:	2b04      	cmp	r3, #4
 8001878:	d002      	beq.n	8001880 <HAL_RCC_GetSysClockFreq+0x30>
 800187a:	2b08      	cmp	r3, #8
 800187c:	d003      	beq.n	8001886 <HAL_RCC_GetSysClockFreq+0x36>
 800187e:	e03c      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001880:	4b24      	ldr	r3, [pc, #144]	; (8001914 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001882:	623b      	str	r3, [r7, #32]
      break;
 8001884:	e03c      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800188c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001890:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	fa93 f3a3 	rbit	r3, r3
 8001898:	607b      	str	r3, [r7, #4]
  return(result);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	fab3 f383 	clz	r3, r3
 80018a0:	fa22 f303 	lsr.w	r3, r2, r3
 80018a4:	4a1c      	ldr	r2, [pc, #112]	; (8001918 <HAL_RCC_GetSysClockFreq+0xc8>)
 80018a6:	5cd3      	ldrb	r3, [r2, r3]
 80018a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80018aa:	4b19      	ldr	r3, [pc, #100]	; (8001910 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ae:	f003 020f 	and.w	r2, r3, #15
 80018b2:	230f      	movs	r3, #15
 80018b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	fa93 f3a3 	rbit	r3, r3
 80018bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	fab3 f383 	clz	r3, r3
 80018c4:	fa22 f303 	lsr.w	r3, r2, r3
 80018c8:	4a14      	ldr	r2, [pc, #80]	; (800191c <HAL_RCC_GetSysClockFreq+0xcc>)
 80018ca:	5cd3      	ldrb	r3, [r2, r3]
 80018cc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d008      	beq.n	80018ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80018d8:	4a0e      	ldr	r2, [pc, #56]	; (8001914 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fb02 f303 	mul.w	r3, r2, r3
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
 80018e8:	e004      	b.n	80018f4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	4a0c      	ldr	r2, [pc, #48]	; (8001920 <HAL_RCC_GetSysClockFreq+0xd0>)
 80018ee:	fb02 f303 	mul.w	r3, r2, r3
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80018f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f6:	623b      	str	r3, [r7, #32]
      break;
 80018f8:	e002      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018fa:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018fc:	623b      	str	r3, [r7, #32]
      break;
 80018fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001900:	6a3b      	ldr	r3, [r7, #32]
}
 8001902:	4618      	mov	r0, r3
 8001904:	372c      	adds	r7, #44	; 0x2c
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	007a1200 	.word	0x007a1200
 8001918:	08002c94 	.word	0x08002c94
 800191c:	08002ca4 	.word	0x08002ca4
 8001920:	003d0900 	.word	0x003d0900

08001924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001928:	4b03      	ldr	r3, [pc, #12]	; (8001938 <HAL_RCC_GetHCLKFreq+0x14>)
 800192a:	681b      	ldr	r3, [r3, #0]
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000008 	.word	0x20000008

0800193c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001942:	f7ff ffef 	bl	8001924 <HAL_RCC_GetHCLKFreq>
 8001946:	4601      	mov	r1, r0
 8001948:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001950:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001954:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	fa93 f3a3 	rbit	r3, r3
 800195c:	603b      	str	r3, [r7, #0]
  return(result);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	fab3 f383 	clz	r3, r3
 8001964:	fa22 f303 	lsr.w	r3, r2, r3
 8001968:	4a04      	ldr	r2, [pc, #16]	; (800197c <HAL_RCC_GetPCLK1Freq+0x40>)
 800196a:	5cd3      	ldrb	r3, [r2, r3]
 800196c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000
 800197c:	08002cc4 	.word	0x08002cc4

08001980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001986:	f7ff ffcd 	bl	8001924 <HAL_RCC_GetHCLKFreq>
 800198a:	4601      	mov	r1, r0
 800198c:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001994:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001998:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	603b      	str	r3, [r7, #0]
  return(result);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	08002cc4 	.word	0x08002cc4

080019c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e07c      	b.n	8001ad0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d106      	bne.n	80019f6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 ffd7 	bl	80029a4 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2202      	movs	r2, #2
 80019fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a0c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a16:	d902      	bls.n	8001a1e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	e002      	b.n	8001a24 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a22:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001a2c:	d007      	beq.n	8001a3e <HAL_SPI_Init+0x7a>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a36:	d002      	beq.n	8001a3e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10b      	bne.n	8001a5e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a4e:	d903      	bls.n	8001a58 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2202      	movs	r2, #2
 8001a54:	631a      	str	r2, [r3, #48]	; 0x30
 8001a56:	e002      	b.n	8001a5e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	431a      	orrs	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	431a      	orrs	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	ea42 0103 	orr.w	r1, r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	430a      	orrs	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	0c1b      	lsrs	r3, r3, #16
 8001a9e:	f003 0204 	and.w	r2, r3, #4
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	ea42 0103 	orr.w	r1, r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	; 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61fb      	str	r3, [r7, #28]
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001af2:	2301      	movs	r3, #1
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_SPI_TransmitReceive+0x32>
 8001b06:	2302      	movs	r3, #2
 8001b08:	e1e2      	b.n	8001ed0 <HAL_SPI_TransmitReceive+0x3f8>
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b12:	f7fe fbb3 	bl	800027c <HAL_GetTick>
 8001b16:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d00e      	beq.n	8001b4c <HAL_SPI_TransmitReceive+0x74>
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001b34:	d106      	bne.n	8001b44 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d102      	bne.n	8001b44 <HAL_SPI_TransmitReceive+0x6c>
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d003      	beq.n	8001b4c <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8001b44:	2302      	movs	r3, #2
 8001b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001b4a:	e1b7      	b.n	8001ebc <HAL_SPI_TransmitReceive+0x3e4>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <HAL_SPI_TransmitReceive+0x86>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <HAL_SPI_TransmitReceive+0x86>
 8001b58:	887b      	ldrh	r3, [r7, #2]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d103      	bne.n	8001b66 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001b64:	e1aa      	b.n	8001ebc <HAL_SPI_TransmitReceive+0x3e4>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d003      	beq.n	8001b7a <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2205      	movs	r2, #5
 8001b76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	887a      	ldrh	r2, [r7, #2]
 8001b8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	887a      	ldrh	r2, [r7, #2]
 8001b92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	887a      	ldrh	r2, [r7, #2]
 8001ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	887a      	ldrh	r2, [r7, #2]
 8001ba6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001bbc:	d805      	bhi.n	8001bca <HAL_SPI_TransmitReceive+0xf2>
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d908      	bls.n	8001bdc <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	e007      	b.n	8001bec <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001bea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bf6:	2b40      	cmp	r3, #64	; 0x40
 8001bf8:	d007      	beq.n	8001c0a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001c12:	d975      	bls.n	8001d00 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d004      	beq.n	8001c26 <HAL_SPI_TransmitReceive+0x14e>
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d160      	bne.n	8001ce8 <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	881a      	ldrh	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	3302      	adds	r3, #2
 8001c34:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c44:	e050      	b.n	8001ce8 <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d01c      	beq.n	8001c86 <HAL_SPI_TransmitReceive+0x1ae>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d017      	beq.n	8001c86 <HAL_SPI_TransmitReceive+0x1ae>
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d110      	bne.n	8001c86 <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	881a      	ldrh	r2, [r3, #0]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	3302      	adds	r3, #2
 8001c72:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001c82:	2300      	movs	r3, #0
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d01a      	beq.n	8001cc8 <HAL_SPI_TransmitReceive+0x1f0>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d113      	bne.n	8001cc8 <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3302      	adds	r3, #2
 8001cb0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cce:	d00b      	beq.n	8001ce8 <HAL_SPI_TransmitReceive+0x210>
 8001cd0:	f7fe fad4 	bl	800027c <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d803      	bhi.n	8001ce8 <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001ce6:	e0e9      	b.n	8001ebc <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1a9      	bne.n	8001c46 <HAL_SPI_TransmitReceive+0x16e>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1a3      	bne.n	8001c46 <HAL_SPI_TransmitReceive+0x16e>
 8001cfe:	e0c9      	b.n	8001e94 <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d005      	beq.n	8001d14 <HAL_SPI_TransmitReceive+0x23c>
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	f040 80b3 	bne.w	8001e7a <HAL_SPI_TransmitReceive+0x3a2>
    {
      if (hspi->TxXferCount > 1U)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d90f      	bls.n	8001d3e <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	881a      	ldrh	r2, [r3, #0]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	3b02      	subs	r3, #2
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d3c:	e09d      	b.n	8001e7a <HAL_SPI_TransmitReceive+0x3a2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	60ba      	str	r2, [r7, #8]
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	6812      	ldr	r2, [r2, #0]
 8001d48:	320c      	adds	r2, #12
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	3b01      	subs	r3, #1
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d5c:	e08d      	b.n	8001e7a <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d031      	beq.n	8001dc8 <HAL_SPI_TransmitReceive+0x2f0>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d02c      	beq.n	8001dc8 <HAL_SPI_TransmitReceive+0x2f0>
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d125      	bne.n	8001dc8 <HAL_SPI_TransmitReceive+0x2f0>
      {
        if (hspi->TxXferCount > 1U)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d90f      	bls.n	8001da6 <HAL_SPI_TransmitReceive+0x2ce>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	881a      	ldrh	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	3302      	adds	r3, #2
 8001d94:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	3b02      	subs	r3, #2
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001da4:	e00e      	b.n	8001dc4 <HAL_SPI_TransmitReceive+0x2ec>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	60ba      	str	r2, [r7, #8]
 8001dac:	68fa      	ldr	r2, [r7, #12]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	320c      	adds	r2, #12
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d042      	beq.n	8001e5a <HAL_SPI_TransmitReceive+0x382>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d13b      	bne.n	8001e5a <HAL_SPI_TransmitReceive+0x382>
      {
        if (hspi->RxXferCount > 1U)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d920      	bls.n	8001e30 <HAL_SPI_TransmitReceive+0x358>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	3b02      	subs	r3, #2
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d81b      	bhi.n	8001e56 <HAL_SPI_TransmitReceive+0x37e>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	e012      	b.n	8001e56 <HAL_SPI_TransmitReceive+0x37e>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f103 020c 	add.w	r2, r3, #12
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	1c59      	adds	r1, r3, #1
 8001e3c:	6079      	str	r1, [r7, #4]
 8001e3e:	7812      	ldrb	r2, [r2, #0]
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e56:	2301      	movs	r3, #1
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e60:	d00b      	beq.n	8001e7a <HAL_SPI_TransmitReceive+0x3a2>
 8001e62:	f7fe fa0b 	bl	800027c <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d803      	bhi.n	8001e7a <HAL_SPI_TransmitReceive+0x3a2>
      {
        errorcode = HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001e78:	e020      	b.n	8001ebc <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f47f af6c 	bne.w	8001d5e <HAL_SPI_TransmitReceive+0x286>
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f47f af65 	bne.w	8001d5e <HAL_SPI_TransmitReceive+0x286>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f000 f8f5 	bl	8002088 <SPI_EndRxTxTransaction>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <HAL_SPI_TransmitReceive+0x3d2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001eb8:	e000      	b.n	8001ebc <HAL_SPI_TransmitReceive+0x3e4>
  }

error :
 8001eba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001ecc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3728      	adds	r7, #40	; 0x28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
 8001ee4:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001ee6:	e04c      	b.n	8001f82 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eee:	d048      	beq.n	8001f82 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d007      	beq.n	8001f06 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001ef6:	f7fe f9c1 	bl	800027c <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d83d      	bhi.n	8001f82 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001f14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f1e:	d111      	bne.n	8001f44 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f28:	d004      	beq.n	8001f34 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f32:	d107      	bne.n	8001f44 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f4c:	d10f      	bne.n	8001f6e <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e00e      	b.n	8001fa0 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d101      	bne.n	8001f96 <SPI_WaitFlagStateUntilTimeout+0xbe>
 8001f92:	2201      	movs	r2, #1
 8001f94:	e000      	b.n	8001f98 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8001f96:	2200      	movs	r2, #0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d1a4      	bne.n	8001ee8 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8001fb6:	e05a      	b.n	800206e <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001fbe:	d109      	bne.n	8001fd4 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d106      	bne.n	8001fd4 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	330c      	adds	r3, #12
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8001fd2:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fda:	d048      	beq.n	800206e <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8001fe2:	f7fe f94b 	bl	800027c <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d83d      	bhi.n	800206e <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800200a:	d111      	bne.n	8002030 <SPI_WaitFifoStateUntilTimeout+0x88>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002014:	d004      	beq.n	8002020 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800201e:	d107      	bne.n	8002030 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800202e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002038:	d10f      	bne.n	800205a <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2201      	movs	r2, #1
 800205e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e008      	b.n	8002080 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	4013      	ands	r3, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	429a      	cmp	r2, r3
 800207c:	d19c      	bne.n	8001fb8 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af02      	add	r7, sp, #8
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2200      	movs	r2, #0
 800209c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f7ff ff81 	bl	8001fa8 <SPI_WaitFifoStateUntilTimeout>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d007      	beq.n	80020bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b0:	f043 0220 	orr.w	r2, r3, #32
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e027      	b.n	800210c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2200      	movs	r2, #0
 80020c4:	2180      	movs	r1, #128	; 0x80
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f7ff ff06 	bl	8001ed8 <SPI_WaitFlagStateUntilTimeout>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020d6:	f043 0220 	orr.w	r2, r3, #32
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e014      	b.n	800210c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f7ff ff5a 	bl	8001fa8 <SPI_WaitFifoStateUntilTimeout>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d007      	beq.n	800210a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020fe:	f043 0220 	orr.w	r2, r3, #32
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e000      	b.n	800210c <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e043      	b.n	80021ae <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d106      	bne.n	8002140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fc86 	bl	8002a4c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2224      	movs	r2, #36	; 0x24
 8002144:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0201 	bic.w	r2, r2, #1
 8002156:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f82d 	bl	80021b8 <UART_SetConfig>
 800215e:	4603      	mov	r3, r0
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e022      	b.n	80021ae <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f987 	bl	8002484 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002184:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002194:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 fa0e 	bl	80025c8 <UART_CheckIdleState>
 80021ac:	4603      	mov	r3, r0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80021c4:	2310      	movs	r3, #16
 80021c6:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	691b      	ldr	r3, [r3, #16]
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4b9f      	ldr	r3, [pc, #636]	; (8002470 <UART_SetConfig+0x2b8>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6812      	ldr	r2, [r2, #0]
 80021fa:	68f9      	ldr	r1, [r7, #12]
 80021fc:	430b      	orrs	r3, r1
 80021fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	699a      	ldr	r2, [r3, #24]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	4313      	orrs	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a8e      	ldr	r2, [pc, #568]	; (8002474 <UART_SetConfig+0x2bc>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d121      	bne.n	8002284 <UART_SetConfig+0xcc>
 8002240:	4b8d      	ldr	r3, [pc, #564]	; (8002478 <UART_SetConfig+0x2c0>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	f003 0303 	and.w	r3, r3, #3
 8002248:	2b03      	cmp	r3, #3
 800224a:	d817      	bhi.n	800227c <UART_SetConfig+0xc4>
 800224c:	a201      	add	r2, pc, #4	; (adr r2, 8002254 <UART_SetConfig+0x9c>)
 800224e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002252:	bf00      	nop
 8002254:	08002265 	.word	0x08002265
 8002258:	08002271 	.word	0x08002271
 800225c:	08002277 	.word	0x08002277
 8002260:	0800226b 	.word	0x0800226b
 8002264:	2300      	movs	r3, #0
 8002266:	75fb      	strb	r3, [r7, #23]
 8002268:	e01e      	b.n	80022a8 <UART_SetConfig+0xf0>
 800226a:	2302      	movs	r3, #2
 800226c:	75fb      	strb	r3, [r7, #23]
 800226e:	e01b      	b.n	80022a8 <UART_SetConfig+0xf0>
 8002270:	2304      	movs	r3, #4
 8002272:	75fb      	strb	r3, [r7, #23]
 8002274:	e018      	b.n	80022a8 <UART_SetConfig+0xf0>
 8002276:	2308      	movs	r3, #8
 8002278:	75fb      	strb	r3, [r7, #23]
 800227a:	e015      	b.n	80022a8 <UART_SetConfig+0xf0>
 800227c:	2310      	movs	r3, #16
 800227e:	75fb      	strb	r3, [r7, #23]
 8002280:	bf00      	nop
 8002282:	e011      	b.n	80022a8 <UART_SetConfig+0xf0>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a7c      	ldr	r2, [pc, #496]	; (800247c <UART_SetConfig+0x2c4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d102      	bne.n	8002294 <UART_SetConfig+0xdc>
 800228e:	2300      	movs	r3, #0
 8002290:	75fb      	strb	r3, [r7, #23]
 8002292:	e009      	b.n	80022a8 <UART_SetConfig+0xf0>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a79      	ldr	r2, [pc, #484]	; (8002480 <UART_SetConfig+0x2c8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d102      	bne.n	80022a4 <UART_SetConfig+0xec>
 800229e:	2300      	movs	r3, #0
 80022a0:	75fb      	strb	r3, [r7, #23]
 80022a2:	e001      	b.n	80022a8 <UART_SetConfig+0xf0>
 80022a4:	2310      	movs	r3, #16
 80022a6:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022b0:	d16f      	bne.n	8002392 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 80022b2:	7dfb      	ldrb	r3, [r7, #23]
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d857      	bhi.n	8002368 <UART_SetConfig+0x1b0>
 80022b8:	a201      	add	r2, pc, #4	; (adr r2, 80022c0 <UART_SetConfig+0x108>)
 80022ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022be:	bf00      	nop
 80022c0:	080022e5 	.word	0x080022e5
 80022c4:	08002301 	.word	0x08002301
 80022c8:	0800231d 	.word	0x0800231d
 80022cc:	08002369 	.word	0x08002369
 80022d0:	08002337 	.word	0x08002337
 80022d4:	08002369 	.word	0x08002369
 80022d8:	08002369 	.word	0x08002369
 80022dc:	08002369 	.word	0x08002369
 80022e0:	08002353 	.word	0x08002353
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80022e4:	f7ff fb2a 	bl	800193c <HAL_RCC_GetPCLK1Freq>
 80022e8:	4603      	mov	r3, r0
 80022ea:	005a      	lsls	r2, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	085b      	lsrs	r3, r3, #1
 80022f2:	441a      	add	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fc:	82bb      	strh	r3, [r7, #20]
        break;
 80022fe:	e036      	b.n	800236e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002300:	f7ff fb3e 	bl	8001980 <HAL_RCC_GetPCLK2Freq>
 8002304:	4603      	mov	r3, r0
 8002306:	005a      	lsls	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	085b      	lsrs	r3, r3, #1
 800230e:	441a      	add	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	fbb2 f3f3 	udiv	r3, r2, r3
 8002318:	82bb      	strh	r3, [r7, #20]
        break;
 800231a:	e028      	b.n	800236e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002326:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6852      	ldr	r2, [r2, #4]
 800232e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002332:	82bb      	strh	r3, [r7, #20]
        break;
 8002334:	e01b      	b.n	800236e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002336:	f7ff fa8b 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 800233a:	4603      	mov	r3, r0
 800233c:	005a      	lsls	r2, r3, #1
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	085b      	lsrs	r3, r3, #1
 8002344:	441a      	add	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	fbb2 f3f3 	udiv	r3, r2, r3
 800234e:	82bb      	strh	r3, [r7, #20]
        break;
 8002350:	e00d      	b.n	800236e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	085b      	lsrs	r3, r3, #1
 8002358:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	fbb2 f3f3 	udiv	r3, r2, r3
 8002364:	82bb      	strh	r3, [r7, #20]
        break;
 8002366:	e002      	b.n	800236e <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	74fb      	strb	r3, [r7, #19]
        break;
 800236c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800236e:	8abb      	ldrh	r3, [r7, #20]
 8002370:	f023 030f 	bic.w	r3, r3, #15
 8002374:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002376:	8abb      	ldrh	r3, [r7, #20]
 8002378:	105b      	asrs	r3, r3, #1
 800237a:	b29b      	uxth	r3, r3
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	b29a      	uxth	r2, r3
 8002382:	897b      	ldrh	r3, [r7, #10]
 8002384:	4313      	orrs	r3, r2
 8002386:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	897a      	ldrh	r2, [r7, #10]
 800238e:	60da      	str	r2, [r3, #12]
 8002390:	e069      	b.n	8002466 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8002392:	7dfb      	ldrb	r3, [r7, #23]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d863      	bhi.n	8002460 <UART_SetConfig+0x2a8>
 8002398:	a201      	add	r2, pc, #4	; (adr r2, 80023a0 <UART_SetConfig+0x1e8>)
 800239a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800239e:	bf00      	nop
 80023a0:	080023c5 	.word	0x080023c5
 80023a4:	080023e5 	.word	0x080023e5
 80023a8:	08002405 	.word	0x08002405
 80023ac:	08002461 	.word	0x08002461
 80023b0:	08002425 	.word	0x08002425
 80023b4:	08002461 	.word	0x08002461
 80023b8:	08002461 	.word	0x08002461
 80023bc:	08002461 	.word	0x08002461
 80023c0:	08002445 	.word	0x08002445
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80023c4:	f7ff faba 	bl	800193c <HAL_RCC_GetPCLK1Freq>
 80023c8:	4602      	mov	r2, r0
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	085b      	lsrs	r3, r3, #1
 80023d0:	441a      	add	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023da:	b29a      	uxth	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60da      	str	r2, [r3, #12]
        break;
 80023e2:	e040      	b.n	8002466 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80023e4:	f7ff facc 	bl	8001980 <HAL_RCC_GetPCLK2Freq>
 80023e8:	4602      	mov	r2, r0
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	085b      	lsrs	r3, r3, #1
 80023f0:	441a      	add	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60da      	str	r2, [r3, #12]
        break;
 8002402:	e030      	b.n	8002466 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	085b      	lsrs	r3, r3, #1
 800240a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800240e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6852      	ldr	r2, [r2, #4]
 8002416:	fbb3 f3f2 	udiv	r3, r3, r2
 800241a:	b29a      	uxth	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60da      	str	r2, [r3, #12]
        break;
 8002422:	e020      	b.n	8002466 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002424:	f7ff fa14 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 8002428:	4602      	mov	r2, r0
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	441a      	add	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	fbb2 f3f3 	udiv	r3, r2, r3
 800243a:	b29a      	uxth	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	60da      	str	r2, [r3, #12]
        break;
 8002442:	e010      	b.n	8002466 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	085b      	lsrs	r3, r3, #1
 800244a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	fbb2 f3f3 	udiv	r3, r2, r3
 8002456:	b29a      	uxth	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	60da      	str	r2, [r3, #12]
        break;
 800245e:	e002      	b.n	8002466 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	74fb      	strb	r3, [r7, #19]
        break;
 8002464:	bf00      	nop
    }
  }

  return ret;
 8002466:	7cfb      	ldrb	r3, [r7, #19]

}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	efff69f3 	.word	0xefff69f3
 8002474:	40013800 	.word	0x40013800
 8002478:	40021000 	.word	0x40021000
 800247c:	40004400 	.word	0x40004400
 8002480:	40004800 	.word	0x40004800

08002484 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00a      	beq.n	80024ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00a      	beq.n	80024d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00a      	beq.n	80024f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	f003 0310 	and.w	r3, r3, #16
 800251c:	2b00      	cmp	r3, #0
 800251e:	d00a      	beq.n	8002536 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	f003 0320 	and.w	r3, r3, #32
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00a      	beq.n	8002558 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	430a      	orrs	r2, r1
 8002556:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002560:	2b00      	cmp	r3, #0
 8002562:	d01a      	beq.n	800259a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002582:	d10a      	bne.n	800259a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00a      	beq.n	80025bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	605a      	str	r2, [r3, #4]
  }
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80025da:	f7fd fe4f 	bl	800027c <HAL_GetTick>
 80025de:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d10e      	bne.n	800260c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 f82c 	bl	800265a <UART_WaitOnFlagUntilTimeout>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e022      	b.n	8002652 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	2b04      	cmp	r3, #4
 8002618:	d10e      	bne.n	8002638 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800261a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2200      	movs	r2, #0
 8002624:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f816 	bl	800265a <UART_WaitOnFlagUntilTimeout>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e00c      	b.n	8002652 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2220      	movs	r2, #32
 800263c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b084      	sub	sp, #16
 800265e:	af00      	add	r7, sp, #0
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	4613      	mov	r3, r2
 8002668:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800266a:	e02c      	b.n	80026c6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002672:	d028      	beq.n	80026c6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d007      	beq.n	800268a <UART_WaitOnFlagUntilTimeout+0x30>
 800267a:	f7fd fdff 	bl	800027c <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	429a      	cmp	r2, r3
 8002688:	d21d      	bcs.n	80026c6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002698:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2220      	movs	r2, #32
 80026b6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e00f      	b.n	80026e6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	69da      	ldr	r2, [r3, #28]
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4013      	ands	r3, r2
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	bf0c      	ite	eq
 80026d6:	2301      	moveq	r3, #1
 80026d8:	2300      	movne	r3, #0
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	461a      	mov	r2, r3
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d0c3      	beq.n	800266c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08e      	sub	sp, #56	; 0x38
 80026f4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t aTxBuffer1[]={'A','B','C','D','E','F','G','H','I'};
 80026f6:	4a19      	ldr	r2, [pc, #100]	; (800275c <main+0x6c>)
 80026f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80026fe:	c303      	stmia	r3!, {r0, r1}
 8002700:	701a      	strb	r2, [r3, #0]
	uint8_t aTxBuffer2[11]={0};
 8002702:	f107 0318 	add.w	r3, r7, #24
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]
 800270c:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t aRxBuffer1[9]={0};
 8002710:	f107 030c 	add.w	r3, r7, #12
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	721a      	strb	r2, [r3, #8]
	uint8_t aRxBuffer2[11]={0};
 800271c:	463b      	mov	r3, r7
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t flag = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800272e:	f7fd fd4b 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002732:	f000 f817 	bl	8002764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002736:	f000 f8bf 	bl	80028b8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800273a:	f000 f855 	bl	80027e8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800273e:	f000 f88b 	bl	8002858 <MX_USART2_UART_Init>
	//	  HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)&aTxBuffer1[i],(uint8_t*)&aRxBuffer1[i],1,0xFFFFFFFF);
	  //}
	 // for(int i=0; i < 50; i++){
	//	asm("NOP");
	 // }
	  HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)aTxBuffer1,(uint8_t*)aRxBuffer1,9,0xFFFFFFFF);
 8002742:	f107 020c 	add.w	r2, r7, #12
 8002746:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800274a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2309      	movs	r3, #9
 8002752:	4803      	ldr	r0, [pc, #12]	; (8002760 <main+0x70>)
 8002754:	f7ff f9c0 	bl	8001ad8 <HAL_SPI_TransmitReceive>
 8002758:	e7f3      	b.n	8002742 <main+0x52>
 800275a:	bf00      	nop
 800275c:	08002c88 	.word	0x08002c88
 8002760:	2000002c 	.word	0x2000002c

08002764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b090      	sub	sp, #64	; 0x40
 8002768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800276a:	f107 0318 	add.w	r3, r7, #24
 800276e:	2228      	movs	r2, #40	; 0x28
 8002770:	2100      	movs	r1, #0
 8002772:	4618      	mov	r0, r3
 8002774:	f000 fa74 	bl	8002c60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002778:	1d3b      	adds	r3, r7, #4
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]
 8002780:	609a      	str	r2, [r3, #8]
 8002782:	60da      	str	r2, [r3, #12]
 8002784:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002786:	2302      	movs	r3, #2
 8002788:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800278a:	2301      	movs	r3, #1
 800278c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800278e:	2310      	movs	r3, #16
 8002790:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002792:	2302      	movs	r3, #2
 8002794:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002796:	2300      	movs	r3, #0
 8002798:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800279a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800279e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027a0:	f107 0318 	add.w	r3, r7, #24
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd ffe9 	bl	800077c <HAL_RCC_OscConfig>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80027b0:	f000 f8cc 	bl	800294c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027b4:	230f      	movs	r3, #15
 80027b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027b8:	2302      	movs	r3, #2
 80027ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027bc:	2300      	movs	r3, #0
 80027be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027c0:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80027c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027ca:	1d3b      	adds	r3, r7, #4
 80027cc:	2101      	movs	r1, #1
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fec2 	bl	8001558 <HAL_RCC_ClockConfig>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80027da:	f000 f8b7 	bl	800294c <Error_Handler>
  }
}
 80027de:	bf00      	nop
 80027e0:	3740      	adds	r7, #64	; 0x40
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027ec:	4b18      	ldr	r3, [pc, #96]	; (8002850 <MX_SPI1_Init+0x68>)
 80027ee:	4a19      	ldr	r2, [pc, #100]	; (8002854 <MX_SPI1_Init+0x6c>)
 80027f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80027f2:	4b17      	ldr	r3, [pc, #92]	; (8002850 <MX_SPI1_Init+0x68>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027f8:	4b15      	ldr	r3, [pc, #84]	; (8002850 <MX_SPI1_Init+0x68>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027fe:	4b14      	ldr	r3, [pc, #80]	; (8002850 <MX_SPI1_Init+0x68>)
 8002800:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002804:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002806:	4b12      	ldr	r3, [pc, #72]	; (8002850 <MX_SPI1_Init+0x68>)
 8002808:	2200      	movs	r2, #0
 800280a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800280c:	4b10      	ldr	r3, [pc, #64]	; (8002850 <MX_SPI1_Init+0x68>)
 800280e:	2201      	movs	r2, #1
 8002810:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8002812:	4b0f      	ldr	r3, [pc, #60]	; (8002850 <MX_SPI1_Init+0x68>)
 8002814:	2200      	movs	r2, #0
 8002816:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <MX_SPI1_Init+0x68>)
 800281a:	2200      	movs	r2, #0
 800281c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800281e:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <MX_SPI1_Init+0x68>)
 8002820:	2200      	movs	r2, #0
 8002822:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002824:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <MX_SPI1_Init+0x68>)
 8002826:	2200      	movs	r2, #0
 8002828:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800282a:	4b09      	ldr	r3, [pc, #36]	; (8002850 <MX_SPI1_Init+0x68>)
 800282c:	2207      	movs	r2, #7
 800282e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002830:	4b07      	ldr	r3, [pc, #28]	; (8002850 <MX_SPI1_Init+0x68>)
 8002832:	2200      	movs	r2, #0
 8002834:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002836:	4b06      	ldr	r3, [pc, #24]	; (8002850 <MX_SPI1_Init+0x68>)
 8002838:	2200      	movs	r2, #0
 800283a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800283c:	4804      	ldr	r0, [pc, #16]	; (8002850 <MX_SPI1_Init+0x68>)
 800283e:	f7ff f8c1 	bl	80019c4 <HAL_SPI_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8002848:	f000 f880 	bl	800294c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}
 8002850:	2000002c 	.word	0x2000002c
 8002854:	40013000 	.word	0x40013000

08002858 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800285c:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 800285e:	4a15      	ldr	r2, [pc, #84]	; (80028b4 <MX_USART2_UART_Init+0x5c>)
 8002860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002862:	4b13      	ldr	r3, [pc, #76]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002864:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002872:	2200      	movs	r2, #0
 8002874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 800287e:	220c      	movs	r2, #12
 8002880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002884:	2200      	movs	r2, #0
 8002886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 800288a:	2200      	movs	r2, #0
 800288c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800288e:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002890:	2200      	movs	r2, #0
 8002892:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 8002896:	2200      	movs	r2, #0
 8002898:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800289a:	4805      	ldr	r0, [pc, #20]	; (80028b0 <MX_USART2_UART_Init+0x58>)
 800289c:	f7ff fc3a 	bl	8002114 <HAL_UART_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80028a6:	f000 f851 	bl	800294c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000090 	.word	0x20000090
 80028b4:	40004400 	.word	0x40004400

080028b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	605a      	str	r2, [r3, #4]
 80028c8:	609a      	str	r2, [r3, #8]
 80028ca:	60da      	str	r2, [r3, #12]
 80028cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028ce:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	4a1c      	ldr	r2, [pc, #112]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028d8:	6153      	str	r3, [r2, #20]
 80028da:	4b1a      	ldr	r3, [pc, #104]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028e2:	60bb      	str	r3, [r7, #8]
 80028e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e6:	4b17      	ldr	r3, [pc, #92]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	4a16      	ldr	r2, [pc, #88]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f0:	6153      	str	r3, [r2, #20]
 80028f2:	4b14      	ldr	r3, [pc, #80]	; (8002944 <MX_GPIO_Init+0x8c>)
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <MX_GPIO_Init+0x8c>)
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	4a10      	ldr	r2, [pc, #64]	; (8002944 <MX_GPIO_Init+0x8c>)
 8002904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002908:	6153      	str	r3, [r2, #20]
 800290a:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <MX_GPIO_Init+0x8c>)
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002916:	2200      	movs	r2, #0
 8002918:	2108      	movs	r1, #8
 800291a:	480b      	ldr	r0, [pc, #44]	; (8002948 <MX_GPIO_Init+0x90>)
 800291c:	f7fd ff16 	bl	800074c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002920:	2308      	movs	r3, #8
 8002922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002924:	2301      	movs	r3, #1
 8002926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	4619      	mov	r1, r3
 8002936:	4804      	ldr	r0, [pc, #16]	; (8002948 <MX_GPIO_Init+0x90>)
 8002938:	f7fd fd92 	bl	8000460 <HAL_GPIO_Init>

}
 800293c:	bf00      	nop
 800293e:	3720      	adds	r7, #32
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	48000400 	.word	0x48000400

0800294c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002962:	4b0f      	ldr	r3, [pc, #60]	; (80029a0 <HAL_MspInit+0x44>)
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	4a0e      	ldr	r2, [pc, #56]	; (80029a0 <HAL_MspInit+0x44>)
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	6193      	str	r3, [r2, #24]
 800296e:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <HAL_MspInit+0x44>)
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	607b      	str	r3, [r7, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800297a:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <HAL_MspInit+0x44>)
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	4a08      	ldr	r2, [pc, #32]	; (80029a0 <HAL_MspInit+0x44>)
 8002980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002984:	61d3      	str	r3, [r2, #28]
 8002986:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <HAL_MspInit+0x44>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	40021000 	.word	0x40021000

080029a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	; 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a20      	ldr	r2, [pc, #128]	; (8002a44 <HAL_SPI_MspInit+0xa0>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d139      	bne.n	8002a3a <HAL_SPI_MspInit+0x96>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029c6:	4b20      	ldr	r3, [pc, #128]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4a1f      	ldr	r2, [pc, #124]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029d0:	6193      	str	r3, [r2, #24]
 80029d2:	4b1d      	ldr	r3, [pc, #116]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029de:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	4a19      	ldr	r2, [pc, #100]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029e8:	6153      	str	r3, [r2, #20]
 80029ea:	4b17      	ldr	r3, [pc, #92]	; (8002a48 <HAL_SPI_MspInit+0xa4>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029f6:	2310      	movs	r3, #16
 80029f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	2302      	movs	r3, #2
 80029fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a02:	2303      	movs	r3, #3
 8002a04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a06:	2305      	movs	r3, #5
 8002a08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0a:	f107 0314 	add.w	r3, r7, #20
 8002a0e:	4619      	mov	r1, r3
 8002a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a14:	f7fd fd24 	bl	8000460 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a18:	23e0      	movs	r3, #224	; 0xe0
 8002a1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a20:	2301      	movs	r3, #1
 8002a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a28:	2305      	movs	r3, #5
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2c:	f107 0314 	add.w	r3, r7, #20
 8002a30:	4619      	mov	r1, r3
 8002a32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a36:	f7fd fd13 	bl	8000460 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002a3a:	bf00      	nop
 8002a3c:	3728      	adds	r7, #40	; 0x28
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40013000 	.word	0x40013000
 8002a48:	40021000 	.word	0x40021000

08002a4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a54:	f107 0314 	add.w	r3, r7, #20
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	605a      	str	r2, [r3, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	60da      	str	r2, [r3, #12]
 8002a62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a18      	ldr	r2, [pc, #96]	; (8002acc <HAL_UART_MspInit+0x80>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d129      	bne.n	8002ac2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6e:	4b18      	ldr	r3, [pc, #96]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	4a17      	ldr	r2, [pc, #92]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a78:	61d3      	str	r3, [r2, #28]
 8002a7a:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	4a11      	ldr	r2, [pc, #68]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a90:	6153      	str	r3, [r2, #20]
 8002a92:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <HAL_UART_MspInit+0x84>)
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002a9e:	f248 0304 	movw	r3, #32772	; 0x8004
 8002aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aac:	2303      	movs	r3, #3
 8002aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab0:	2307      	movs	r3, #7
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002abe:	f7fd fccf 	bl	8000460 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	; 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40004400 	.word	0x40004400
 8002ad0:	40021000 	.word	0x40021000

08002ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ad8:	bf00      	nop
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <HardFault_Handler+0x4>

08002ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <MemManage_Handler+0x4>

08002aee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002af2:	e7fe      	b.n	8002af2 <BusFault_Handler+0x4>

08002af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <UsageFault_Handler+0x4>

08002afa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002afa:	b480      	push	{r7}
 8002afc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b0c:	bf00      	nop
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b16:	b480      	push	{r7}
 8002b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b28:	f7fd fb94 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b2c:	bf00      	nop
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b34:	4b1f      	ldr	r3, [pc, #124]	; (8002bb4 <SystemInit+0x84>)
 8002b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3a:	4a1e      	ldr	r2, [pc, #120]	; (8002bb4 <SystemInit+0x84>)
 8002b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002b44:	4b1c      	ldr	r3, [pc, #112]	; (8002bb8 <SystemInit+0x88>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1b      	ldr	r2, [pc, #108]	; (8002bb8 <SystemInit+0x88>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002b50:	4b19      	ldr	r3, [pc, #100]	; (8002bb8 <SystemInit+0x88>)
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	4918      	ldr	r1, [pc, #96]	; (8002bb8 <SystemInit+0x88>)
 8002b56:	4b19      	ldr	r3, [pc, #100]	; (8002bbc <SystemInit+0x8c>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002b5c:	4b16      	ldr	r3, [pc, #88]	; (8002bb8 <SystemInit+0x88>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a15      	ldr	r2, [pc, #84]	; (8002bb8 <SystemInit+0x88>)
 8002b62:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b6c:	4b12      	ldr	r3, [pc, #72]	; (8002bb8 <SystemInit+0x88>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a11      	ldr	r2, [pc, #68]	; (8002bb8 <SystemInit+0x88>)
 8002b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b76:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002b78:	4b0f      	ldr	r3, [pc, #60]	; (8002bb8 <SystemInit+0x88>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	4a0e      	ldr	r2, [pc, #56]	; (8002bb8 <SystemInit+0x88>)
 8002b7e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002b82:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002b84:	4b0c      	ldr	r3, [pc, #48]	; (8002bb8 <SystemInit+0x88>)
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	4a0b      	ldr	r2, [pc, #44]	; (8002bb8 <SystemInit+0x88>)
 8002b8a:	f023 030f 	bic.w	r3, r3, #15
 8002b8e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002b90:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <SystemInit+0x88>)
 8002b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b94:	4908      	ldr	r1, [pc, #32]	; (8002bb8 <SystemInit+0x88>)
 8002b96:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <SystemInit+0x90>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002b9c:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <SystemInit+0x88>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ba2:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <SystemInit+0x84>)
 8002ba4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ba8:	609a      	str	r2, [r3, #8]
#endif
}
 8002baa:	bf00      	nop
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	f87fc00c 	.word	0xf87fc00c
 8002bc0:	ff00fccc 	.word	0xff00fccc

08002bc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bfc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002bc8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002bca:	e003      	b.n	8002bd4 <LoopCopyDataInit>

08002bcc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002bcc:	4b0c      	ldr	r3, [pc, #48]	; (8002c00 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002bce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002bd0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002bd2:	3104      	adds	r1, #4

08002bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002bd4:	480b      	ldr	r0, [pc, #44]	; (8002c04 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002bd6:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002bd8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002bda:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002bdc:	d3f6      	bcc.n	8002bcc <CopyDataInit>
	ldr	r2, =_sbss
 8002bde:	4a0b      	ldr	r2, [pc, #44]	; (8002c0c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002be0:	e002      	b.n	8002be8 <LoopFillZerobss>

08002be2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002be2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002be4:	f842 3b04 	str.w	r3, [r2], #4

08002be8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002be8:	4b09      	ldr	r3, [pc, #36]	; (8002c10 <LoopForever+0x16>)
	cmp	r2, r3
 8002bea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002bec:	d3f9      	bcc.n	8002be2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bee:	f7ff ff9f 	bl	8002b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bf2:	f000 f811 	bl	8002c18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bf6:	f7ff fd7b 	bl	80026f0 <main>

08002bfa <LoopForever>:

LoopForever:
    b LoopForever
 8002bfa:	e7fe      	b.n	8002bfa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bfc:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002c00:	08002cd4 	.word	0x08002cd4
	ldr	r0, =_sdata
 8002c04:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002c08:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002c0c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002c10:	20000100 	.word	0x20000100

08002c14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c14:	e7fe      	b.n	8002c14 <ADC1_2_IRQHandler>
	...

08002c18 <__libc_init_array>:
 8002c18:	b570      	push	{r4, r5, r6, lr}
 8002c1a:	4e0d      	ldr	r6, [pc, #52]	; (8002c50 <__libc_init_array+0x38>)
 8002c1c:	4c0d      	ldr	r4, [pc, #52]	; (8002c54 <__libc_init_array+0x3c>)
 8002c1e:	1ba4      	subs	r4, r4, r6
 8002c20:	10a4      	asrs	r4, r4, #2
 8002c22:	2500      	movs	r5, #0
 8002c24:	42a5      	cmp	r5, r4
 8002c26:	d109      	bne.n	8002c3c <__libc_init_array+0x24>
 8002c28:	4e0b      	ldr	r6, [pc, #44]	; (8002c58 <__libc_init_array+0x40>)
 8002c2a:	4c0c      	ldr	r4, [pc, #48]	; (8002c5c <__libc_init_array+0x44>)
 8002c2c:	f000 f820 	bl	8002c70 <_init>
 8002c30:	1ba4      	subs	r4, r4, r6
 8002c32:	10a4      	asrs	r4, r4, #2
 8002c34:	2500      	movs	r5, #0
 8002c36:	42a5      	cmp	r5, r4
 8002c38:	d105      	bne.n	8002c46 <__libc_init_array+0x2e>
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c40:	4798      	blx	r3
 8002c42:	3501      	adds	r5, #1
 8002c44:	e7ee      	b.n	8002c24 <__libc_init_array+0xc>
 8002c46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c4a:	4798      	blx	r3
 8002c4c:	3501      	adds	r5, #1
 8002c4e:	e7f2      	b.n	8002c36 <__libc_init_array+0x1e>
 8002c50:	08002ccc 	.word	0x08002ccc
 8002c54:	08002ccc 	.word	0x08002ccc
 8002c58:	08002ccc 	.word	0x08002ccc
 8002c5c:	08002cd0 	.word	0x08002cd0

08002c60 <memset>:
 8002c60:	4402      	add	r2, r0
 8002c62:	4603      	mov	r3, r0
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d100      	bne.n	8002c6a <memset+0xa>
 8002c68:	4770      	bx	lr
 8002c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c6e:	e7f9      	b.n	8002c64 <memset+0x4>

08002c70 <_init>:
 8002c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c72:	bf00      	nop
 8002c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c76:	bc08      	pop	{r3}
 8002c78:	469e      	mov	lr, r3
 8002c7a:	4770      	bx	lr

08002c7c <_fini>:
 8002c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c7e:	bf00      	nop
 8002c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c82:	bc08      	pop	{r3}
 8002c84:	469e      	mov	lr, r3
 8002c86:	4770      	bx	lr
