Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator\simulation" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_proj/signal_generator.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 21.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: signal_generator: Generating signal_generator "signal_generator" for SIM_VERILOG
Info: nco_ii_0: "signal_generator" instantiated altera_nco_ii "nco_ii_0"
Info: signal_generator: Done "signal_generator" with 2 modules, 24 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator\signal_generator.spd" --output-directory="C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator\signal_generator.spd --output-directory=C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/qazis/Downloads/Documents/Electrical Enginering/6th Semester/Digital Signal Processing/final_proj/signal_generator/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator.qsys" --block-symbol-file --output-directory="C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_proj/signal_generator.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 21.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator.qsys" --synthesis=VERILOG --output-directory="C:\Users\qazis\Downloads\Documents\Electrical Enginering\6th Semester\Digital Signal Processing\final_proj\signal_generator\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading final_proj/signal_generator.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 21.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: signal_generator: Generating signal_generator "signal_generator" for QUARTUS_SYNTH
Info: nco_ii_0: "signal_generator" instantiated altera_nco_ii "nco_ii_0"
Info: signal_generator: Done "signal_generator" with 2 modules, 15 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
