$date
	Tue Mar 04 13:23:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_register_file $end
$var wire 64 ! data_out [63:0] $end
$var reg 2 " addr_1 [1:0] $end
$var reg 1 # clk $end
$var reg 64 $ data_in [63:0] $end
$var reg 1 % reset $end
$var reg 1 & write_en $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
1%
bx $
0#
bx "
bx !
$end
#4
0%
1#
#8
0#
#12
b1111 !
b1111 $
b0 "
1&
1#
#16
0#
#20
b10100 !
b10100 $
b1 "
1#
#24
0#
#28
b11001 !
b11001 $
b10 "
1#
#32
0#
#36
b11110 !
b11110 $
b11 "
1#
#40
0#
#44
1#
#48
0#
#52
1#
#56
0#
#60
1#
#64
0#
#68
1#
#72
0#
#76
1#
#80
0#
#84
b110010 !
b110010 $
b0 "
1#
#88
0#
#92
1#
#96
0#
#100
1#
#104
0#
#108
1#
#112
0#
#116
1#
#120
0#
#124
1#
#128
0#
#132
1#
#136
0#
#140
1#
#144
0#
#148
b110111 !
b110111 $
b1 "
1#
#152
0#
#156
1#
#160
0#
#164
1#
#168
0#
#172
1#
#176
0#
#180
1#
#184
0#
#188
1#
#192
0#
#196
1#
#200
0#
#204
1#
#208
0#
#212
b111100 !
b111100 $
b10 "
1#
#216
0#
#220
1#
#224
0#
#228
1#
#232
0#
#236
1#
#240
0#
#244
1#
#248
0#
#252
1#
#256
0#
#260
1#
#264
0#
#268
b1000001 !
b1000001 $
b11 "
1#
#272
0#
#276
1#
#280
0#
#284
1#
#288
0#
#292
1#
#296
0#
#300
1#
#304
0#
#308
1#
#312
0#
#316
1#
#320
0#
#324
1#
#328
0#
#332
1#
#336
0#
#340
1#
#344
0#
#348
1#
#352
0#
#356
1#
#360
0#
#364
1#
#368
0#
#372
1#
#376
0#
#380
1#
#384
0#
#388
1#
#392
0#
#396
1#
#400
0#
#404
1#
#408
0#
#412
1#
#416
0#
#420
1#
#424
0#
#428
1#
#432
0#
#436
0&
1#
