
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/pa.fromNetlist.tcl}
# create_project -name hdmi_verify -dir "C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/planAhead_run_5" -part xc6slx45fgg484-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify} {ipcore_dir} }
# add_files [list {ipcore_dir/hdmi_in_fifo.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "hdmi_verify.ucf" [current_fileset -constrset]
Adding file 'C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf' to fileset 'constrs_1'
# add_files [list {hdmi_verify.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hdmi_verify.ngc ...
WARNING:NetListWriters:298 - No output is written to hdmi_verify.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   hdmi_driver/Msub_h_cnt[11]_GND_8_o_sub_9_OUT_lut<11 : 3> on block hdmi_verify
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file hdmi_verify.edif ...
ngc2edif: Total memory usage is 85672 kilobytes

Parsing EDIF File [./planAhead_run_5/hdmi_verify.data/cache/hdmi_verify_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Mar 21 23:40:09 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
