
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122883                       # Number of seconds simulated
sim_ticks                                122883246199                       # Number of ticks simulated
final_tick                               1180742067512                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47143                       # Simulator instruction rate (inst/s)
host_op_rate                                    59496                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1309788                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923484                       # Number of bytes of host memory used
host_seconds                                 93819.18                       # Real time elapsed on the host
sim_insts                                  4422915790                       # Number of instructions simulated
sim_ops                                    5581873216                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4088704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4330112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1564928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1048448                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11038976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2590976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2590976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31943                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 86242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20242                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20242                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33273079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35237611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12735080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8532066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89833043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21084860                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21084860                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21084860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33273079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35237611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12735080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8532066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110917903                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147518904                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23193488                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19101472                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1935237                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9375708                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674935                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438181                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104540166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128128386                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23193488                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11113116                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27206537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6272223                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6652889                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110995                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142704727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.536158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115498190     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2786645      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365144      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380883      1.67%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267576      1.59%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124358      0.79%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779624      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980507      1.39%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13521800      9.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142704727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157224                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103359618                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8079482                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26856557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110378                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298683                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732652                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154532022                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51083                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298683                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103878436                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5255525                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1639705                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26439042                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1193328                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153069336                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5149                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402076                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        40356                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214156191                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713449697                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713449697                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45896966                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33573                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17551                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3826349                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310470                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688470                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149191949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139234009                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108862                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25227028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57240208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142704727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85287753     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23746127     16.64%     76.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11973068      8.39%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811572      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908572      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701412      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063364      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117374      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95485      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142704727                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976766     74.95%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155009     11.89%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171498     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114998546     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013337      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363337     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842767      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139234009                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943838                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303273                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009360                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422584880                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174453223                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135117808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140537282                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201431                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979378                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          874                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157882                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298683                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4510617                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       264690                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149225521                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1170802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191507                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899552                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17550                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        211736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237305                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136858587                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113046                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375422                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953996                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297945                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840950                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927736                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135123347                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135117808                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81543228                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221209715                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915936                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368624                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26814468                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1960103                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138406044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703999                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89303843     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510635     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809900      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815622      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762631      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536745      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563904      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095170      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007594      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138406044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007594                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284634834                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302771645                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4814177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475189                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475189                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677879                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677879                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618450419                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186447313                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145900052                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147518904                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23592454                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19119036                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2049195                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9695121                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9068645                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2526193                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91254                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103036695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129874137                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23592454                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11594838                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28376777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6646823                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3953414                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12024548                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1653487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139919342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.133308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.548018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111542565     79.72%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2664318      1.90%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2041605      1.46%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4988715      3.57%     86.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1127536      0.81%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1623356      1.16%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225720      0.88%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767412      0.55%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13938115      9.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139919342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.159928                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.880390                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101800810                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5555426                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27940866                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112240                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4509991                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4071151                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42469                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156672630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83241                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4509991                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102662896                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1540981                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2504373                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27180076                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1521017                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155071739                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31942                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275984                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       608212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       200934                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217874850                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    722275246                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    722275246                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171998241                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45876552                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37334                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20672                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5050957                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14969398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7300229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124365                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1618702                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152328724                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141525679                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194664                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27712714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60093341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3994                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139919342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80618181     57.62%     57.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24930027     17.82%     75.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11658565      8.33%     83.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8526269      6.09%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7586070      5.42%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3009007      2.15%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2978594      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       462196      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150433      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139919342                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         568639     68.94%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        113706     13.79%     82.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142508     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118783152     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2128285      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16660      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13371141      9.45%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7226441      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141525679                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.959373                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             824853                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423990211                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180079178                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137960013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142350532                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350711                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3649853                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220959                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4509991                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         895290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        94435                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152366038                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14969398                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7300229                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20654                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2282156                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138967706                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12844353                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2557967                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20069011                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19742204                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7224658                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.942033                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138140788                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137960013                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82771625                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229254381                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935202                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361047                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100762435                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123745771                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28622903                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2051636                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135409351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.913864                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84649222     62.51%     62.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23749344     17.54%     80.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10469465      7.73%     87.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5484364      4.05%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4367458      3.23%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1573442      1.16%     96.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1332076      0.98%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996933      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2787047      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135409351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100762435                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123745771                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18398811                       # Number of memory references committed
system.switch_cpus1.commit.loads             11319541                       # Number of loads committed
system.switch_cpus1.commit.membars              16660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17779913                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111499354                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2519226                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2787047                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284990978                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309247612                       # The number of ROB writes
system.switch_cpus1.timesIdled                  76770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7599562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100762435                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123745771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100762435                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464027                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464027                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683048                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683048                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626663732                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192181831                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146571909                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147518904                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24378458                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19767144                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2081201                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9828131                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9373071                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2620928                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96333                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106408820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133310556                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24378458                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11993999                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29325959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6775018                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3666890                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12429447                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1632656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144068924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.132430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.537290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114742965     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2056862      1.43%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3779904      2.62%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3424197      2.38%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2183145      1.52%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1789877      1.24%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1037222      0.72%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1084625      0.75%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13970127      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144068924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165257                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903685                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105323345                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5087953                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28946893                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49658                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4661069                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4218092                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6190                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161248655                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48989                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4661069                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106179641                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1134563                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2738110                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28121629                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1233906                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159456086                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237650                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       531247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225525358                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    742503715                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    742503715                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178578874                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46946475                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35167                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17584                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4424189                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15109208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7507017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85511                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1679853                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156444889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145402276                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162580                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27418021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60110380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144068924                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.009255                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.557924                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83165459     57.73%     57.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25065841     17.40%     75.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13178566      9.15%     84.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7616996      5.29%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8431851      5.85%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3129449      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2780079      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       532272      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168411      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144068924                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         581654     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119667     14.17%     83.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143399     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122440414     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2057575      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17583      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13418612      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7468092      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145402276                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985652                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             844720                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005810                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    435880776                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183898298                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142206215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146246996                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282445                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3467736                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132296                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4661069                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         731519                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113466                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156480057                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15109208                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7507017                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17584                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1156942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1164653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2321595                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143004833                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12889092                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2397443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20356818                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20349820                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7467726                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969400                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142337340                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142206215                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82973813                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        233043677                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963986                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356044                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104003783                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128058825                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28421621                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2101392                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139407855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918591                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86731974     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24400618     17.50%     79.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12121210      8.69%     88.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4124795      2.96%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5078568      3.64%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779331      1.28%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1252100      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1036197      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2883062      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139407855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104003783                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128058825                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19016188                       # Number of memory references committed
system.switch_cpus2.commit.loads             11641467                       # Number of loads committed
system.switch_cpus2.commit.membars              17584                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18483962                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115371057                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2641160                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2883062                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293005239                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          317622135                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3449980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104003783                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128058825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104003783                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418399                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418399                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705020                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705020                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643885620                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199040135                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150314102                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147518904                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24560794                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20120727                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081032                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10057915                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9708105                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2512358                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95739                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    109004591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131832842                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24560794                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12220463                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28556149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6219851                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5265751                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12751633                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1625817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    146947374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.097448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.523027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       118391225     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2305902      1.57%     82.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3914459      2.66%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2277695      1.55%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1782307      1.21%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1565351      1.07%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          961690      0.65%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2416947      1.64%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13331798      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    146947374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.166493                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.893667                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       108313203                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6485910                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27953781                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73870                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4120604                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4026955                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158861172                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4120604                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108860850                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         620651                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4929154                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27462277                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       953833                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157784550                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96880                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    222808283                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    734051467                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    734051467                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178494282                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44313995                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35513                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17782                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2771067                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14629439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7495919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72547                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1697220                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         152614748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143324886                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        90318                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22628214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50087505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    146947374                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.975348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.542084                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88459075     60.20%     60.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22456745     15.28%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12084915      8.22%     83.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8981018      6.11%     89.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8750443      5.95%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3237319      2.20%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2463474      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       329034      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       185351      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    146947374                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         127586     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169933     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       157560     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120973864     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1939814      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17731      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12923467      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7470010      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143324886                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.971570                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             455079                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    434142542                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    175278717                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    140266775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143779965                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       292635                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3031133                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       120539                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4120604                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         415119                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55604                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    152650262                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       792489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14629439                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7495919                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17782                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         45023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1198107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2302753                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    141089770                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12599948                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2235115                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20069755                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19969582                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7469807                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.956418                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             140266835                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            140266775                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82924549                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229689848                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.950839                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361028                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103781292                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127924996                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24725545                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2098535                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    142826770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.895665                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.707390                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     91091252     63.78%     63.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24930678     17.46%     81.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9749997      6.83%     88.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5133977      3.59%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4366783      3.06%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2103906      1.47%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       982478      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1530729      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2936970      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    142826770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103781292                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127924996                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18973686                       # Number of memory references committed
system.switch_cpus3.commit.loads             11598306                       # Number of loads committed
system.switch_cpus3.commit.membars              17732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18560555                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115165390                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2645827                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2936970                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292540341                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          309423380                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 571530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103781292                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127924996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103781292                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.421440                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.421440                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.703512                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.703512                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634490617                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      195854281                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148362424                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35464                       # number of misc regfile writes
system.l20.replacements                         31953                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359175                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34001                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.563660                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.143461                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.434931                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.195361                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.226247                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000212                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827244                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171497                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66904                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66904                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10903                       # number of Writeback hits
system.l20.Writeback_hits::total                10903                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66904                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66904                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66904                       # number of overall hits
system.l20.overall_hits::total                  66904                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31943                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31953                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31943                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31953                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31943                       # number of overall misses
system.l20.overall_misses::total                31953                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9727355695                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9730017138                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9727355695                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9730017138                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9727355695                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9730017138                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98847                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98857                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10903                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10903                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98847                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98857                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98847                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98857                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323156                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323224                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323156                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323224                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323156                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323224                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304522.295808                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304510.285044                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304522.295808                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304510.285044                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304522.295808                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304510.285044                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5392                       # number of writebacks
system.l20.writebacks::total                     5392                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31943                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31953                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31943                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31953                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31943                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31953                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7687106161                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7689127250                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7687106161                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7689127250                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2021089                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7687106161                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7689127250                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323156                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323224                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323156                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323224                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323156                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323224                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 240650.726638                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 240638.664601                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 240650.726638                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 240638.664601                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202108.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 240650.726638                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 240638.664601                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         33843                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          149546                       # Total number of references to valid blocks.
system.l21.sampled_refs                         35891                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.166671                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.033919                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.787290                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1686.431079                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           355.747713                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000384                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.823453                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.173705                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39711                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39711                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8607                       # number of Writeback hits
system.l21.Writeback_hits::total                 8607                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39711                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39711                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39711                       # number of overall hits
system.l21.overall_hits::total                  39711                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        33829                       # number of ReadReq misses
system.l21.ReadReq_misses::total                33842                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        33829                       # number of demand (read+write) misses
system.l21.demand_misses::total                 33842                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        33829                       # number of overall misses
system.l21.overall_misses::total                33842                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3373783                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11363908418                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11367282201                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3373783                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11363908418                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11367282201                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3373783                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11363908418                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11367282201                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73540                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73553                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8607                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8607                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73540                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73553                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73540                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73553                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.460008                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.460104                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.460008                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.460104                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.460008                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.460104                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 335922.091046                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 335892.742775                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 335922.091046                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 335892.742775                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 335922.091046                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 335892.742775                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4897                       # number of writebacks
system.l21.writebacks::total                     4897                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        33829                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           33842                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        33829                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            33842                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        33829                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           33842                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9200602249                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9203141472                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9200602249                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9203141472                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9200602249                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9203141472                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.460008                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.460104                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.460008                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.460104                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.460008                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.460104                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 271973.816814                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 271944.373028                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 271973.816814                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 271944.373028                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 271973.816814                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 271944.373028                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12246                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188352                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14294                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.176997                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.350363                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.448032                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1534.224417                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           487.977188                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011890                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000707                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749133                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.238270                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28278                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28278                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9297                       # number of Writeback hits
system.l22.Writeback_hits::total                 9297                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28278                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28278                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28278                       # number of overall hits
system.l22.overall_hits::total                  28278                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12226                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12240                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12226                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12240                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12226                       # number of overall misses
system.l22.overall_misses::total                12240                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4009463                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3588858368                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3592867831                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4009463                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3588858368                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3592867831                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4009463                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3588858368                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3592867831                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40504                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40518                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9297                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9297                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40504                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40518                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40504                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40518                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301847                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.302088                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301847                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.302088                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301847                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.302088                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 293543.134958                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293534.953513                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 293543.134958                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293534.953513                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 293543.134958                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293534.953513                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5496                       # number of writebacks
system.l22.writebacks::total                     5496                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12226                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12240                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12226                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12240                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12226                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12240                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2807664640                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2810778893                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2807664640                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2810778893                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2807664640                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2810778893                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301847                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.302088                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301847                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.302088                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301847                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.302088                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 229647.034189                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 229638.798448                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 229647.034189                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 229638.798448                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 229647.034189                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 229638.798448                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8207                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          199640                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10255                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.467577                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.575989                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.281815                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1393.437348                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           616.704847                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017371                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680389                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.301125                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        25962                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  25962                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8362                       # number of Writeback hits
system.l23.Writeback_hits::total                 8362                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        25962                       # number of demand (read+write) hits
system.l23.demand_hits::total                   25962                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        25962                       # number of overall hits
system.l23.overall_hits::total                  25962                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8191                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8207                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8191                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8207                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8191                       # number of overall misses
system.l23.overall_misses::total                 8207                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5043342                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2761632744                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2766676086                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5043342                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2761632744                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2766676086                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5043342                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2761632744                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2766676086                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34153                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34169                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8362                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8362                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34153                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34169                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34153                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34169                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.239833                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240188                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.239833                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240188                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.239833                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240188                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 315208.875000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 337154.528629                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 337111.744365                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 315208.875000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 337154.528629                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 337111.744365                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 315208.875000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 337154.528629                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 337111.744365                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4457                       # number of writebacks
system.l23.writebacks::total                     4457                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8191                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8207                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8191                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8207                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8191                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8207                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4019382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2238198752                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2242218134                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4019382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2238198752                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2242218134                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4019382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2238198752                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2242218134                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240188                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240188                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.239833                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240188                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251211.375000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 273250.976926                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 273208.009504                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 251211.375000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 273250.976926                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 273208.009504                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 251211.375000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 273250.976926                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 273208.009504                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118646                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840215.720000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110985                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110985                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110985                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110985                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110985                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110995                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191219406                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1929.501690                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916061                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083939                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955024                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955024                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18664444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18664444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18664444                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18664444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412204                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412204                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412309                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412309                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412309                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412309                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57083894027                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57083894027                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18014404                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18014404                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57101908431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57101908431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57101908431                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57101908431                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076753                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076753                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076753                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076753                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036262                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036262                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021613                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021613                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021613                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021613                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138484.570812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138484.570812                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 171565.752381                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 171565.752381                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138492.995377                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138492.995377                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138492.995377                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138492.995377                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10903                       # number of writebacks
system.cpu0.dcache.writebacks::total            10903                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98847                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14394929759                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14394929759                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14394929759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14394929759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14394929759                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14394929759                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145628.392961                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145628.392961                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145628.392961                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145628.392961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145628.392961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145628.392961                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996141                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017105286                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050615.495968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996141                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12024531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12024531                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12024531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12024531                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12024531                       # number of overall hits
system.cpu1.icache.overall_hits::total       12024531                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4537924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4537924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4537924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4537924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4537924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4537924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12024548                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12024548                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12024548                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12024548                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12024548                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12024548                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 266936.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 266936.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 266936.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3481683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3481683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3481683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 267821.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73540                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180477844                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73796                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2445.631796                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.725930                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.274070                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901273                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098727                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9661395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9661395                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7045950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7045950                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20279                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16707345                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16707345                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16707345                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16707345                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184858                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184858                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184858                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184858                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184858                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  35613520343                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  35613520343                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  35613520343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35613520343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  35613520343                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35613520343                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9846253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9846253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7045950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7045950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16892203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16892203                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16892203                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16892203                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018774                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018774                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010943                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 192653.389861                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 192653.389861                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 192653.389861                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192653.389861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 192653.389861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192653.389861                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8607                       # number of writebacks
system.cpu1.dcache.writebacks::total             8607                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111318                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111318                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111318                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111318                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111318                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111318                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73540                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73540                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73540                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14235416237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14235416237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14235416237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14235416237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14235416237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14235416237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 193573.786198                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 193573.786198                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 193573.786198                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 193573.786198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 193573.786198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 193573.786198                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996739                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015389304                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193065.451404                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12429430                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12429430                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12429430                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12429430                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12429430                       # number of overall hits
system.cpu2.icache.overall_hits::total       12429430                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4886241                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4886241                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12429447                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12429447                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12429447                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12429447                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12429447                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12429447                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40504                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169168375                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40760                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4150.352674                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.905145                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.094855                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905879                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094121                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9693311                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9693311                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7340132                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7340132                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17584                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17584                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17584                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17584                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17033443                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17033443                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17033443                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17033443                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122622                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122622                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122622                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122622                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122622                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122622                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19274191980                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19274191980                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19274191980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19274191980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19274191980                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19274191980                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9815933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9815933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7340132                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7340132                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17156065                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17156065                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17156065                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17156065                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012492                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007147                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007147                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157183.800460                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157183.800460                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157183.800460                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157183.800460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157183.800460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157183.800460                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9297                       # number of writebacks
system.cpu2.dcache.writebacks::total             9297                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82118                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82118                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82118                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82118                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82118                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82118                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40504                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40504                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40504                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40504                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5529672974                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5529672974                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5529672974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5529672974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5529672974                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5529672974                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136521.651541                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136521.651541                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136521.651541                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136521.651541                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136521.651541                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136521.651541                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.031661                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019102181                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205848.876623                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.031661                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024089                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738833                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12751616                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12751616                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12751616                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12751616                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12751616                       # number of overall hits
system.cpu3.icache.overall_hits::total       12751616                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5514967                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5514967                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5514967                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5514967                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5514967                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5514967                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12751633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12751633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12751633                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12751633                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12751633                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12751633                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 324409.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 324409.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 324409.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 324409.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 324409.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 324409.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5176142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5176142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5176142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5176142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5176142                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5176142                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 323508.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 323508.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 323508.875000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 323508.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 323508.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 323508.875000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34153                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163912301                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34409                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4763.646168                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.054027                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.945973                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902555                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097445                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9396197                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9396197                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7339917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7339917                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17753                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16736114                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16736114                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16736114                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16736114                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87456                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87456                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87456                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87456                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87456                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11207533756                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11207533756                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11207533756                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11207533756                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11207533756                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11207533756                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9483653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9483653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7339917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7339917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16823570                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16823570                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16823570                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16823570                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128150.541484                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128150.541484                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128150.541484                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128150.541484                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128150.541484                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128150.541484                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8362                       # number of writebacks
system.cpu3.dcache.writebacks::total             8362                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53303                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53303                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53303                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53303                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34153                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4521706791                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4521706791                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4521706791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4521706791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4521706791                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4521706791                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132395.596024                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132395.596024                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132395.596024                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132395.596024                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132395.596024                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132395.596024                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
