<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_axi_translator_1930/sim/my_sys_altera_merlin_axi_translator_1930_ivia3ca.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1930" />
 <file
   path="altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_axi_master_ni_1960/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1960" />
 <file
   path="altera_merlin_axi_master_ni_1960/sim/my_sys_altera_merlin_axi_master_ni_1960_zjziuba.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1960" />
 <file
   path="altera_merlin_slave_agent_1921/sim/my_sys_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/my_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_bfyiafq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_7i7ie4a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_5ceiymq.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1931"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/my_sys_altera_merlin_burst_adapter_1931_vrr2dxi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_cbjo7sq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_pq3hzci.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_uqez5ca.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/my_sys_altera_merlin_multiplexer_1922_3if723i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_j74kjai.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/my_sys.v"
   type="VERILOG"
   library="my_sys"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys.my_sys" />
 <deviceFamily name="stratix10" />
 <device name="1SM21BHU2F53E1VG" />
 <modelMap
   controllerPath="my_sys.my_sys_onchip_memory"
   modelPath="my_sys.my_sys_onchip_memory" />
</simPackage>
