<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_function.v</a>
defines: 
time_elapsed: 0.068s
ram usage: 10324 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_function.v</a>
module fsm_using_function (
	clock,
	reset,
	req_0,
	req_1,
	gnt_0,
	gnt_1
);
	input clock;
	input reset;
	input req_0;
	input req_1;
	output gnt_0;
	output gnt_1;
	parameter SIZE = 3;
	parameter IDLE = 3&#39;b001;
	parameter GNT0 = 3&#39;b010;
	parameter GNT1 = 3&#39;b100;
	reg [SIZE - 1:0] state;
	wire [SIZE - 1:0] next_state;
	function [SIZE - 1:0] fsm_function;
		input reg [SIZE - 1:0] state;
		input reg req_0;
		input reg req_1;
		case (state)
			IDLE:
				if (req_0 == 1&#39;b1)
					fsm_function = GNT0;
				else if (req_1 == 1&#39;b1)
					fsm_function = GNT1;
				else
					fsm_function = IDLE;
			GNT0:
				if (req_0 == 1&#39;b1)
					fsm_function = GNT0;
				else
					fsm_function = IDLE;
			GNT1:
				if (req_1 == 1&#39;b1)
					fsm_function = GNT1;
				else
					fsm_function = IDLE;
			default: fsm_function = IDLE;
		endcase
	endfunction
	assign next_state = fsm_function(state, req_0, req_1);
	always @(posedge clock) begin : FSM_SEQ
		if (reset == 1&#39;b1)
			state &lt;= #(1) IDLE;
		else
			state &lt;= #(1) next_state;
	end
	always @(posedge clock) begin : OUTPUT_LOGIC
		if (reset == 1&#39;b1) begin
			gnt_0 &lt;= #(1) 1&#39;b0;
			gnt_1 &lt;= #(1) 1&#39;b0;
		end
		else
			case (state)
				IDLE: begin
					gnt_0 &lt;= #(1) 1&#39;b0;
					gnt_1 &lt;= #(1) 1&#39;b0;
				end
				GNT0: begin
					gnt_0 &lt;= #(1) 1&#39;b1;
					gnt_1 &lt;= #(1) 1&#39;b0;
				end
				GNT1: begin
					gnt_0 &lt;= #(1) 1&#39;b0;
					gnt_1 &lt;= #(1) 1&#39;b1;
				end
				default: begin
					gnt_0 &lt;= #(1) 1&#39;b0;
					gnt_1 &lt;= #(1) 1&#39;b0;
				end
			endcase
	end
endmodule

</pre>
</body>