// Seed: 2633542839
module module_0 ();
  assign id_1[1] = 1;
  assign module_1.id_2 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  static reg id_3 = 1;
  tri0 id_4;
  always @(id_2 or 1) begin : LABEL_0
    #id_5 begin : LABEL_0
      id_3 <= id_4++;
    end
    if (id_1) id_1 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    output wand  id_1,
    input  logic id_2
);
  wire id_4;
  module_0 modCall_1 ();
  always @(1 or posedge 1) begin : LABEL_0
    if ((1)) assign id_4 = id_2;
  end
endmodule
