Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  1 15:05:36 2019
| Host         : EECS-DIGITAL-57 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file display_blob_timing_summary_routed.rpt -pb display_blob_timing_summary_routed.pb -rpx display_blob_timing_summary_routed.rpx -warn_on_violation
| Design       : display_blob
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 59 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.180        0.000                      0                  136        0.030        0.000                      0                  136        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final         10.180        0.000                      0                  136        0.162        0.000                      0                  136        7.192        0.000                       0                    61  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1       10.182        0.000                      0                  136        0.162        0.000                      0                  136        7.192        0.000                       0                    61  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final         10.180        0.000                      0                  136        0.030        0.000                      0                  136  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1       10.180        0.000                      0                  136        0.030        0.000                      0                  136  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack       10.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.390ns (54.971%)  route 1.958ns (45.029%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  xvga1/p1_at_rest_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    xvga1/p1_at_rest_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 f  xvga1/i__carry_i_1/O[1]
                         net (fo=2, routed)           0.513     1.980    p1_rest_blob/O[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.303     2.283 r  p1_rest_blob/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    p1_rest_blob/i__carry_i_2_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.684 r  p1_rest_blob/image_addr_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.684    p1_rest_blob/image_addr_inferred__0/i__carry_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.906 r  p1_rest_blob/image_addr_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590     3.496    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    13.676    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.106ns (50.824%)  route 2.038ns (49.176%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.548 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.744     3.292    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    13.673    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.166ns (53.327%)  route 1.896ns (46.673%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.608 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.602     3.210    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.669    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 10.459    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.744ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.886ns (49.899%)  route 1.894ns (50.101%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.163 r  xvga1/p1_at_rest_i_1/O[2]
                         net (fo=1, routed)           0.447     1.610    p1_rest_blob/image_addr_inferred__0/i__carry_0[0]
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     2.336 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.592     2.928    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    13.672    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                 10.744    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.234%)  route 0.108ns (36.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.330    xvga1/p1_rest_pixel[8]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    xvga1_n_34
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.092    -0.447    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.025%)  route 0.152ns (44.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.286    xvga1/p1_rest_pixel[5]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    xvga1_n_31
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.121    -0.418    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.583    -0.581    xvga1/clk_out1
    SLICE_X75Y130        FDRE                                         r  xvga1/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  xvga1/vcount_out_reg[8]/Q
                         net (fo=8, routed)           0.126    -0.315    xvga1/vcount[8]
    SLICE_X74Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.270    xvga1/next_vblank
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.854    -0.819    xvga1/clk_out1
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.251    -0.568    
    SLICE_X74Y130        FDRE (Hold_fdre_C_D)         0.121    -0.447    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.154    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.896    -0.777    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.341    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.215%)  route 0.145ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.145    -0.293    xvga1/p1_rest_pixel[10]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1_n_36
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.091    -0.448    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.467%)  route 0.159ns (45.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT5 (Prop_lut5_I1_O)        0.049    -0.236 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    xvga1/p_0_in[4]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.107    -0.465    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.235    xvga1/p1_rest_pixel[1]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    xvga1_n_27
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.120    -0.419    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.232    xvga1/p1_rest_pixel[0]
    SLICE_X74Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.187 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    xvga1_n_26
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y135        FDSE (Hold_fdse_C_D)         0.120    -0.419    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584    -0.580    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  xvga1/vcount_out_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.294    xvga1/vcount[9]
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    xvga1/p_0_in__0[9]
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.855    -0.818    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.092    -0.488    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  xvga1/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/p_0_in[3]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.092    -0.480    xvga1/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y27     p1_rest_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y27     p1_rest_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y28     p1_rest_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y28     p1_rest_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y26     p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y26     p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X76Y132    b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y130    hs_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y136    p1_rest_blob/pixel_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack       10.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.390ns (54.971%)  route 1.958ns (45.029%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  xvga1/p1_at_rest_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    xvga1/p1_at_rest_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 f  xvga1/i__carry_i_1/O[1]
                         net (fo=2, routed)           0.513     1.980    p1_rest_blob/O[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.303     2.283 r  p1_rest_blob/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    p1_rest_blob/i__carry_i_2_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.684 r  p1_rest_blob/image_addr_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.684    p1_rest_blob/image_addr_inferred__0/i__carry_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.906 r  p1_rest_blob/image_addr_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590     3.496    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.130    14.418    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    13.677    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.106ns (50.824%)  route 2.038ns (49.176%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.548 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.744     3.292    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.130    14.418    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    13.674    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.674    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.166ns (53.327%)  route 1.896ns (46.673%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.608 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.602     3.210    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.130    14.418    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.670    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.130    14.378    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.949    xvga1/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.567    

Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.130    14.378    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.949    xvga1/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.567    

Slack (MET) :             10.746ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.886ns (49.899%)  route 1.894ns (50.101%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.163 r  xvga1/p1_at_rest_i_1/O[2]
                         net (fo=1, routed)           0.447     1.610    p1_rest_blob/image_addr_inferred__0/i__carry_0[0]
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     2.336 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.592     2.928    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.130    14.418    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    13.673    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                 10.746    

Slack (MET) :             10.778ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.130    14.369    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.845    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.778    

Slack (MET) :             10.778ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.130    14.369    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.845    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.778    

Slack (MET) :             10.778ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.130    14.369    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.845    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.778    

Slack (MET) :             10.778ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.130    14.369    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.845    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.234%)  route 0.108ns (36.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.330    xvga1/p1_rest_pixel[8]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    xvga1_n_34
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.092    -0.447    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.025%)  route 0.152ns (44.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.286    xvga1/p1_rest_pixel[5]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    xvga1_n_31
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.121    -0.418    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.583    -0.581    xvga1/clk_out1
    SLICE_X75Y130        FDRE                                         r  xvga1/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  xvga1/vcount_out_reg[8]/Q
                         net (fo=8, routed)           0.126    -0.315    xvga1/vcount[8]
    SLICE_X74Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.270    xvga1/next_vblank
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.854    -0.819    xvga1/clk_out1
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.251    -0.568    
    SLICE_X74Y130        FDRE (Hold_fdre_C_D)         0.121    -0.447    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.154    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.896    -0.777    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.341    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.215%)  route 0.145ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.145    -0.293    xvga1/p1_rest_pixel[10]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1_n_36
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.091    -0.448    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.467%)  route 0.159ns (45.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT5 (Prop_lut5_I1_O)        0.049    -0.236 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    xvga1/p_0_in[4]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.107    -0.465    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.235    xvga1/p1_rest_pixel[1]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    xvga1_n_27
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.120    -0.419    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.232    xvga1/p1_rest_pixel[0]
    SLICE_X74Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.187 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    xvga1_n_26
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y135        FDSE (Hold_fdse_C_D)         0.120    -0.419    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584    -0.580    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  xvga1/vcount_out_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.294    xvga1/vcount[9]
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    xvga1/p_0_in__0[9]
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.855    -0.818    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.092    -0.488    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  xvga1/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/p_0_in[3]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.092    -0.480    xvga1/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y27     p1_rest_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y27     p1_rest_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y28     p1_rest_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y28     p1_rest_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y26     p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y26     p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X76Y132    b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y130    hs_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y136    p1_rest_blob/pixel_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y132    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y130    hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y135    p1_rest_blob/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y136    p1_rest_blob/pixel_out_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack       10.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.390ns (54.971%)  route 1.958ns (45.029%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  xvga1/p1_at_rest_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    xvga1/p1_at_rest_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 f  xvga1/i__carry_i_1/O[1]
                         net (fo=2, routed)           0.513     1.980    p1_rest_blob/O[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.303     2.283 r  p1_rest_blob/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    p1_rest_blob/i__carry_i_2_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.684 r  p1_rest_blob/image_addr_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.684    p1_rest_blob/image_addr_inferred__0/i__carry_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.906 r  p1_rest_blob/image_addr_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590     3.496    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    13.676    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.106ns (50.824%)  route 2.038ns (49.176%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.548 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.744     3.292    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    13.673    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.166ns (53.327%)  route 1.896ns (46.673%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.608 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.602     3.210    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.669    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 10.459    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.744ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.886ns (49.899%)  route 1.894ns (50.101%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.163 r  xvga1/p1_at_rest_i_1/O[2]
                         net (fo=1, routed)           0.447     1.610    p1_rest_blob/image_addr_inferred__0/i__carry_0[0]
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     2.336 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.592     2.928    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    13.672    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                 10.744    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.234%)  route 0.108ns (36.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.330    xvga1/p1_rest_pixel[8]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    xvga1_n_34
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.092    -0.315    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.025%)  route 0.152ns (44.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.286    xvga1/p1_rest_pixel[5]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    xvga1_n_31
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.121    -0.286    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.583    -0.581    xvga1/clk_out1
    SLICE_X75Y130        FDRE                                         r  xvga1/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  xvga1/vcount_out_reg[8]/Q
                         net (fo=8, routed)           0.126    -0.315    xvga1/vcount[8]
    SLICE_X74Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.270    xvga1/next_vblank
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.854    -0.819    xvga1/clk_out1
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X74Y130        FDRE (Hold_fdre_C_D)         0.121    -0.315    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.154    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.896    -0.777    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
                         clock uncertainty            0.132    -0.391    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.208    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.215%)  route 0.145ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.145    -0.293    xvga1/p1_rest_pixel[10]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1_n_36
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.091    -0.316    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.467%)  route 0.159ns (45.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT5 (Prop_lut5_I1_O)        0.049    -0.236 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    xvga1/p_0_in[4]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.107    -0.333    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.235    xvga1/p1_rest_pixel[1]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    xvga1_n_27
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.120    -0.287    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.232    xvga1/p1_rest_pixel[0]
    SLICE_X74Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.187 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    xvga1_n_26
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y135        FDSE (Hold_fdse_C_D)         0.120    -0.287    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584    -0.580    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  xvga1/vcount_out_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.294    xvga1/vcount[9]
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    xvga1/p_0_in__0[9]
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.855    -0.818    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.092    -0.356    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  xvga1/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/p_0_in[3]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.092    -0.348    xvga1/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack       10.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.180ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.390ns (54.971%)  route 1.958ns (45.029%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.133 r  xvga1/p1_at_rest_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.133    xvga1/p1_at_rest_i_1_n_0
    SLICE_X73Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.467 f  xvga1/i__carry_i_1/O[1]
                         net (fo=2, routed)           0.513     1.980    p1_rest_blob/O[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.303     2.283 r  p1_rest_blob/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.283    p1_rest_blob/i__carry_i_2_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.684 r  p1_rest_blob/image_addr_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.684    p1_rest_blob/image_addr_inferred__0/i__carry_n_0
    SLICE_X72Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.906 r  p1_rest_blob/image_addr_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.590     3.496    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    13.676    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 10.180    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.106ns (50.824%)  route 2.038ns (49.176%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.548 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.744     3.292    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    13.673    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.166ns (53.327%)  route 1.896ns (46.673%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.223 f  xvga1/p1_at_rest_i_1/O[3]
                         net (fo=2, routed)           0.439     1.662    p1_rest_blob/image_addr_inferred__0/i__carry_0[1]
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.306     1.968 r  p1_rest_blob/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.968    p1_rest_blob/i__carry_i_4_n_0
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.608 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.602     3.210    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.669    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 10.459    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[10]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.565ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.704ns (16.615%)  route 3.533ns (83.385%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 13.933 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.136     0.736    xvga1/Q[0]
    SLICE_X73Y128        LUT3 (Prop_lut3_I0_O)        0.124     0.860 f  xvga1/hcount_out[10]_i_3/O
                         net (fo=3, routed)           0.876     1.736    xvga1/hcount_out[10]_i_3_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I4_O)        0.124     1.860 r  xvga1/hcount_out[10]_i_1/O
                         net (fo=24, routed)          1.522     3.382    xvga1/hreset
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.569    13.933    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
                         clock pessimism              0.576    14.509    
                         clock uncertainty           -0.132    14.376    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    13.947    xvga1/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 10.565    

Slack (MET) :             10.744ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.886ns (49.899%)  route 1.894ns (50.101%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.688    -0.852    xvga1/clk_out1
    SLICE_X73Y131        FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=19, routed)          0.855     0.459    p1_rest_blob/Q[0]
    SLICE_X73Y129        LUT2 (Prop_lut2_I0_O)        0.124     0.583 r  p1_rest_blob/p1_at_rest_i_4/O
                         net (fo=1, routed)           0.000     0.583    xvga1/S[0]
    SLICE_X73Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.163 r  xvga1/p1_at_rest_i_1/O[2]
                         net (fo=1, routed)           0.447     1.610    p1_rest_blob/image_addr_inferred__0/i__carry_0[0]
    SLICE_X72Y130        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     2.336 r  p1_rest_blob/image_addr_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.592     2.928    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.609    13.973    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576    14.549    
                         clock uncertainty           -0.132    14.417    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    13.672    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                 10.744    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    

Slack (MET) :             10.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.111%)  route 3.094ns (78.889%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.685    -0.855    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          1.115     0.716    xvga1/Q[0]
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  xvga1/rgb[11]_i_7/O
                         net (fo=1, routed)           0.406     1.246    xvga1/rgb[11]_i_7_n_0
    SLICE_X73Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  xvga1/rgb[11]_i_4/O
                         net (fo=1, routed)           0.722     2.092    xvga1/rgb[11]_i_4_n_0
    SLICE_X75Y132        LUT6 (Prop_lut6_I4_O)        0.124     2.216 r  xvga1/rgb[11]_i_1/O
                         net (fo=12, routed)          0.851     3.067    xvga1_n_25
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          1.576    13.940    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[7]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.132    14.367    
    SLICE_X74Y136        FDSE (Setup_fdse_C_S)       -0.524    13.843    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 10.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.234%)  route 0.108ns (36.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.330    xvga1/p1_rest_pixel[8]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.285 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    xvga1_n_34
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.092    -0.315    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.025%)  route 0.152ns (44.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.286    xvga1/p1_rest_pixel[5]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    xvga1_n_31
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.121    -0.286    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.583    -0.581    xvga1/clk_out1
    SLICE_X75Y130        FDRE                                         r  xvga1/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  xvga1/vcount_out_reg[8]/Q
                         net (fo=8, routed)           0.126    -0.315    xvga1/vcount[8]
    SLICE_X74Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.270    xvga1/next_vblank
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.854    -0.819    xvga1/clk_out1
    SLICE_X74Y130        FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X74Y130        FDRE (Hold_fdre_C_D)         0.121    -0.315    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=11, routed)          0.290    -0.154    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.896    -0.777    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
                         clock uncertainty            0.132    -0.391    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.208    p1_rest_blob/p1_at_rest/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.215%)  route 0.145ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.145    -0.293    xvga1/p1_rest_pixel[10]
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.248 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    xvga1_n_36
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X75Y135        FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X75Y135        FDSE (Hold_fdse_C_D)         0.091    -0.316    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.467%)  route 0.159ns (45.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT5 (Prop_lut5_I1_O)        0.049    -0.236 r  xvga1/hcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    xvga1/p_0_in[4]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[4]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.107    -0.333    xvga1/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X73Y136        FDRE                                         r  p1_rest_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.203    -0.235    xvga1/p1_rest_pixel[1]
    SLICE_X74Y136        LUT5 (Prop_lut5_I1_O)        0.045    -0.190 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    xvga1_n_27
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y136        FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y136        FDSE (Hold_fdse_C_D)         0.120    -0.287    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 p1_rest_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.585    -0.579    p1_rest_blob/clk_out1
    SLICE_X72Y135        FDRE                                         r  p1_rest_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  p1_rest_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.207    -0.232    xvga1/p1_rest_pixel[0]
    SLICE_X74Y135        LUT5 (Prop_lut5_I1_O)        0.045    -0.187 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    xvga1_n_26
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.859    -0.814    clk_65mhz
    SLICE_X74Y135        FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.132    -0.407    
    SLICE_X74Y135        FDSE (Hold_fdse_C_D)         0.120    -0.287    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584    -0.580    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  xvga1/vcount_out_reg[9]/Q
                         net (fo=7, routed)           0.145    -0.294    xvga1/vcount[9]
    SLICE_X75Y131        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  xvga1/vcount_out[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    xvga1/p_0_in__0[9]
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.855    -0.818    xvga1/clk_out1
    SLICE_X75Y131        FDRE                                         r  xvga1/vcount_out_reg[9]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.092    -0.356    xvga1/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.579    -0.585    xvga1/clk_out1
    SLICE_X73Y128        FDRE                                         r  xvga1/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_out_reg[2]/Q
                         net (fo=9, routed)           0.159    -0.285    xvga1/Q[2]
    SLICE_X72Y128        LUT4 (Prop_lut4_I3_O)        0.045    -0.240 r  xvga1/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    xvga1/p_0_in[3]
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=59, routed)          0.849    -0.824    xvga1/clk_out1
    SLICE_X72Y128        FDRE                                         r  xvga1/hcount_out_reg[3]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X72Y128        FDRE (Hold_fdre_C_D)         0.092    -0.348    xvga1/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.108    





