// Seed: 512680950
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri id_6
);
  always @(id_6 or negedge 1) if (id_1) assign id_4 = 1;
  assign id_5 = id_1;
  wire id_8 = id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output logic id_2
    , id_20,
    output tri id_3,
    output tri0 id_4,
    input tri id_5
    , id_21,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8
    , id_22,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri id_15,
    input wire id_16,
    output tri0 id_17,
    output tri1 id_18
);
  assign id_15 = 1'd0;
  always #0 begin
    disable id_23;
    disable id_24;
  end
  module_0(
      id_3, id_10, id_8, id_11, id_17, id_8, id_0
  );
  always @(1) id_2 <= id_7 == id_6 * id_10;
  integer id_25;
endmodule
