

================================================================
== Vivado HLS Report for 'operator_float_div7'
================================================================
* Date:           Fri Aug 31 16:01:22 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.173|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 28 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:573]   --->   Operation 29 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:573]   --->   Operation 30 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:573]   --->   Operation 31 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:573]   --->   Operation 32 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.51ns)   --->   "%tmp = icmp ult i23 %new_mant_V_1, -2097152" [test.cpp:579]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 3, i8 2" [test.cpp:579]   --->   Operation 34 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:589]   --->   Operation 35 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_12, 0" [test.cpp:589]   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 37 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:585]   --->   Operation 37 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:588]   --->   Operation 38 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:590]   --->   Operation 39 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:592]   --->   Operation 40 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:585]   --->   Operation 41 'or' 'sel_tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:585]   --->   Operation 42 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:589]   --->   Operation 43 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:589]   --->   Operation 44 'select' 'shift_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:585]   --->   Operation 45 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 46 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:581]   --->   Operation 46 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:584]   --->   Operation 47 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:585]   --->   Operation 48 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:588]   --->   Operation 49 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:588]   --->   Operation 50 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:603]   --->   Operation 51 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:603]   --->   Operation 52 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_5, %tmp_1" [test.cpp:603]   --->   Operation 53 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_s, i8 %new_exp_V_1" [test.cpp:603]   --->   Operation 54 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:596]   --->   Operation 55 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:596]   --->   Operation 56 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:596]   --->   Operation 57 'zext' 'tmp_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 58 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 58 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 59 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 60 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 60 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 61 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 62 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 62 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 63 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 64 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:596]   --->   Operation 64 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:598]   --->   Operation 65 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %tmp_7 to i27" [test.cpp:598]   --->   Operation 66 'trunc' 'tmp_13' <Predicate = (!icmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.59>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i27" [test.cpp:596]   --->   Operation 67 'zext' 'tmp_6' <Predicate = (icmp)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.59ns)   --->   "%xf_V = select i1 %icmp, i27 %tmp_6, i27 %tmp_13" [test.cpp:589]   --->   Operation 68 'select' 'xf_V' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.69>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i27 @_ssdm_op_BitSet.i27.i27.i32.i1(i27 %xf_V, i32 23, i1 true)" [test.cpp:600]   --->   Operation 69 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i27 %xf_V, i27 %p_Result_s" [test.cpp:585]   --->   Operation 70 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (1.69ns) (out node of the LUT)   --->   "%xf_V_4 = add i27 3, %xf_V_1" [test.cpp:601]   --->   Operation 71 'add' 'xf_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%d_chunk_V = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 24, i32 26) nounwind" [test.cpp:527->test.cpp:558->test.cpp:602]   --->   Operation 72 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 21, i32 23) nounwind" [test.cpp:530->test.cpp:558->test.cpp:602]   --->   Operation 73 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 18, i32 20) nounwind" [test.cpp:533->test.cpp:558->test.cpp:602]   --->   Operation 74 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 15, i32 17) nounwind" [test.cpp:536->test.cpp:558->test.cpp:602]   --->   Operation 75 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 12, i32 14) nounwind" [test.cpp:539->test.cpp:558->test.cpp:602]   --->   Operation 76 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 9, i32 11) nounwind" [test.cpp:542->test.cpp:558->test.cpp:602]   --->   Operation 77 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 6, i32 8) nounwind" [test.cpp:545->test.cpp:558->test.cpp:602]   --->   Operation 78 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %xf_V_4, i32 3, i32 5) nounwind" [test.cpp:548->test.cpp:558->test.cpp:602]   --->   Operation 79 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = trunc i27 %xf_V_4 to i3" [test.cpp:551->test.cpp:558->test.cpp:602]   --->   Operation 80 'trunc' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 81 [2/2] (1.41ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 81 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 82 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 82 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i_i, 1" [test.cpp:528->test.cpp:558->test.cpp:602]   --->   Operation 83 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 84 [2/2] (1.41ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 84 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 85 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i_i, 1" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 86 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 87 [2/2] (1.41ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 87 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 88 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 88 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i_i, 1" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 89 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.41>
ST_16 : Operation 90 [2/2] (1.41ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 90 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 91 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 91 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 92 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.41>
ST_18 : Operation 93 [2/2] (1.41ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 93 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 94 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 94 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i_i, 1" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 95 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.41>
ST_20 : Operation 96 [2/2] (1.41ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 96 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 97 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 97 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i_i, 1" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 98 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.41>
ST_22 : Operation 99 [2/2] (1.41ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 99 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 100 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 100 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i_i, 1" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 101 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.41>
ST_24 : Operation 102 [2/2] (1.41ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 102 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 103 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 103 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i_i, 1" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 104 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.41>
ST_26 : Operation 105 [2/2] (1.41ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 105 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.06>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div7_s) nounwind"   --->   Operation 108 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i_i, 0" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 109 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i_i, 0" [test.cpp:534->test.cpp:558->test.cpp:602]   --->   Operation 110 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:537->test.cpp:558->test.cpp:602]   --->   Operation 111 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i_i, 0" [test.cpp:540->test.cpp:558->test.cpp:602]   --->   Operation 112 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i_i, 0" [test.cpp:543->test.cpp:558->test.cpp:602]   --->   Operation 113 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i_i, 0" [test.cpp:546->test.cpp:558->test.cpp:602]   --->   Operation 114 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i_i, 0" [test.cpp:549->test.cpp:558->test.cpp:602]   --->   Operation 115 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 116 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 116 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:552->test.cpp:558->test.cpp:602]   --->   Operation 117 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_16 = trunc i3 %q_chunk_V to i2" [test.cpp:531->test.cpp:558->test.cpp:602]   --->   Operation 118 'trunc' 'tmp_16' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7)" [test.cpp:602]   --->   Operation 119 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:603]   --->   Operation 120 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:607]   --->   Operation 121 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:607]   --->   Operation 122 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:608]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read on port 'in_r' [11]  (0 ns)
	'icmp' operation ('tmp', test.cpp:579) [16]  (1.52 ns)
	'select' operation ('shift_V_cast_cast', test.cpp:579) [17]  (0.654 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'sub' operation ('shift.V', test.cpp:590) [24]  (1.39 ns)
	'select' operation ('shift.V', test.cpp:589) [29]  (0 ns)
	'select' operation ('shift.V', test.cpp:585) [30]  (0.74 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'sub' operation ('new_exp.V', test.cpp:584) [19]  (1.39 ns)
	'select' operation ('__Repl2__', test.cpp:603) [84]  (0.74 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'shl' operation ('tmp_7', test.cpp:598) [38]  (1.92 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:596) [37]  (1.92 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:596) [37]  (1.92 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:596) [37]  (1.92 ns)

 <State 8>: 0.593ns
The critical path consists of the following:
	'select' operation ('xf.V', test.cpp:589) [41]  (0.593 ns)

 <State 9>: 1.69ns
The critical path consists of the following:
	'select' operation ('xf.V', test.cpp:585) [43]  (0 ns)
	'add' operation ('xf.V', test.cpp:601) [44]  (1.69 ns)

 <State 10>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:528->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [46]  (1.41 ns)

 <State 11>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:528->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [46]  (1.33 ns)

 <State 12>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', test.cpp:531->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [49]  (1.41 ns)

 <State 13>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', test.cpp:531->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [49]  (1.33 ns)

 <State 14>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', test.cpp:534->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [53]  (1.41 ns)

 <State 15>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', test.cpp:534->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [53]  (1.33 ns)

 <State 16>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', test.cpp:537->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [57]  (1.41 ns)

 <State 17>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', test.cpp:537->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [57]  (1.33 ns)

 <State 18>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', test.cpp:540->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [61]  (1.41 ns)

 <State 19>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', test.cpp:540->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [61]  (1.33 ns)

 <State 20>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', test.cpp:543->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [65]  (1.41 ns)

 <State 21>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', test.cpp:543->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [65]  (1.33 ns)

 <State 22>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret7_i_i', test.cpp:546->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [69]  (1.41 ns)

 <State 23>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret7_i_i', test.cpp:546->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [69]  (1.33 ns)

 <State 24>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret8_i_i', test.cpp:549->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [73]  (1.41 ns)

 <State 25>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret8_i_i', test.cpp:549->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [73]  (1.33 ns)

 <State 26>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', test.cpp:552->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [77]  (1.41 ns)

 <State 27>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', test.cpp:552->test.cpp:558->test.cpp:602) to 'lut_div7_chunk' [77]  (1.33 ns)
	'select' operation ('__Repl2__', test.cpp:603) [85]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
