var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/single_port_rom.sv","src":"// Quartus Prime Verilog Template\n// Single Port ROM\n\nmodule single_port_rom #(\n	parameter FILE_DATA = \"/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/FPU_list.txt\",\n	parameter DATA_WIDTH=8, \n	parameter ADDR_WIDTH=8\n)(\n	input [(ADDR_WIDTH-1):0] addr,\n	input rst_n,\n	input clk, \n	output reg [(DATA_WIDTH-1):0] q\n);\n\n	// Declare the ROM variable\n	reg [DATA_WIDTH-1:0] rom[2**ADDR_WIDTH-1:0];\n\n	// Initialize the ROM with $readmemb.  Put the memory contents\n	// in the file single_port_rom_init.txt.  Without this file,\n	// this design will not compile.\n\n	// See Verilog LRM 1364-2001 Section 17.2.8 for details on the\n	// format of this file, or see the \"Using $readmemb and $readmemh\"\n	// template later in this section.\n\n	initial\n	begin\n		$readmemh(FILE_DATA, rom);\n	end\n\n	always @ (posedge clk) begin\n		if(~rst_n)\n			q <= '0; \n		else \n			q <= rom[addr];\n	end\n\nendmodule","lang":"verilog"};
processSrcData(g_data);