Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr 11 10:18:38 2017
| Host         : WLM3417EBAB1C33 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file datapath_top_control_sets_placed.rpt
| Design       : datapath_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   106 |
| Minimum Number of register sites lost to control set restrictions |   389 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             371 |          102 |
| No           | No                    | Yes                    |             161 |           59 |
| No           | Yes                   | No                     |             349 |          126 |
| Yes          | No                    | No                     |             377 |          114 |
| Yes          | No                    | Yes                    |             167 |           43 |
| Yes          | Yes                   | No                     |             282 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                               Enable Signal                                                                                               |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  debounce_clk/xnew0_reg_LDC_i_1_n_0           |                                                                                                                                                                                                           | debounce_clk/xnew0_reg_LDC_i_2_n_0                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                             |                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                     |                                                                                                                                                                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                1 |              1 |
|  instruction_decoder/rd_addr_reg[1]_i_1_n_0   |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | debounce_clk/xnew0_reg_LDC_i_1_n_0                                                                                                                                                                  |                2 |              2 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | debounce_clk/xnew0_reg_LDC_i_2_n_0                                                                                                                                                                  |                2 |              2 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                   |                                                                                                                                                                                                     |                1 |              2 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                        |                                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                        |                                                                                                                                                                                                     |                2 |              3 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                1 |              3 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                1 |              3 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/temp_spi_data[5]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                          |                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[3][0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/SPI_COMP/shift_counter[3]_i_2_n_0                                                                                                                                                  | PmodOLEDCtrl_inst/Init/SPI_COMP/shift_counter[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  clk_IBUF_BUFG                                | vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                              | vio_0/inst/PROBE_IN_WIDTH_INST/addr_count[3]_i_1__0_n_0                                                                                                                                             |                1 |              4 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/SPI_COMP/shift_counter[3]_i_2__0_n_0                                                                                                                                            | PmodOLEDCtrl_inst/Example/SPI_COMP/shift_counter[3]_i_1__0_n_0                                                                                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/temp_spi_data[5]_i_1_n_0                                                                                                                                                        | PmodOLEDCtrl_inst/Example/temp_spi_data[7]_i_1__0_n_0                                                                                                                                               |                2 |              4 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/temp_delay_ms[11]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                2 |              4 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                  |                                                                                                                                                                                                     |                2 |              4 |
|  clk_IBUF_BUFG                                | vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                1 |              4 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                          |                3 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/g0_b0_n_0                                                                                                                                                                          |                                                                                                                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/SPI_COMP/E[0]                                                                                                                                                                   |                                                                                                                                                                                                     |                2 |              5 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | PmodOLEDCtrl_inst/Init/SPI_COMP/counter[4]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_state[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                     |                3 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_page_state[4]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                     |                4 |              5 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | PmodOLEDCtrl_inst/Example/SPI_COMP/counter[4]_i_1__0_n_0                                                                                                                                            |                1 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/SPI_COMP/E[0]                                                                                                                                                                      | left_pb_rst_screen_IBUF                                                                                                                                                                             |                2 |              5 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_update_state[1]_i_1_n_0                                                                                                                                                   | PmodOLEDCtrl_inst/Example/after_update_state[3]_i_1_n_0                                                                                                                                             |                2 |              6 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                          |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[5][0]                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                           |                2 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                3 |              7 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/g0_b0__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                     |                2 |              8 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/SPI_COMP/shift_register[7]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                     |                3 |              8 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/SPI_COMP/shift_register[7]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                     |                3 |              8 |
|  clk_IBUF_BUFG                                | vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                         | vio_0/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                            |                2 |              8 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[3][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
| ~pb_clk_debounced_BUFG                        |                                                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                1 |              8 |
|  instruction_decoder/immediate_reg[7]_i_1_n_0 |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  pb_clk_debounced_BUFG                        | register_file/mem[3][8]_i_1_n_0                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                6 |              9 |
|  pb_clk_debounced_BUFG                        | register_file/mem[2][8]_i_1_n_0                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                3 |              9 |
|  pb_clk_debounced_BUFG                        | register_file/mem[1][8]_i_1_n_0                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                4 |              9 |
|  pb_clk_debounced_BUFG                        | register_file/mem[0][8]_i_1_n_0                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                4 |              9 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                           |                3 |             10 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/g0_b0__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                     |                4 |             10 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                7 |             11 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | left_pb_rst_screen_IBUF                                                                                                                                                                             |                5 |             12 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                3 |             12 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/DELAY_COMP/ms_counter[0]_i_2__0_n_0                                                                                                                                             | PmodOLEDCtrl_inst/Example/DELAY_COMP/ms_counter[0]_i_1__0_n_0                                                                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Init/DELAY_COMP/ms_counter[0]_i_2_n_0                                                                                                                                                   | PmodOLEDCtrl_inst/Init/DELAY_COMP/ms_counter[0]_i_1_n_0                                                                                                                                             |                3 |             12 |
|  instruction_decoder/RegWrite_reg_i_2_n_0     |                                                                                                                                                                                                           |                                                                                                                                                                                                     |                4 |             13 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/temp_index[3]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                     |                6 |             14 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                5 |             16 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0]                                                                                                                                |                                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                       |                4 |             16 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  clk_IBUF_BUFG                                | vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                             | vio_0/inst/DECODER_INST/clear_int                                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                     |                3 |             16 |
|  clk_IBUF_BUFG                                | vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15]       |                                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | PmodOLEDCtrl_inst/Init/DELAY_COMP/clk_counter[0]_i_1_n_0                                                                                                                                            |                5 |             17 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                5 |             17 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | PmodOLEDCtrl_inst/Example/DELAY_COMP/clk_counter[0]_i_1__0_n_0                                                                                                                                      |                5 |             17 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                5 |             18 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                4 |             18 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                3 |             18 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                              |                                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                     |                3 |             24 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |               12 |             27 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | right_pb_rst_general_IBUF                                                                                                                                                                           |                8 |             27 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                4 |             28 |
|  clk_IBUF_BUFG                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                     |                6 |             28 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/DELAY_COUNTER[31]_i_2_n_0                                                                                                                                                       | PmodOLEDCtrl_inst/Example/DELAY_COUNTER[31]_i_1_n_0                                                                                                                                                 |                5 |             32 |
|  pb_clk_debounced_BUFG                        | instruction_decoder/MemWrite                                                                                                                                                                              |                                                                                                                                                                                                     |                9 |             36 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_update_state[1]_i_1_n_0                                                                                                                                                   | PmodOLEDCtrl_inst/Example/current_screen[3,3][3]_i_1_n_0                                                                                                                                            |               10 |             37 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_update_state[1]_i_1_n_0                                                                                                                                                   | PmodOLEDCtrl_inst/Example/after_update_state[4]_i_1_n_0                                                                                                                                             |               16 |             54 |
|  clk_IBUF_BUFG                                | PmodOLEDCtrl_inst/Example/after_update_state[1]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                     |               26 |            106 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | vio_0/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                      |               40 |            111 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           | vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                  |               46 |            111 |
|  clk_IBUF_BUFG                                | vio_0/inst/DECODER_INST/probe_in_reg_reg[110][0]                                                                                                                                                          |                                                                                                                                                                                                     |               33 |            111 |
|  clk_IBUF_BUFG                                |                                                                                                                                                                                                           |                                                                                                                                                                                                     |               87 |            337 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


