{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667048560427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048560427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:32:40 2022 " "Processing started: Sat Oct 29 18:32:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048560427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048560427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048560427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667048560789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667048560789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behav " "Found design unit 1: FSM-behav" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667048570217 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667048570217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_present FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"y_present\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alert FSM.vhd(24) " "VHDL Process Statement warning at FSM.vhd(24): inferring latch(es) for signal or variable \"alert\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alert FSM.vhd(24) " "Inferred latch for \"alert\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.student FSM.vhd(24) " "Inferred latch for \"y_present.student\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.researcher FSM.vhd(24) " "Inferred latch for \"y_present.researcher\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.professor FSM.vhd(24) " "Inferred latch for \"y_present.professor\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.admin FSM.vhd(24) " "Inferred latch for \"y_present.admin\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_present.idle FSM.vhd(24) " "Inferred latch for \"y_present.idle\" at FSM.vhd(24)" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048570232 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alert " "Latch alert has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_557 " "Ports D and ENA on the latch are fed by the same signal y_present.student_557" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048570560 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.professor_585 " "Latch y_present.professor_585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_557 " "Ports D and ENA on the latch are fed by the same signal y_present.student_557" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048570560 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.researcher_571 " "Latch y_present.researcher_571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_557 " "Ports D and ENA on the latch are fed by the same signal y_present.student_557" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048570560 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.student_557 " "Latch y_present.student_557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.student_557 " "Ports D and ENA on the latch are fed by the same signal y_present.student_557" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048570560 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_present.idle_613 " "Latch y_present.idle_613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.professor_585 " "Ports D and ENA on the latch are fed by the same signal y_present.professor_585" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667048570560 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[0\]~reg0 output\[0\]~reg0_emulated output\[0\]~1 " "Register \"output\[0\]~reg0\" is converted into an equivalent circuit using register \"output\[0\]~reg0_emulated\" and latch \"output\[0\]~1\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048570560 "|FSM|output[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[1\]~reg0 output\[1\]~reg0_emulated output\[1\]~5 " "Register \"output\[1\]~reg0\" is converted into an equivalent circuit using register \"output\[1\]~reg0_emulated\" and latch \"output\[1\]~5\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048570560 "|FSM|output[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[2\]~reg0 output\[2\]~reg0_emulated output\[2\]~9 " "Register \"output\[2\]~reg0\" is converted into an equivalent circuit using register \"output\[2\]~reg0_emulated\" and latch \"output\[2\]~9\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048570560 "|FSM|output[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[3\]~reg0 output\[3\]~reg0_emulated output\[3\]~13 " "Register \"output\[3\]~reg0\" is converted into an equivalent circuit using register \"output\[3\]~reg0_emulated\" and latch \"output\[3\]~13\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048570560 "|FSM|output[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "output\[4\]~reg0 output\[4\]~reg0_emulated output\[4\]~17 " "Register \"output\[4\]~reg0\" is converted into an equivalent circuit using register \"output\[4\]~reg0_emulated\" and latch \"output\[4\]~17\"" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667048570560 "|FSM|output[4]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1667048570560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667048570639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667048570998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667048570998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667048571030 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667048571030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667048571030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667048571030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048571046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:32:51 2022 " "Processing ended: Sat Oct 29 18:32:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048571046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048571046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048571046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667048571046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667048572380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048572380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:32:52 2022 " "Processing started: Sat Oct 29 18:32:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048572380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667048572380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSM -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667048572380 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667048572490 ""}
{ "Info" "0" "" "Project  = FSM" {  } {  } 0 0 "Project  = FSM" 0 0 "Fitter" 0 0 1667048572490 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1667048572490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667048572568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667048572568 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667048572568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667048572599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667048572599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667048572710 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667048572725 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1667048572870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667048572884 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667048572884 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667048572884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~39\|combout " "Node \"output~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|datad " "Node \"output\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|combout " "Node \"output\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~39\|dataa " "Node \"output~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "output~38\|combout " "Node \"output~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|datad " "Node \"output\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|combout " "Node \"output\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|dataa " "Node \"output~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|dataa " "Node \"output~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|combout " "Node \"output~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|datad " "Node \"output~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~32\|combout " "Node \"output~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|datad " "Node \"output\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|combout " "Node \"output\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~32\|dataa " "Node \"output~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~36\|combout " "Node \"output~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|datad " "Node \"output\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|combout " "Node \"output\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~36\|datab " "Node \"output~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~34\|combout " "Node \"output~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|datad " "Node \"output\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|combout " "Node \"output\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""} { "Warning" "WSTA_SCC_NODE" "output~34\|dataa " "Node \"output~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048573306 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "y_present.admin_599 y_present.admin_599 " "Clock target y_present.admin_599 of clock y_present.admin_599 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667048573306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed)) " "Automatically promoted node clock~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667048573321 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667048573321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "output_proc~0  " "Automatically promoted node output_proc~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Destination node counter\[7\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Destination node counter\[8\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Destination node counter\[9\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[10\] " "Destination node counter\[10\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[11\] " "Destination node counter\[11\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[12\] " "Destination node counter\[12\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[13\] " "Destination node counter\[13\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[14\] " "Destination node counter\[14\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[15\] " "Destination node counter\[15\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[16\] " "Destination node counter\[16\]" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1667048573321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667048573321 ""}  } { { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667048573321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "y_present.student~0  " "Automatically promoted node y_present.student~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output~34 " "Destination node output~34" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output~36 " "Destination node output~36" {  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667048573321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667048573321 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ENDSEM/prob02/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667048573321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667048573650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667048573650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667048573650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667048573666 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667048573666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667048574119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667048574166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667048574181 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667048574588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667048574588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667048574980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "E:/ENDSEM/prob02/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667048575388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667048575388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667048575858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667048575858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667048575858 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667048576046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667048576061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667048576266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667048576266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667048576563 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667048577084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ENDSEM/prob02/output_files/DUT.fit.smsg " "Generated suppressed messages file E:/ENDSEM/prob02/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667048577225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5569 " "Peak virtual memory: 5569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048577554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:32:57 2022 " "Processing ended: Sat Oct 29 18:32:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048577554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048577554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048577554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667048577554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667048578678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048578678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:32:58 2022 " "Processing started: Sat Oct 29 18:32:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048578678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667048578678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FSM -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667048578678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667048578935 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667048579264 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667048579295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048579578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:32:59 2022 " "Processing ended: Sat Oct 29 18:32:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048579578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048579578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048579578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667048579578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667048580652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048580652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:33:00 2022 " "Processing started: Sat Oct 29 18:33:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048580652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1667048580652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off FSM -c DUT " "Command: quartus_pow --read_settings_files=off --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1667048580652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1667048580940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1667048580940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1667048580940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~39\|combout " "Node \"output~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|datac " "Node \"output\[4\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|combout " "Node \"output\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~39\|dataa " "Node \"output~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "output~38\|combout " "Node \"output~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|dataa " "Node \"output\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|combout " "Node \"output\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|datac " "Node \"output~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|combout " "Node \"output~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|dataa " "Node \"output~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|datab " "Node \"output~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~36\|combout " "Node \"output~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|datac " "Node \"output\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|combout " "Node \"output\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~36\|datac " "Node \"output~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~32\|combout " "Node \"output~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|datac " "Node \"output\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|combout " "Node \"output\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~32\|datac " "Node \"output~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~34\|combout " "Node \"output~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|datab " "Node \"output\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|combout " "Node \"output\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""} { "Warning" "WSTA_SCC_NODE" "output~34\|dataa " "Node \"output~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048581191 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter\[28\] clock " "Register counter\[28\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667048581191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1667048581191 "|FSM|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "y_present.admin_599 " "Node: y_present.admin_599 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch y_present.idle_613 y_present.admin_599 " "Latch y_present.idle_613 is being clocked by y_present.admin_599" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667048581191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1667048581191 "|FSM|y_present.admin_599"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "\\output_proc:ending " "Node: \\output_proc:ending was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch output\[1\]~5 \\output_proc:ending " "Latch output\[1\]~5 is being clocked by \\output_proc:ending" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667048581191 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1667048581191 "|FSM|output_proc:ending"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1667048581191 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1667048581378 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1667048581378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1667048581409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1667048581722 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1667048581910 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "116.31 mW " "Total thermal power estimate for the design is 116.31 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1667048581988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048582160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:33:02 2022 " "Processing ended: Sat Oct 29 18:33:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048582160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048582160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048582160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1667048582160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1667048583406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048583406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:33:03 2022 " "Processing started: Sat Oct 29 18:33:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048583406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667048583406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM -c DUT " "Command: quartus_sta FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667048583406 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667048583547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667048583688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667048583688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1667048583828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y_present.admin_599 y_present.admin_599 " "create_clock -period 1.000 -name y_present.admin_599 y_present.admin_599" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name \\output_proc:ending \\output_proc:ending " "create_clock -period 1.000 -name \\output_proc:ending \\output_proc:ending" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667048583844 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~39\|combout " "Node \"output~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|datac " "Node \"output\[4\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[4\]~18\|combout " "Node \"output\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~39\|dataa " "Node \"output~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "output~38\|combout " "Node \"output~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|dataa " "Node \"output\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[3\]~14\|combout " "Node \"output\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|datac " "Node \"output~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~37\|combout " "Node \"output~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|dataa " "Node \"output~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~38\|datab " "Node \"output~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~36\|combout " "Node \"output~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|datac " "Node \"output\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[2\]~10\|combout " "Node \"output\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~36\|datac " "Node \"output~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~32\|combout " "Node \"output~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|datac " "Node \"output\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[0\]~2\|combout " "Node \"output\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~32\|datac " "Node \"output~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "output~34\|combout " "Node \"output~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|datab " "Node \"output\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output\[1\]~6\|combout " "Node \"output\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""} { "Warning" "WSTA_SCC_NODE" "output~34\|dataa " "Node \"output~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667048583844 ""}  } { { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 8 -1 0 } } { "FSM.vhd" "" { Text "E:/ENDSEM/prob02/FSM.vhd" 111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "y_present.admin_599 y_present.admin_599 " "Clock target y_present.admin_599 of clock y_present.admin_599 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667048583844 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667048583844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667048583860 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1667048583860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667048583860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.007 " "Worst-case setup slack is -8.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.007             -36.955 \\output_proc:ending  " "   -8.007             -36.955 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.264             -20.192 y_present.admin_599  " "   -6.264             -20.192 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.519            -136.004 clock  " "   -5.519            -136.004 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.712 " "Worst-case hold slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 clock  " "    0.712               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 \\output_proc:ending  " "    0.818               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.102               0.000 y_present.admin_599  " "    2.102               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.686 " "Worst-case recovery slack is -4.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.686              -4.686 y_present.admin_599  " "   -4.686              -4.686 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566             -16.778 clock  " "   -3.566             -16.778 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.665 " "Worst-case removal slack is 1.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.665               0.000 clock  " "    1.665               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.503               0.000 y_present.admin_599  " "    3.503               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.506 clock  " "   -3.000             -59.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 y_present.admin_599  " "    0.311               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 \\output_proc:ending  " "    0.396               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048583875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048583875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667048583875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667048583906 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667048584235 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "y_present.admin_599 y_present.admin_599 " "Clock target y_present.admin_599 of clock y_present.admin_599 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1667048584282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667048584282 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667048584282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.623 " "Worst-case setup slack is -7.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.623             -34.818 \\output_proc:ending  " "   -7.623             -34.818 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.679             -18.977 y_present.admin_599  " "   -5.679             -18.977 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.210            -128.485 clock  " "   -5.210            -128.485 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.671 " "Worst-case hold slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 clock  " "    0.671               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 \\output_proc:ending  " "    0.726               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.897               0.000 y_present.admin_599  " "    1.897               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.224 " "Worst-case recovery slack is -4.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224              -4.224 y_present.admin_599  " "   -4.224              -4.224 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317             -15.585 clock  " "   -3.317             -15.585 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.600 " "Worst-case removal slack is 1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 clock  " "    1.600               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 y_present.admin_599  " "    3.147               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.506 clock  " "   -3.000             -59.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 y_present.admin_599  " "    0.124               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 \\output_proc:ending  " "    0.208               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584298 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667048584313 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "y_present.admin_599 y_present.admin_599 " "Clock target y_present.admin_599 of clock y_present.admin_599 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1667048584454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667048584454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667048584454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.738 " "Worst-case setup slack is -2.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.738             -12.095 \\output_proc:ending  " "   -2.738             -12.095 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029              -4.895 y_present.admin_599  " "   -2.029              -4.895 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492             -43.816 clock  " "   -1.492             -43.816 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clock  " "    0.244               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 \\output_proc:ending  " "    0.329               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 y_present.admin_599  " "    0.757               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.475 " "Worst-case recovery slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475              -1.475 y_present.admin_599  " "   -1.475              -1.475 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227              -5.659 clock  " "   -1.227              -5.659 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 clock  " "    0.572               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 y_present.admin_599  " "    1.615               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.217 clock  " "   -3.000             -42.217 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 \\output_proc:ending  " "    0.277               0.000 \\output_proc:ending " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 y_present.admin_599  " "    0.333               0.000 y_present.admin_599 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667048584470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667048584470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667048585159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667048585159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048585190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:33:05 2022 " "Processing ended: Sat Oct 29 18:33:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048585190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048585190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048585190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667048585190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1667048586236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667048586236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:33:06 2022 " "Processing started: Sat Oct 29 18:33:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667048586236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667048586236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FSM -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FSM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667048586236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1667048586631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho E:/ENDSEM/prob02/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"E:/ENDSEM/prob02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667048586679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667048586697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:33:06 2022 " "Processing ended: Sat Oct 29 18:33:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667048586697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667048586697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667048586697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667048586697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667048587334 ""}
