Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 14:35:06 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'intellight_v2_intellight_database_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of intellight_v2_intellight_database_0_0 (xilinx.com:user:intellight_database:1.0) from (Rev. 4) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'intellight_v2_intellight_database_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 7 differs from original width 6

-Upgraded port 's00_axi_awaddr' width 7 differs from original width 6


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '7' to '6' has been ignored for IP 'intellight_v2_intellight_database_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:intellight_database:1.0 -user_name intellight_v2_intellight_database_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {6} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {intellight_v2_intellight_database_0_0} \
  CONFIG.Q_WIDTH {16} \
  CONFIG.S00_AXI.ADDR_WIDTH {6} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {intellight_v2_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {58823528} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {16} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {intellight_v2_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {58823528} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S_WIDTH {12} " [get_ips intellight_v2_intellight_database_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 14:35:03 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'clone_intellight_database_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of clone_intellight_database_0_0 (xilinx.com:user:intellight_database:1.0) from (Rev. 4) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'clone_intellight_database_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 7 differs from original width 6

-Upgraded port 's00_axi_awaddr' width 7 differs from original width 6


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '7' to '6' has been ignored for IP 'clone_intellight_database_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:intellight_database:1.0 -user_name clone_intellight_database_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {6} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {clone_intellight_database_0_0} \
  CONFIG.Q_WIDTH {16} \
  CONFIG.S00_AXI.ADDR_WIDTH {6} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {intellight_v2_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {58823528} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {16} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {intellight_v2_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {58823528} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S_WIDTH {12} " [get_ips clone_intellight_database_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 09:39:18 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'intellight_v2_intellight_database_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of intellight_v2_intellight_database_0_0 (xilinx.com:user:intellight_database:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'intellight_v2_intellight_database_0_0'. These changes may impact your design.


-Upgraded port 'S_sim' width 12 differs from original width 16







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 28 13:48:49 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'intellight_v2_intellight_database_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of intellight_v2_intellight_database_0_0 (xilinx.com:user:intellight_database:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'intellight_v2_intellight_database_0_0'. These changes may impact your design.


-Upgraded port 'Q_00' width 16 differs from original width 17

-Upgraded port 'Q_01' width 16 differs from original width 17

-Upgraded port 'Q_02' width 16 differs from original width 17

-Upgraded port 'Q_03' width 16 differs from original width 17

-Upgraded port 'Q_10' width 16 differs from original width 17

-Upgraded port 'Q_11' width 16 differs from original width 17

-Upgraded port 'Q_12' width 16 differs from original width 17

-Upgraded port 'Q_13' width 16 differs from original width 17

-Upgraded port 'Q_20' width 16 differs from original width 17

-Upgraded port 'Q_21' width 16 differs from original width 17

-Upgraded port 'Q_22' width 16 differs from original width 17

-Upgraded port 'Q_23' width 16 differs from original width 17

-Upgraded port 'Q_30' width 16 differs from original width 17

-Upgraded port 'Q_31' width 16 differs from original width 17

-Upgraded port 'Q_32' width 16 differs from original width 17

-Upgraded port 'Q_33' width 16 differs from original width 17


