{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1507833405917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1507833405917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGADEMO 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"VGADEMO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507833406031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507833406133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507833406134 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1507833406294 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1507833406294 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1507833406413 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a4 " "Atom \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1507833406547 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1507833406547 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407364 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407365 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407366 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407366 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407366 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407366 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407366 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a20 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a16 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407367 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a28 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407368 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407368 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a24 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407368 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407368 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407368 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407369 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a21 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407370 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407370 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a17 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407370 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407370 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a29 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a25 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407371 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407372 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a18 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a22 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a26 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407373 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a30 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407374 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a23 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407375 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a19 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407376 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407376 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a31 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407376 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_ael2:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ael2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_ael2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "instructionmem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/instructionmem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 232 1000 1256 432 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407376 "|VGADEMO|instructionmem:inst|altsyncram:altsyncram_component|altsyncram_ael2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a27 clk0 VCC " "WYSIWYG primitive \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_h3k2:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h3k2.tdf" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/db/altsyncram_h3k2.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "datamem.v" "" { Text "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/datamem.v" 100 0 0 } } { "VGADEMO.bdf" "" { Schematic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/VGADEMO.bdf" { { 464 1000 1256 664 "inst1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1507833407376 "|VGADEMO|datamem:inst1|altsyncram:altsyncram_component|altsyncram_h3k2:auto_generated|ram_block1a27"}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1507833407555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507833408290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507833409254 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1507833409327 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1507833415748 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1507833415884 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1507833415884 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 642 global CLKCTRL_G3 " "VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 642 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1507833415942 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1507833415942 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833415942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGADEMO.sdc " "Synopsys Design Constraints File file not found: 'VGADEMO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1507833421778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507833421802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507833421815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1507833421817 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507833421827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507833421827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507833421827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1507833421827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1507833421840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1507833421841 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1507833421842 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1507833421842 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507833421871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507833421871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507833421871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.995 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.995 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507833421871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.800 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  39.800 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507833421871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1507833421871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507833423150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507833423166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507833423218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1507833423223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1507833423327 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507833423331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507833423801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1507833423813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507833423813 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507833424420 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1507833424420 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833424428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507833429659 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1507833430819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833436322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507833441293 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507833444382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833444382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507833446358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y34 X10_Y45 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y34 to location X10_Y45" {  } { { "loc" "" { Generic "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y34 to location X10_Y45"} { { 12 { 0 ""} 0 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1507833450936 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507833450936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833454716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.39 " "Total time spent on timing analysis during the Fitter is 3.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1507833460802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507833460885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507833462606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507833462607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507833463802 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507833467695 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1507833467945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/output_files/VGADEMO.fit.smsg " "Generated suppressed messages file C:/Users/zhu/Google Maine EDU/Dropbox/ECE473/Labs_DE0/Lab_5_Registers_RAM_ROM/VGA_Demo_V1.5/VGA_DEMO/output_files/VGADEMO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507833468548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 265 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2269 " "Peak virtual memory: 2269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507833469890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:37:49 2017 " "Processing ended: Thu Oct 12 14:37:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507833469890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507833469890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507833469890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507833469890 ""}
