{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:42:56 2019 " "Info: Processing started: Sun Jul 07 17:42:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/tiago/Documents/StateMachine/controle.v " "Warning: Can't analyze file -- file C:/Users/tiago/Documents/StateMachine/controle.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freeway.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freeway.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freeway " "Info: Found entity 1: freeway" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "freeway " "Info: Elaborating entity \"freeway\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "VGAdrive.vhd 2 1 " "Warning: Using design file VGAdrive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAdrive-behaviour1 " "Info: Found design unit 1: VGAdrive-behaviour1" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/VGAdrive.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGAdrive " "Info: Found entity 1: VGAdrive" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/VGAdrive.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAdrive VGAdrive:inst " "Info: Elaborating entity \"VGAdrive\" for hierarchy \"VGAdrive:inst\"" {  } { { "freeway.bdf" "inst" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 184 1768 1912 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "render.v 1 1 " "Warning: Using design file render.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Info: Found entity 1: render" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render render:inst1 " "Info: Elaborating entity \"render\" for hierarchy \"render:inst1\"" {  } { { "freeway.bdf" "inst1" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1056 1240 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divfreq.vhd 2 1 " "Warning: Using design file divfreq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq-Behavioral " "Info: Found design unit 1: divfreq-Behavioral" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Info: Found entity 1: divfreq" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:inst4 " "Info: Elaborating entity \"divfreq\" for hierarchy \"divfreq:inst4\"" {  } { { "freeway.bdf" "inst4" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 144 496 648 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "input_synchronizer.v 1 1 " "Warning: Using design file input_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_synchronizer " "Info: Found entity 1: input_synchronizer" {  } { { "input_synchronizer.v" "" { Text "C:/Users/tiago/Documents/freeway-master/input_synchronizer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_synchronizer input_synchronizer:inst13 " "Info: Elaborating entity \"input_synchronizer\" for hierarchy \"input_synchronizer:inst13\"" {  } { { "freeway.bdf" "inst13" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 456 608 784 552 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 3 3 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Info: Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Info: Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst9 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst9\"" {  } { { "freeway.bdf" "inst9" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 472 424 536 568 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:inst9\|clock_div:u1 " "Info: Elaborating entity \"clock_div\" for hierarchy \"debounce:inst9\|clock_div:u1\"" {  } { { "debounce.v" "u1" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:inst9\|my_dff:d1 " "Info: Elaborating entity \"my_dff\" for hierarchy \"debounce:inst9\|my_dff:d1\"" {  } { { "debounce.v" "d1" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "debounce:inst11\|clock_div:u1\|counter\[0\]~16 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"debounce:inst11\|clock_div:u1\|counter\[0\]~16\"" {  } { { "debounce.v" "counter\[0\]~16" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "debounce:inst9\|clock_div:u1\|counter\[0\]~16 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"debounce:inst9\|clock_div:u1\|counter\[0\]~16\"" {  } { { "debounce.v" "counter\[0\]~16" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Info: Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add3\"" {  } { { "render.v" "Add3" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add5\"" {  } { { "render.v" "Add5" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add7\"" {  } { { "render.v" "Add7" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 33 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add0\"" {  } { { "render.v" "Add0" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add1\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add1" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add10\"" {  } { { "render.v" "Add10" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add11 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add11\"" {  } { { "render.v" "Add11" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 70 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add12\"" {  } { { "render.v" "Add12" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add8\"" {  } { { "render.v" "Add8" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 51 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add9 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add9\"" {  } { { "render.v" "Add9" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "divfreq:inst4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"divfreq:inst4\|Add0\"" {  } { { "divfreq.vhd" "Add0" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "divfreq:inst4\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"divfreq:inst4\|Add1\"" {  } { { "divfreq.vhd" "Add1" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Instantiated megafunction \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\|alt_counter_f10ke:wysi_counter debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add3\|altshift:carry_ext_latency_ffs render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add5\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"VGAdrive:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add10 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Info: Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add10\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add10\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add11 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Info: Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add11\|addcore:adder render:inst1\|lpm_add_sub:Add11 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add11\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 51 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add8 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 51 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add9 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\"" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add9 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Info: Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add9\|addcore:adder render:inst1\|lpm_add_sub:Add9 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add9\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add9 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add9\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add9 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add9\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add9 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add9\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divfreq:inst4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"divfreq:inst4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divfreq:inst4\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"divfreq:inst4\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Bout GND " "Warning (13410): Pin \"Bout\" is stuck at GND" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 272 1912 2088 288 "Bout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "31 " "Warning: Ignored 31 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "31 " "Warning: Ignored 31 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~4 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~4\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~16 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~16\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~19 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~19\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~10 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~10\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~13 " "Warning: Node \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~13\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~109 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~109\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~112 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~118 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~82 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~82\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~88 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~88\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~94 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~94\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~100 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~100\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~148 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~148\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~154 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~154\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~160 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~160\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~166 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~166\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~124 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~130 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~130\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~136 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~136\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~142 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~142\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~16 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~16\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~22 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~22\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~28 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~28\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~34 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~34\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~40 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~40\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~46 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~46\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~4 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~4\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~10 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~10\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~52 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~52\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~58 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~58\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~64 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~64\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~76 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~76\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~70 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~70\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73 " "Warning: Node \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~1 " "Info (17048): Logic cell \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~1\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[4\]~1" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1 " "Info (17048): Logic cell \"render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~1" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "799 " "Info: Implemented 799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "791 " "Info: Implemented 791 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:43:00 2019 " "Info: Processing ended: Sun Jul 07 17:43:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:43:01 2019 " "Info: Processing started: Sun Jul 07 17:43:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "freeway EPF10K20RC240-4 " "Info: Selected device EPF10K20RC240-4 for design \"freeway\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sun Jul 07 2019 17:43:01 " "Info: Started fitting attempt 1 on Sun Jul 07 2019 at 17:43:01" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:43:05 2019 " "Info: Processing ended: Sun Jul 07 17:43:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:43:06 2019 " "Info: Processing started: Sun Jul 07 17:43:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:43:06 2019 " "Info: Processing ended: Sun Jul 07 17:43:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:43:07 2019 " "Info: Processing started: Sun Jul 07 17:43:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst9\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst9\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst9\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst11\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst11\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst11\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal2 " "Info: Detected ripple clock \"divfreq:inst4\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register render:inst1\|coluna_carro3\[2\] register inst5 9.33 MHz 107.2 ns Internal " "Info: Clock \"clock\" has Internal fmax of 9.33 MHz between source register \"render:inst1\|coluna_carro3\[2\]\" and destination register \"inst5\" (period= 107.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "96.700 ns + Longest register register " "Info: + Longest register to register delay is 96.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns render:inst1\|coluna_carro3\[2\] 1 REG LC2_E22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E22; Fanout = 9; REG Node = 'render:inst1\|coluna_carro3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 2.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1 2 COMB LC1_E22 2 " "Info: 2: + IC(0.600 ns) + CELL(1.800 ns) = 2.400 ns; Loc. = LC1_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 4.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73 3 COMB LC7_E22 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 4.800 ns; Loc. = LC7_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 7.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79 4 COMB LC3_E22 2 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 7.200 ns; Loc. = LC3_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 11.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67 5 COMB LC8_E21 2 " "Info: 5: + IC(2.100 ns) + CELL(1.800 ns) = 11.100 ns; Loc. = LC8_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61 6 COMB LC2_E21 2 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 13.500 ns; Loc. = LC2_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 17.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55 7 COMB LC8_E20 2 " "Info: 7: + IC(2.100 ns) + CELL(1.800 ns) = 17.400 ns; Loc. = LC8_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 19.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13 8 COMB LC2_E20 2 " "Info: 8: + IC(0.600 ns) + CELL(1.800 ns) = 19.800 ns; Loc. = LC2_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 9 COMB LC6_E20 2 " "Info: 9: + IC(0.600 ns) + CELL(1.800 ns) = 22.200 ns; Loc. = LC6_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 24.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49 10 COMB LC1_E20 2 " "Info: 10: + IC(0.600 ns) + CELL(1.800 ns) = 24.600 ns; Loc. = LC1_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 28.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43 11 COMB LC8_E19 2 " "Info: 11: + IC(2.300 ns) + CELL(1.800 ns) = 28.700 ns; Loc. = LC8_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 31.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37 12 COMB LC7_E19 2 " "Info: 12: + IC(0.600 ns) + CELL(1.800 ns) = 31.100 ns; Loc. = LC7_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 33.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31 13 COMB LC5_E19 2 " "Info: 13: + IC(0.600 ns) + CELL(1.800 ns) = 33.500 ns; Loc. = LC5_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 35.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25 14 COMB LC1_E19 2 " "Info: 14: + IC(0.600 ns) + CELL(1.800 ns) = 35.900 ns; Loc. = LC1_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 39.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19 15 COMB LC5_E18 2 " "Info: 15: + IC(2.200 ns) + CELL(1.800 ns) = 39.900 ns; Loc. = LC5_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 42.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145 16 COMB LC8_E18 2 " "Info: 16: + IC(0.600 ns) + CELL(1.800 ns) = 42.300 ns; Loc. = LC8_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 44.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139 17 COMB LC7_E18 2 " "Info: 17: + IC(0.600 ns) + CELL(1.800 ns) = 44.700 ns; Loc. = LC7_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 47.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133 18 COMB LC6_E18 2 " "Info: 18: + IC(0.600 ns) + CELL(1.800 ns) = 47.100 ns; Loc. = LC6_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 49.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127 19 COMB LC1_E18 2 " "Info: 19: + IC(0.600 ns) + CELL(1.800 ns) = 49.500 ns; Loc. = LC1_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 53.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169 20 COMB LC8_E17 2 " "Info: 20: + IC(2.300 ns) + CELL(1.800 ns) = 53.600 ns; Loc. = LC8_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 56.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163 21 COMB LC5_E17 2 " "Info: 21: + IC(0.600 ns) + CELL(1.800 ns) = 56.000 ns; Loc. = LC5_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 58.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157 22 COMB LC1_E17 2 " "Info: 22: + IC(0.600 ns) + CELL(1.800 ns) = 58.400 ns; Loc. = LC1_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 62.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151 23 COMB LC5_E16 2 " "Info: 23: + IC(2.100 ns) + CELL(1.800 ns) = 62.300 ns; Loc. = LC5_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 64.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103 24 COMB LC8_E16 2 " "Info: 24: + IC(0.600 ns) + CELL(1.800 ns) = 64.700 ns; Loc. = LC8_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 67.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97 25 COMB LC4_E16 2 " "Info: 25: + IC(0.600 ns) + CELL(1.800 ns) = 67.100 ns; Loc. = LC4_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 69.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91 26 COMB LC1_E16 2 " "Info: 26: + IC(0.600 ns) + CELL(1.800 ns) = 69.500 ns; Loc. = LC1_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 71.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85 27 COMB LC7_E16 2 " "Info: 27: + IC(0.600 ns) + CELL(1.800 ns) = 71.900 ns; Loc. = LC7_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 75.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121 28 COMB LC8_E13 2 " "Info: 28: + IC(2.200 ns) + CELL(1.800 ns) = 75.900 ns; Loc. = LC8_E13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 78.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115 29 COMB LC6_E13 2 " "Info: 29: + IC(0.600 ns) + CELL(1.800 ns) = 78.300 ns; Loc. = LC6_E13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 80.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106 30 COMB LC1_E13 1 " "Info: 30: + IC(0.600 ns) + CELL(1.800 ns) = 80.700 ns; Loc. = LC1_E13; Fanout = 1; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 83.600 ns render:inst1\|always0~143 31 COMB LC4_E13 2 " "Info: 31: + IC(0.600 ns) + CELL(2.300 ns) = 83.600 ns; Loc. = LC4_E13; Fanout = 2; COMB Node = 'render:inst1\|always0~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 89.200 ns render:inst1\|LessThan14~2 32 COMB LC7_D23 1 " "Info: 32: + IC(3.300 ns) + CELL(2.300 ns) = 89.200 ns; Loc. = LC7_D23; Fanout = 1; COMB Node = 'render:inst1\|LessThan14~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { render:inst1|always0~143 render:inst1|LessThan14~2 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 91.600 ns render:inst1\|always0~78 33 COMB LC8_D23 1 " "Info: 33: + IC(0.600 ns) + CELL(1.800 ns) = 91.600 ns; Loc. = LC8_D23; Fanout = 1; COMB Node = 'render:inst1\|always0~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|LessThan14~2 render:inst1|always0~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 93.400 ns render:inst1\|saida_carro~13 34 COMB LC4_D23 1 " "Info: 34: + IC(0.600 ns) + CELL(1.200 ns) = 93.400 ns; Loc. = LC4_D23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|always0~78 render:inst1|saida_carro~13 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 94.900 ns render:inst1\|saida_carro~8 35 COMB LC5_D23 1 " "Info: 35: + IC(0.000 ns) + CELL(1.500 ns) = 94.900 ns; Loc. = LC5_D23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { render:inst1|saida_carro~13 render:inst1|saida_carro~8 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 96.700 ns inst5 36 REG LC1_D23 1 " "Info: 36: + IC(0.600 ns) + CELL(1.200 ns) = 96.700 ns; Loc. = LC1_D23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "62.500 ns ( 64.63 % ) " "Info: Total cell delay = 62.500 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.200 ns ( 35.37 % ) " "Info: Total interconnect delay = 34.200 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "96.700 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 render:inst1|LessThan14~2 render:inst1|always0~78 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "96.700 ns" { render:inst1|coluna_carro3[2] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 {} render:inst1|always0~143 {} render:inst1|LessThan14~2 {} render:inst1|always0~78 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 3.300ns 0.600ns 0.600ns 0.000ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns 1.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.900 ns - Smallest " "Info: - Smallest clock skew is -6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst5 2 REG LC1_D23 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_D23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 12.200 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_C14 100 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C14; Fanout = 100; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.000 ns) 12.200 ns render:inst1\|coluna_carro3\[2\] 3 REG LC2_E22 9 " "Info: 3: + IC(5.800 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC2_E22; Fanout = 9; REG Node = 'render:inst1\|coluna_carro3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 31.97 % ) " "Info: Total cell delay = 3.900 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 68.03 % ) " "Info: Total interconnect delay = 8.300 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "96.700 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 render:inst1|LessThan14~2 render:inst1|always0~78 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "96.700 ns" { render:inst1|coluna_carro3[2] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 {} render:inst1|always0~143 {} render:inst1|LessThan14~2 {} render:inst1|always0~78 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 3.300ns 0.600ns 0.600ns 0.000ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns 1.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst11\|my_dff:d1\|Q Baixo clock 0.000 ns register " "Info: tsu for register \"debounce:inst11\|my_dff:d1\|Q\" (data pin = \"Baixo\", clock pin = \"clock\") is 0.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns + Longest pin register " "Info: + Longest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Baixo 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Baixo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Baixo } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 624 80 248 640 "Baixo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 7.600 ns debounce:inst11\|my_dff:d1\|Q 2 REG LC4_C1 2 " "Info: 2: + IC(2.900 ns) + CELL(1.200 ns) = 7.600 ns; Loc. = LC4_C1; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 61.84 % ) " "Info: Total cell delay = 4.700 ns ( 61.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 38.16 % ) " "Info: Total interconnect delay = 2.900 ns ( 38.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst11\|clock_div:u1\|slow_clk 2 REG LC3_F11 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC3_F11; Fanout = 2; REG Node = 'debounce:inst11\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst11|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 10.100 ns debounce:inst11\|my_dff:d1\|Q 3 REG LC4_C1 2 " "Info: 3: + IC(3.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC4_C1; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 38.61 % ) " "Info: Total cell delay = 3.900 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 61.39 % ) " "Info: Total interconnect delay = 6.200 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Rout inst3 16.800 ns register " "Info: tco from clock \"clock\" to destination pin \"Rout\" through register \"inst3\" is 16.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst3 2 REG LC7_D24 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_D24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.400 ns + Longest register pin " "Info: + Longest register to pin delay is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC7_D24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 4.000 ns inst12 2 COMB LC6_D23 1 " "Info: 2: + IC(2.200 ns) + CELL(1.800 ns) = 4.000 ns; Loc. = LC6_D23; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst3 inst12 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 208 1640 1704 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(5.100 ns) 10.400 ns Rout 3 PIN PIN_236 0 " "Info: 3: + IC(1.300 ns) + CELL(5.100 ns) = 10.400 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'Rout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { inst12 Rout } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 240 1912 2088 256 "Rout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.900 ns ( 66.35 % ) " "Info: Total cell delay = 6.900 ns ( 66.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 33.65 % ) " "Info: Total interconnect delay = 3.500 ns ( 33.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 2.200ns 1.300ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 2.200ns 1.300ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock 4.200 ns register " "Info: th for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC4_A7 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_A7; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.000 ns) 10.200 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC4_C3 2 " "Info: 3: + IC(3.800 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC4_C3; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 38.24 % ) " "Info: Total cell delay = 3.900 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 61.76 % ) " "Info: Total interconnect delay = 6.300 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Cima 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 496 80 248 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 7.600 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC4_C3 2 " "Info: 2: + IC(2.900 ns) + CELL(1.200 ns) = 7.600 ns; Loc. = LC4_C3; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 61.84 % ) " "Info: Total cell delay = 4.700 ns ( 61.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 38.16 % ) " "Info: Total interconnect delay = 2.900 ns ( 38.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:43:08 2019 " "Info: Processing ended: Sun Jul 07 17:43:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Info: Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
