
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
à
Command: %s
53*	vivadotcl2`
Lsynth_design -top fir_compiler_0 -part xc7a100tcsg324-2 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
¥
%IP '%s' is locked. Locked reason: %s
1260*coregen2"
fir_compiler_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 239.207 ; gain = 93.047
2default:default
Ç
synthesizing module '%s'638*oasys2"
fir_compiler_02default:default2é
xc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd2default:default2
702default:default8@Z8-638
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
fir_compiler_v7_12default:default2†
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd2default:default2
1092default:default2
U02default:default2%
fir_compiler_v7_12default:default2é
xc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd2default:default2
1912default:default8@Z8-3491
™
synthesizing module '%s'638*oasys25
!fir_compiler_v7_1__parameterized02default:default2¢
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd2default:default2
2332default:default8@Z8-638
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
fir_compiler_v7_1_viv2default:default2§
èc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd2default:default2
1182default:default2
i_synth2default:default2)
fir_compiler_v7_1_viv2default:default2¢
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd2default:default2
2392default:default8@Z8-3491
≤
synthesizing module '%s'638*oasys29
%fir_compiler_v7_1_viv__parameterized02default:default2¶
èc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd2default:default2
2522default:default8@Z8-638
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
single_rate2default:default2ö
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
1212default:default2!
i_single_rate2default:default2
single_rate2default:default2¶
èc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd2default:default2
2622default:default8@Z8-3491
û
synthesizing module '%s'638*oasys2/
single_rate__parameterized02default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
2482default:default8@Z8-638
è
synthesizing module '%s'638*oasys2!
glb_ifx_slave2default:default2õ
Ñc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd2default:default2
1662default:default8@Z8-638
±
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
glb_srl_fifo2default:default2ò
Éc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd2default:default2
1962default:default2
fifo02default:default2 
glb_srl_fifo2default:default2õ
Ñc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd2default:default2
1992default:default8@Z8-3491
ù
synthesizing module '%s'638*oasys20
glb_srl_fifo__parameterized02default:default2ö
Éc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd2default:default2
2482default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys20
glb_srl_fifo__parameterized02default:default2
12default:default2
12default:default2ö
Éc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd2default:default2
2482default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2!
glb_ifx_slave2default:default2
22default:default2
12default:default2õ
Ñc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd2default:default2
1662default:default8@Z8-256
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26232default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26282default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26292default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26302default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26312default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26322default:default8@Z8-3919
Å
synthesizing module '%s'638*oasys2
delay2default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2
delay2default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized02default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized02default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized12default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized22default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized22default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized32default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized32default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized42default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized42default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized52default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized52default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized62default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized62default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized72default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized72default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ë
synthesizing module '%s'638*oasys2)
delay__parameterized82default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized82default:default2
32default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
Ó
null assignment ignored3449*oasys2õ
Ñc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/global_pkg.vhd2default:default2
40632default:default8@Z8-3919
Ó
null assignment ignored3449*oasys2õ
Ñc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/global_pkg.vhd2default:default2
40802default:default8@Z8-3919
Ç
synthesizing module '%s'638*oasys2
filt_mem2default:default2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1592default:default8@Z8-638
Ü
synthesizing module '%s'638*oasys2
dpt_mem2default:default2ò
Åc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd2default:default2
1432default:default8@Z8-638
≥
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
block2default:default2ò
Åc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd2default:default2
2002default:default8@Z8-4472
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
dpt_mem2default:default2
42default:default2
12default:default2ò
Åc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/dpt_mem.vhd2default:default2
1432default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2
filt_mem2default:default2
52default:default2
12default:default2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1592default:default8@Z8-256
í
synthesizing module '%s'638*oasys2,
filt_mem__parameterized02default:default2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1592default:default8@Z8-638
Â
null assignment ignored3449*oasys2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1942default:default8@Z8-3919
Â
null assignment ignored3449*oasys2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1962default:default8@Z8-3919
Ñ
synthesizing module '%s'638*oasys2
sp_mem2default:default2ó
Äc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd2default:default2
1412default:default8@Z8-638
∏
&Detected and applied attribute %s = %s3620*oasys2
	rom_style2default:default2
distributed2default:default2ó
Äc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd2default:default2
2472default:default8@Z8-4472
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
sp_mem2default:default2
62default:default2
12default:default2ó
Äc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/sp_mem.vhd2default:default2
1412default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2,
filt_mem__parameterized02default:default2
62default:default2
12default:default2ì
}c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/mem.vhd2default:default2
1592default:default8@Z8-256
é
synthesizing module '%s'638*oasys2
cntrl_delay2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd2default:default2
1412default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2
cntrl_delay2default:default2
72default:default2
12default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/cntrl_delay.vhd2default:default2
1412default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
buff2default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/buff.vhd2default:default2
1472default:default8@Z8-638
Ç
null port '%s' ignored506*oasys2
	READ_ADDR2default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/buff.vhd2default:default2
1382default:default8@Z8-506
ë
synthesizing module '%s'638*oasys2)
delay__parameterized92default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized92default:default2
72default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
buff2default:default2
82default:default2
12default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/buff.vhd2default:default2
1472default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2%
addsub_mult_accum2default:default2¢
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd2default:default2
1572default:default8@Z8-638
í
synthesizing module '%s'638*oasys2*
delay__parameterized102default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized102default:default2
82default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
í
synthesizing module '%s'638*oasys2*
delay__parameterized112default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized112default:default2
82default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
í
synthesizing module '%s'638*oasys2*
delay__parameterized122default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized122default:default2
82default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
calc2default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd2default:default2
1612default:default8@Z8-638
µ
,binding component instance '%s' to cell '%s'113*oasys2
	i_dsp48e12default:default2
DSP48E12default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd2default:default2
3822default:default8@Z8-113
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
calc2default:default2
92default:default2
12default:default2î
~c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/calc.vhd2default:default2
1612default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2%
addsub_mult_accum2default:default2
102default:default2
12default:default2¢
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/addsub_mult_accum.vhd2default:default2
1572default:default8@Z8-256
í
synthesizing module '%s'638*oasys2*
delay__parameterized132default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized132default:default2
102default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
í
synthesizing module '%s'638*oasys2*
delay__parameterized142default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized142default:default2
102default:default2
12default:default2ï
c:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/delay.vhd2default:default2
1572default:default8@Z8-256
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
47422default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
47702default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
47762default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
47822default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
47962default:default8@Z8-3919
Ô
null assignment ignored3449*oasys2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
48002default:default8@Z8-3919
™
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2N
:g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]2default:default2
482default:default2
332default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
43212default:default8@Z8-3936
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2/
single_rate__parameterized02default:default2
112default:default2
12default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
2482default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys29
%fir_compiler_v7_1_viv__parameterized02default:default2
122default:default2
12default:default2¶
èc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1_viv.vhd2default:default2
2522default:default8@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys25
!fir_compiler_v7_1__parameterized02default:default2
132default:default2
12default:default2¢
ãc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/fir_compiler_v7_1.vhd2default:default2
2332default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2"
fir_compiler_02default:default2
142default:default2
12default:default2é
xc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd2default:default2
702default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 406.535 ; gain = 260.375
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
Ì
'tying undriven pin %s:%s to constant 0
3295*oasys2N
:\g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem 2default:default2
ADDRA[7]2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
36752default:default8@Z8-3295
\
-Analyzing %s Unisim elements for replacement
17*netlist2
12default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2ä
vc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc2default:default2
U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ä
vc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc2default:default2
U02default:defaultZ20-847
≥
Parsing XDC File [%s]
179*designutils2}
iC:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.runs/fir_compiler_0_synth_1/dont_touch.xdc2default:defaultZ20-179
º
Finished Parsing XDC File [%s]
178*designutils2}
iC:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.runs/fir_compiler_0_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 485.207 ; gain = 339.047
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 485.207 ; gain = 339.047
2default:default
å
%s*synth2}
iAttribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
2default:default
Ò
merging register '%s' into '%s'3619*oasys2>
*g_semi_parallel_and_smac.base_en_cntrl_reg2default:default28
$g_semi_parallel_and_smac.base_en_reg2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26072default:default8@Z8-4471
Û
merging register '%s' into '%s'3619*oasys2?
+g_semi_parallel_and_smac.base_max_cntrl_reg2default:default29
%g_semi_parallel_and_smac.base_max_reg2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26092default:default8@Z8-4471
Ô
merging register '%s' into '%s'3619*oasys27
#g_semi_parallel_and_smac.we_gen_reg2default:default2=
)g_semi_parallel_and_smac.we_gen_cntrl_reg2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26122default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys29
%g_semi_parallel_and_smac.we_flush_reg2default:default2=
)g_semi_parallel_and_smac.we_gen_cntrl_reg2default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
26432default:default8@Z8-4471
ñ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2<
(g_semi_parallel_and_smac.we_gen_algn_reg2default:default2
32default:default2
22default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
27892default:default8@Z8-3936
ò
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2>
*g_semi_parallel_and_smac.base_max_algn_reg2default:default2
32default:default2
22default:default2ú
Öc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_1/hdl/single_rate.vhd2default:default2
28002default:default8@Z8-3936
ù
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2C
/gen_bram.gen_write_first.gen_double_reg.ram_reg2default:defaultZ8-3971
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 549.438 ; gain = 403.277
2default:default
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2t
`\g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_reg.d_reg_reg[0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2z
f\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay/gen_reg.d_reg_reg[0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2z
f\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[1].i_delay/gen_reg.d_reg_reg[0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
¶
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2ä
v\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[3][0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ù
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Y
E\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
ˆ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2[
G\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_datax2_reg 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
˚
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_datax2_sub1_reg 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 568.805 ; gain = 422.645
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 580.832 ; gain = 434.672
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 598.945 ; gain = 452.785
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 599.867 ; gain = 453.707
2default:default
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
aempty_1_reg2default:default20
glb_srl_fifo__parameterized02default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
not_aempty_1_reg2default:default20
glb_srl_fifo__parameterized02default:defaultZ8-3332
¸
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
M\g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[9] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[7] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[6] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[1] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2k
W\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[0] 2default:default29
%fir_compiler_v7_1_viv__parameterized02default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[15] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[14] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[13] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[12] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[11] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[10] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[9] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[8] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[7] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[6] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[5] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[4] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[3] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[2] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[1] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doA_reg_reg[0] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[15] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[14] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[13] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[12] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[11] 2default:default2
dpt_mem2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2M
9\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[10] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[9] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[8] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[7] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[6] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[5] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[4] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[3] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[2] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[1] 2default:default2
dpt_mem2default:defaultZ8-3332
…
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2L
8\gen_bram.gen_write_first.gen_double_reg.doB_reg_reg[0] 2default:default2
dpt_mem2default:defaultZ8-3332
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[0]2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[1]2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[2]2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[4]2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[5]2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2ú
á\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr 2default:default2
CNTRL_IN[6]2default:defaultZ8-3295
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |     4|
2default:default
?
%s*synth20
|2     |DSP48E1_1  |     1|
2default:default
?
%s*synth20
|3     |LUT1       |     7|
2default:default
?
%s*synth20
|4     |LUT2       |    15|
2default:default
?
%s*synth20
|5     |LUT3       |    10|
2default:default
?
%s*synth20
|6     |LUT4       |     5|
2default:default
?
%s*synth20
|7     |LUT5       |     4|
2default:default
?
%s*synth20
|8     |LUT6       |    45|
2default:default
?
%s*synth20
|9     |MUXF7      |    17|
2default:default
?
%s*synth20
|10    |RAMB18E1_2 |     1|
2default:default
?
%s*synth20
|11    |SRL16E     |    26|
2default:default
?
%s*synth20
|12    |FDRE       |   150|
2default:default
?
%s*synth20
|13    |FDSE       |     5|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 6 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 611.266 ; gain = 465.105
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2ä
vc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc2default:default2
U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ä
vc:/Users/sebkarl/Desktop/HandyEQ-HW-develop/HandyEQ/HandyEQ-HW.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc2default:default2
U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1602default:default2
62default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:182default:default2
00:01:252default:default2
989.0232default:default2
799.4222default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
62default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 989.023 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri May 23 14:22:44 20142default:defaultZ17-206