// Seed: 1878372407
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4
);
  wire id_6;
  assign id_0 = 1;
  supply1 id_7 = 1;
  tri1 id_8 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri1 module_1,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_0,
      id_0
  );
endmodule
