-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.1 (Build Build 162 10/23/2013)
-- Created on Wed Jul 02 17:51:03 2025

FUNCTION mem_wb_pipeline_reg (clk, rst, reg_write_in, pc_in[31..0], mem_data_in[31..0], alu_result_in[31..0], dest_addr_in[4..0], wb_sel_in[1..0], busywait)
	RETURNS (reg_write_out, pc_out[31..0], mem_data_out[31..0], alu_result_out[31..0], dest_addr_out[4..0], wb_sel_out[1..0]);
