// Seed: 2524344381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
);
  supply0 id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
  assign id_3 = id_3;
  assign id_3 = 1;
endmodule
module module_2;
  id_1(
      .id_0(1), .id_1(1'b0), .id_2(id_2), .id_3(id_2), .id_4(id_2), .id_5(1), .id_6(1), .id_7()
  );
endmodule
