ISim log file
Running: C:\Users\Kevin\Documents\ise_project\revertablecounter\testofrevertableclock_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Kevin/Documents/ise_project/revertablecounter/testofrevertableclock_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/D0/, width 1 of formal port nCLR is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/D0/, width 1 of formal port nCLR is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 1605517870 ns : File "C:/Users/Kevin/Documents/ise_project/revertablecounter/testofrevertableclock.v" Line 61
