// Seed: 78129231
`default_nettype id_6 `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input reg id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output reg id_5,
    input logic id_6,
    output id_7
);
  always id_5 = @(1) id_1;
endmodule
