## SOT verification
- By change the following settings, SOT switching is achieved and identical to matlab simulation
  - ```verilog
    parameter real Hk    = 1.5;
    parameter real hext_x = -100e-3;
    ```
    
  - Virtuoso setups
  
    <img src="README.assets/image-20250904180004529.png" alt="image-20250904180004529" style="zoom:33%;" />
  
  - Comparison between matlab and verilog-a
  
    <img src="README.assets/image-20250904180050650.png" alt="image-20250904180050650" style="zoom:33%;" />
  
## STT verification

