#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 28 12:17:20 2015
# Process ID: 21371
# Log file: /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/top.vdi
# Journal file: /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/tile_rom_synth_1/tile_rom.dcp' for cell 'ft/t_rom'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/tilemap_rom_synth_1/tilemap_rom.dcp' for cell 'ft/tm_rom'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/palette_4byte_rom_synth_1/palette_4byte_rom.dcp' for cell 'ft/p4_rom'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_div'
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_div/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_div/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-21371-ahtanum.andrew.cmu.edu/dcp_5/clk_wiz_0.edf:265]
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_div/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_div/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_div/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.215 ; gain = 442.461 ; free physical = 1992 ; free virtual = 16004
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_div/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Downloads/Nexys4_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/tile_rom_synth_1/tile_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/tilemap_rom_synth_1/tilemap_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/palette_4byte_rom_synth_1/palette_4byte_rom.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1746.215 ; gain = 728.453 ; free physical = 1993 ; free virtual = 16004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1761.246 ; gain = 7.027 ; free physical = 1992 ; free virtual = 16003
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f664a5ad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1765.246 ; gain = 0.000 ; free physical = 1992 ; free virtual = 16003

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: f664a5ad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1765.246 ; gain = 0.000 ; free physical = 1992 ; free virtual = 16003

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 50 unconnected nets.
INFO: [Opt 31-11] Eliminated 6 unconnected cells.
Phase 3 Sweep | Checksum: 16615f06c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1765.246 ; gain = 0.000 ; free physical = 1992 ; free virtual = 16003

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.246 ; gain = 0.000 ; free physical = 1992 ; free virtual = 16003
Ending Logic Optimization Task | Checksum: 16615f06c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1765.246 ; gain = 0.000 ; free physical = 1992 ; free virtual = 16003
Implement Debug Cores | Checksum: 1b2c7a0ef
Logic Optimization | Checksum: 1b2c7a0ef

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 16615f06c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1829.254 ; gain = 64.008 ; free physical = 1988 ; free virtual = 15999
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1861.262 ; gain = 0.000 ; free physical = 1984 ; free virtual = 15996
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/top_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 118ddee49

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1861.270 ; gain = 0.000 ; free physical = 1964 ; free virtual = 15975

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.270 ; gain = 0.000 ; free physical = 1964 ; free virtual = 15975
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.270 ; gain = 0.000 ; free physical = 1964 ; free virtual = 15975

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 34ca688d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1861.270 ; gain = 0.000 ; free physical = 1964 ; free virtual = 15975
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 34ca688d

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1909.285 ; gain = 48.016 ; free physical = 1958 ; free virtual = 15969

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 34ca688d

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1909.285 ; gain = 48.016 ; free physical = 1958 ; free virtual = 15969

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 76737a92

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1909.285 ; gain = 48.016 ; free physical = 1958 ; free virtual = 15969
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12079d35b

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1909.285 ; gain = 48.016 ; free physical = 1958 ; free virtual = 15969

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 160036ca7

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1909.285 ; gain = 48.016 ; free physical = 1957 ; free virtual = 15968
Phase 2.2.1 Place Init Design | Checksum: 1aebcd939

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1928.277 ; gain = 67.008 ; free physical = 1957 ; free virtual = 15968
Phase 2.2 Build Placer Netlist Model | Checksum: 1aebcd939

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1928.277 ; gain = 67.008 ; free physical = 1957 ; free virtual = 15968

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1aebcd939

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1928.277 ; gain = 67.008 ; free physical = 1957 ; free virtual = 15968
Phase 2.3 Constrain Clocks/Macros | Checksum: 1aebcd939

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1928.277 ; gain = 67.008 ; free physical = 1957 ; free virtual = 15968
Phase 2 Placer Initialization | Checksum: 1aebcd939

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1928.277 ; gain = 67.008 ; free physical = 1957 ; free virtual = 15968

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1fb38d1f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1fb38d1f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1f3caa143

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 19ef6e01f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 19ef6e01f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1e3350246

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 20df91566

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1952 ; free virtual = 15963

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956
Phase 4.6 Small Shape Detail Placement | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956
Phase 4 Detail Placement | Checksum: 17a033642

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: f4dcb6ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: f4dcb6ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1946 ; free virtual = 15956

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.577. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
Phase 5.2.2 Post Placement Optimization | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
Phase 5.2 Post Commit Optimization | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
Phase 5.5 Placer Reporting | Checksum: 16247dbec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 155f8547a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 155f8547a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
Ending Placer Task | Checksum: 66895037

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.312 ; gain = 139.043 ; free physical = 1945 ; free virtual = 15956
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2000.312 ; gain = 0.000 ; free physical = 1944 ; free virtual = 15957
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2000.312 ; gain = 0.000 ; free physical = 1943 ; free virtual = 15954
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2000.312 ; gain = 0.000 ; free physical = 1943 ; free virtual = 15954
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2000.312 ; gain = 0.000 ; free physical = 1942 ; free virtual = 15953
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d4e30223

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.945 ; gain = 34.633 ; free physical = 1824 ; free virtual = 15836

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d4e30223

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.945 ; gain = 34.633 ; free physical = 1821 ; free virtual = 15833

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d4e30223

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.934 ; gain = 44.621 ; free physical = 1791 ; free virtual = 15803
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17bc8c505

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1770 ; free virtual = 15781
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.340 | TNS=-39.407| WHS=-0.158 | THS=-3.274 |

Phase 2 Router Initialization | Checksum: 2123cea25

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20227c8bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 163f0084b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15780
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.389 | TNS=-40.228| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1785ca7c3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15780

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 170b6b783

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15780
Phase 4.1.2 GlobIterForTiming | Checksum: 175edeeee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15780
Phase 4.1 Global Iteration 0 | Checksum: 175edeeee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15780

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 24cbbb31f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.367 | TNS=-40.574| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 86055c04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: f27bd705

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
Phase 4.2.2 GlobIterForTiming | Checksum: 1876b1b67

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
Phase 4.2 Global Iteration 1 | Checksum: 1876b1b67

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1a7ed85dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.367 | TNS=-40.429| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 150592967

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
Phase 4 Rip-up And Reroute | Checksum: 150592967

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16264ba28

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.367 | TNS=-40.393| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: bbd96552

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bbd96552

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
Phase 5 Delay and Skew Optimization | Checksum: bbd96552

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 12d218bf3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.367 | TNS=-40.252| WHS=0.159  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 12d218bf3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0534883 %
  Global Horizontal Routing Utilization  = 0.0311878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: d356be3b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d356be3b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14254629b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.367 | TNS=-40.252| WHS=0.159  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14254629b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2064.199 ; gain = 63.887 ; free physical = 1769 ; free virtual = 15781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2064.199 ; gain = 0.000 ; free physical = 1766 ; free virtual = 15780
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Oct 28 12:18:11 2015...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 28 12:18:20 2015
# Process ID: 22790
# Log file: /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/top.vdi
# Journal file: /afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_div/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-21371-ahtanum.andrew.cmu.edu/dcp_5/clk_wiz_0.edf:265]
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-22790-ahtanum.andrew.cmu.edu/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1737.680 ; gain = 444.461 ; free physical = 1964 ; free virtual = 15980
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-22790-ahtanum.andrew.cmu.edu/dcp/top_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-22790-ahtanum.andrew.cmu.edu/dcp/top.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/full_tilemap/synth/full_tile/full_tile.runs/impl_1/.Xil/Vivado-22790-ahtanum.andrew.cmu.edu/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1737.680 ; gain = 0.000 ; free physical = 1963 ; free virtual = 15980
Restored from archive | CPU: 0.020000 secs | Memory: 0.204178 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1737.680 ; gain = 0.000 ; free physical = 1963 ; free virtual = 15980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.680 ; gain = 721.930 ; free physical = 1964 ; free virtual = 15978
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2110.734 ; gain = 373.055 ; free physical = 1575 ; free virtual = 15596
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Oct 28 12:18:56 2015...
