/*==========================================================
 * Copyright 2020 QuickLogic Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *    http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *==========================================================*/

#ifndef __EOSS3_HAL_I2C_H_
#define __EOSS3_HAL_I2C_H_

#ifdef __cplusplus
extern "C" {
#endif

/*!	\file eoss3_hal_i2c.h
 *
 *  \brief This file contains API declaration for UART read/write
 *         implmented in fpga
 */
#include <stdint.h>
#include <stddef.h>
#include "test_types.h"
#include <eoss3_dev.h>
#include <eoss3_hal_def.h>

   
/* I2C internal states */
typedef enum
{
  I2C_RESET=0,
  I2C_READY,
  I2C_BUSY,
  I2C_TIMEOUT
}I2C_State;

/* I2C clock frequency */
typedef enum
{
  I2C_100KHZ = 1,
  I2C_200KHZ,
  I2C_300Khz,
  I2C_400KHZ,
  I2C_INVALID
}I2C_FREQ;
   
/* interrupt mode */
typedef enum
{
  I2C_DISABLE = 0,
  I2C_ENABLE
} I2C_IntMode;

#define  I2C_PRELO                                  0
#define  I2C_PREHI                                  1
#define  I2C_MCR                                    2
#define  I2C_TXRX_DR                                3
#define  I2C_CMD_SR                                 4
  
  
/* Clock prescale macros */
//Note: 12-14-2018. This is incorrect. Use the Table lookup computation 
//#define HAL_I2C_CLK_PRESCALE(SYS_FREQ, I2C_FREQ)    (I2C_FREQ?(SYS_FREQ/(I2C_FREQ*5))-1:0)
#define HAL_I2C_WRITE_PRESCALE(PRESCALE)            (I2C->I2C_PRELO = PRESCALE&0xFF); (I2C->I2C_PREHI = (PRESCALE >> 8)&0xFF)

/* Control register macros */

#define I2C_CR_EN_BIT                               7
#define I2C_CR_IEN_BIT                              6

#define HAL_I2C_ENABLE()                            (I2C->I2C_MCR |= 1<<I2C_CR_EN_BIT)
#define HAL_I2C_DISABLE()                           (I2C->I2C_MCR &= ~(1<<I2C_CR_EN_BIT))

#define HAL_I2C_INT_ENABLE()                        (I2C->I2C_MCR |= 1<<I2C_CR_IEN_BIT)
#define HAL_I2C_INT_DISABLE()                       (I2C->I2C_MCR &= ~(1<<I2C_CR_IEN_BIT))

/* Data register macros */
#define HAL_I2C_WRITE_REQ(DEV_ADR)                  (I2C->I2C_TXRX_DR = (UINT8_t)((DEV_ADR<<1) & (~1)))
#define HAL_I2C_READ_REQ(DEV_ADR)                   (I2C->I2C_TXRX_DR = (UINT8_t)((DEV_ADR<<1) | 1))  

/* Command register macros */

#define CMD_START_BIT                               0x80
#define CMD_STOP_BIT                                0x40
#define CMD_READ_SLAVE_BIT                          0x20
#define CMD_WRITE_SLAVE_BIT                         0x10
#define CMD_NACK_BIT                                 0x08
#define CMD_IACK_BIT                                0x01
  
#define HAL_I2C_SET_CMD(CMD_VAL)                    (I2C->I2C_CMD_SR = (UINT8_t)CMD_VAL)

/* Status register macros */

#define SR_RXACK_BIT                                7
#define SR_BUSY_BIT                                 6
#define SR_AL_BIT                                   5
#define SR_TIP_BIT                                  1
#define SR_IF_BIT                                   0
  
#define HAL_I2C_IS_RXACK_SET()                      (I2C->I2C_CMD_SR & (1<<SR_RXACK_BIT))
#define HAL_I2C_IS_BUSY_SET()                       (I2C->I2C_CMD_SR & (1<<SR_BUSY_BIT))
#define HAL_I2C_IS_AL_SET()                         (I2C->I2C_CMD_SR & (1<<SR_AL_BIT))
#define HAL_I2C_IS_TIP_SET()                        (I2C->I2C_CMD_SR & (1<<SR_TIP_BIT))
#define HAL_I2C_IS_IF_SET()                         (I2C->I2C_CMD_SR & (1<<SR_IF_BIT))


/*! \struct FIFO_IntConfig eoss3_hal_i2c.h "inc/eoss3_hal_i2c.h"
 * 	\brief I2C clock and interrupt configuration structure.
 */
typedef struct
{
	I2C_FREQ     eI2CFreq;                       /*!< I2C Frequency */
	I2C_IntMode  eI2CInt;                        /*!< Interrupt enable */
	UINT8_t	     ucI2Cn;
}I2C_Config;

/*! \fn HAL_StatusTypeDef HAL_I2C0_Select(void)
 *  \brief Select I2C0 device to use for all I2C init/read/write operation.
 *
 *  \return HAL_StatusTypeDef      status of device.
 */
HAL_StatusTypeDef HAL_I2C0_Select(void);

/*! \fn HAL_StatusTypeDef HAL_I2C1_Select(void)
 *  \brief Select I2C1 device to use for all I2C init/read/write operation.
 *
 *  \return HAL_StatusTypeDef      status of device.
 */
HAL_StatusTypeDef HAL_I2C1_Select(void);

/*! \fn HAL_StatusTypeDef HAL_I2C_Init(I2C_Config xI2CConfig)
 *  \brief Select I2C1 device to use for all I2C init/read/write operation.
 *
 *  \param xI2CConfig           I2C configuration structure
 *  \return HAL_StatusTypeDef   status of device Init operation.
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_Config xI2CConfig);

/*! \fn HAL_StatusTypeDef HAL_I2C_SetClockFreq(UINT32_t uiClkFreq)
 *  \brief Set clock frequency for I2C device. It may not be exact frequency when set.
 *
 *  \param uiClkFreq            I2C clock frequency to set.
 *  \return HAL_StatusTypeDef   status of frequency set operation.
 */
HAL_StatusTypeDef HAL_I2C_SetClockFreq(UINT32_t uiClkFreq);

/*! \fn HAL_StatusTypeDef HAL_I2C_Write(UINT8_t ucDevAddress, UINT8_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength)
 *  \brief Write data to I2C device.
 *
 *  \param ucDevAddress         I2C device address.
 *  \param ucAddress            offset address in device to write.
 *  \param pucDataBuf           pointer to data array to write.
 *  \param uiLength             Length of data to write (in bytes)
 *  \return HAL_StatusTypeDef   status of I2C write operation.
 */
HAL_StatusTypeDef HAL_I2C_Write(UINT8_t ucDevAddress, UINT8_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);

/*! \fn HAL_StatusTypeDef HAL_I2C_Read(UINT8_t ucDevAddress, UINT8_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength)
 *  \brief Read data from I2C device.
 *
 *  \param ucDevAddress         I2C device address.
 *  \param ucAddress            offset address in device to read.
 *  \param pucDataBuf           pointer to data array to read.
 *  \param uiLength             Length of data to read (in bytes)
 *  \return HAL_StatusTypeDef   status of I2C read operation.
 */
HAL_StatusTypeDef HAL_I2C_Read(UINT8_t ucDevAddress, UINT8_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);

HAL_StatusTypeDef HAL_I2C_Read16(UINT8_t ucDevAddress, UINT16_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);
HAL_StatusTypeDef HAL_I2C_Write16(UINT8_t ucDevAddress, UINT16_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);

/** Read data from I2C device using Restart
 *  @param[in] ucDevAddress I2C device 7-bit address
 *  @param[in] ucAddress    register index to read data from
 *  @param[out] pucDataBuf  address of the buffer to store register data
 *  @param[in] uiLength     read `uiLength` bytes of data
 */
HAL_StatusTypeDef HAL_I2C_Read_UsingRestart(UINT8_t ucDevAddress, UINT8_t ucAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);

HAL_StatusTypeDef HAL_I2C_WriteRawData(UINT8_t ucDevAddress, UINT8_t *pucDataBuf, UINT32_t uiLength, int stop);
HAL_StatusTypeDef HAL_I2C_ReadRawData(UINT8_t ucDevAddress, UINT8_t *pucDataBuf, UINT32_t uiLength);

#ifdef __cplusplus
}
#endif

#endif /* !__EOSS3_HAL_I2C_H_ */
