  // Internal state variable
  reg state;

  // Define states
  parameter WALK_LEFT = 0;
  parameter WALK_RIGHT = 1;

  // State register
  always @(posedge clk or posedge areset) begin
    if (areset) begin
      state <= WALK_LEFT;
    end else begin
      case (state)
        WALK_LEFT: begin
          if (bump_left) begin
            state <= WALK_RIGHT;
          end else if (bump_right) begin
            state <= WALK_RIGHT;
          end
        end
        WALK_RIGHT: begin
          if (bump_left) begin
            state <= WALK_LEFT;
          end else if (bump_right) begin
            state <= WALK_LEFT;
          end
        end
        default: begin
          state <= WALK_LEFT; // Default to WALK_LEFT in case of unexpected state
        end
      endcase
    end
  end

  // Output logic based on the current state (Moore machine)
  assign walk_left = (state == WALK_LEFT);
  assign walk_right = (state == WALK_RIGHT);