Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  1 14:45:27 2022
| Host         : HDL running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 16         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch CONTROL_exa/ALU_op_reg_reg[0] cannot be properly analyzed as its control pin CONTROL_exa/ALU_op_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch CONTROL_exa/ALU_op_reg_reg[1] cannot be properly analyzed as its control pin CONTROL_exa/ALU_op_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch CONTROL_exa/ALU_op_reg_reg[2] cannot be properly analyzed as its control pin CONTROL_exa/ALU_op_reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch CONTROL_exa/B_sel_reg_reg[0] cannot be properly analyzed as its control pin CONTROL_exa/B_sel_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch CONTROL_exa/B_sel_reg_reg[1] cannot be properly analyzed as its control pin CONTROL_exa/B_sel_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch CONTROL_exa/Branch_reg_reg cannot be properly analyzed as its control pin CONTROL_exa/Branch_reg_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch CONTROL_exa/WE_reg_reg cannot be properly analyzed as its control pin CONTROL_exa/WE_reg_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch CONTROL_exa/imm_sel_reg_reg[0] cannot be properly analyzed as its control pin CONTROL_exa/imm_sel_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch CONTROL_exa/imm_sel_reg_reg[1] cannot be properly analyzed as its control pin CONTROL_exa/imm_sel_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch CONTROL_exa/op_B_sel_reg_reg cannot be properly analyzed as its control pin CONTROL_exa/op_B_sel_reg_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch CONTROL_exa/pc_sel_reg_reg[0] cannot be properly analyzed as its control pin CONTROL_exa/pc_sel_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch CONTROL_exa/pc_sel_reg_reg[1] cannot be properly analyzed as its control pin CONTROL_exa/pc_sel_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch CONTROL_exa/reg_WE_reg_reg cannot be properly analyzed as its control pin CONTROL_exa/reg_WE_reg_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch CONTROL_exa/wD_sel_reg_reg[0] cannot be properly analyzed as its control pin CONTROL_exa/wD_sel_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch CONTROL_exa/wD_sel_reg_reg[1] cannot be properly analyzed as its control pin CONTROL_exa/wD_sel_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch CONTROL_exa/wb_sel_reg_reg cannot be properly analyzed as its control pin CONTROL_exa/wb_sel_reg_reg/G is not reached by a timing clock
Related violations: <none>


