// Seed: 1448750771
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply0 id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6
);
  tri0 id_8 = id_8 ? -1 : id_0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input supply1 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8
);
  wire [-1 : 1] id_10, id_11;
  xor primCall (id_4, id_11, id_7, id_8, id_6, id_12, id_10, id_0, id_1);
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_3,
      id_4,
      id_1,
      id_6,
      id_4
  );
endmodule
