Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  8 11:41:50 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file security_clock_system_timing_summary_routed.rpt -pb security_clock_system_timing_summary_routed.pb -rpx security_clock_system_timing_summary_routed.rpx -warn_on_violation
| Design       : security_clock_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    30          
TIMING-18  Warning           Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (13)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk_div/clock_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mux_clk/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.561        0.000                      0                  166        0.248        0.000                      0                  166        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.561        0.000                      0                  166        0.248        0.000                      0                  166        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.265ns (51.360%)  route 2.145ns (48.640%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    clk_div/counter0_carry__3_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    clk_div/counter0_carry__4_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  clk_div/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.808     9.264    clk_div/data0[25]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.299     9.563 r  clk_div/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.563    clk_div/counter_0[25]
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.031    15.124    clk_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.267ns (52.014%)  route 2.091ns (47.986%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    clk_div/counter0_carry__3_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.454 r  clk_div/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.755     9.209    clk_div/data0[22]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.303     9.512 r  clk_div/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.512    clk_div/counter_0[22]
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.031    15.124    clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 2.151ns (49.395%)  route 2.204ns (50.605%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    clk_div/counter0_carry__3_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.342 r  clk_div/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.867     9.209    clk_div/data0[21]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.299     9.508 r  clk_div/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.508    clk_div/counter_0[21]
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.029    15.122    clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.039ns (46.888%)  route 2.310ns (53.112%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.226 r  clk_div/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.973     9.199    clk_div/data0[14]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.303     9.502 r  clk_div/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.502    clk_div/counter_0[14]
    SLICE_X58Y34         FDCE                                         r  clk_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.512    14.853    clk_div/clock_out_reg_0
    SLICE_X58Y34         FDCE                                         r  clk_div/counter_reg[14]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDCE (Setup_fdce_C_D)        0.031    15.123    clk_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 2.131ns (49.028%)  route 2.215ns (50.972%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.319 r  clk_div/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.879     9.198    clk_div/data0[20]
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.302     9.500 r  clk_div/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.500    clk_div/counter_0[20]
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[20]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.075    15.193    clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.277ns (53.254%)  route 1.999ns (46.746%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    clk_div/counter0_carry__3_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.433 r  clk_div/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.662     9.095    clk_div/data0[24]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.334     9.429 r  clk_div/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.429    clk_div/counter_0[24]
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.075    15.168    clk_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 2.037ns (48.116%)  route 2.196ns (51.884%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.228 r  clk_div/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.860     9.088    clk_div/data0[17]
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.299     9.387 r  clk_div/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.387    clk_div/counter_0[17]
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[17]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.031    15.149    clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.923ns (46.599%)  route 2.204ns (53.401%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.114 r  clk_div/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.867     8.981    clk_div/data0[13]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.299     9.280 r  clk_div/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.280    clk_div/counter_0[13]
    SLICE_X58Y34         FDCE                                         r  clk_div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.512    14.853    clk_div/clock_out_reg_0
    SLICE_X58Y34         FDCE                                         r  clk_div/counter_reg[13]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDCE (Setup_fdce_C_D)        0.029    15.121    clk_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.811ns (43.949%)  route 2.310ns (56.051%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 r  clk_div/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.973     8.971    clk_div/data0[6]
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.303     9.274 r  clk_div/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.274    clk_div/counter_0[6]
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.510    14.851    clk_div/clock_out_reg_0
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[6]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_D)        0.031    15.121    clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 2.377ns (57.438%)  route 1.761ns (42.562%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clk_div/clock_out_reg_0
    SLICE_X58Y35         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          1.337     6.909    clk_div/counter[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.664 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.664    clk_div/counter0_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.778    clk_div/counter0_carry__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.892    clk_div/counter0_carry__1_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.006    clk_div/counter0_carry__2_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.120    clk_div/counter0_carry__3_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.234    clk_div/counter0_carry__4_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.568 r  clk_div/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.425     8.993    clk_div/data0[26]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.299     9.292 r  clk_div/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.292    clk_div/counter_0[26]
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    clk_div/clock_out_reg_0
    SLICE_X58Y36         FDCE                                         r  clk_div/counter_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.075    15.168    clk_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mux_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    mux_clk/counter_reg[15]_0
    SLICE_X61Y42         FDCE                                         r  mux_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mux_clk/counter_reg[0]/Q
                         net (fo=18, routed)          0.196     1.814    mux_clk/counter_reg_n_0_[0]
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  mux_clk/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    mux_clk/counter[14]
    SLICE_X60Y42         FDCE                                         r  mux_clk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.990    mux_clk/counter_reg[15]_0
    SLICE_X60Y42         FDCE                                         r  mux_clk/counter_reg[14]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y42         FDCE (Hold_fdce_C_D)         0.121     1.610    mux_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 alarm_minutes_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_minutes_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.153%)  route 0.171ns (47.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  alarm_minutes_reg[4]/Q
                         net (fo=6, routed)           0.171     1.789    alarm_minutes_reg_n_0_[4]
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  alarm_minutes[5]_i_2/O
                         net (fo=1, routed)           0.000     1.834    alarm_minutes[5]
    SLICE_X62Y40         FDCE                                         r  alarm_minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  alarm_minutes_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.092     1.585    alarm_minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mux_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.503%)  route 0.197ns (51.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    mux_clk/counter_reg[15]_0
    SLICE_X61Y42         FDCE                                         r  mux_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mux_clk/counter_reg[0]/Q
                         net (fo=18, routed)          0.197     1.815    mux_clk/counter_reg_n_0_[0]
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  mux_clk/counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.860    mux_clk/counter[13]
    SLICE_X60Y42         FDCE                                         r  mux_clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.990    mux_clk/counter_reg[15]_0
    SLICE_X60Y42         FDCE                                         r  mux_clk/counter_reg[13]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y42         FDCE (Hold_fdce_C_D)         0.120     1.609    mux_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_minutes_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_minutes_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  alarm_minutes_reg[4]/Q
                         net (fo=6, routed)           0.172     1.790    alarm_minutes_reg_n_0_[4]
    SLICE_X62Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  alarm_minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    alarm_minutes[3]
    SLICE_X62Y40         FDCE                                         r  alarm_minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  alarm_minutes_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.091     1.584    alarm_minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_minutes_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_minutes_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  alarm_minutes_reg[1]/Q
                         net (fo=7, routed)           0.157     1.775    alarm_minutes_reg_n_0_[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  alarm_minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    alarm_minutes[2]
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.092     1.569    alarm_minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 alarm_hours_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_hours_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y42         FDPE                                         r  alarm_hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  alarm_hours_reg[0]/Q
                         net (fo=6, routed)           0.182     1.801    alarm_hours_reg_n_0_[0]
    SLICE_X63Y42         LUT5 (Prop_lut5_I2_O)        0.043     1.844 r  alarm_hours[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    alarm_hours[3]_i_1_n_0
    SLICE_X63Y42         FDCE                                         r  alarm_hours_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X63Y42         FDCE                                         r  alarm_hours_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDCE (Hold_fdce_C_D)         0.107     1.584    alarm_hours_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 alarm_minutes_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_minutes_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.723%)  route 0.167ns (47.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X62Y41         FDPE                                         r  alarm_minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  alarm_minutes_reg[0]/Q
                         net (fo=8, routed)           0.167     1.785    alarm_minutes_reg_n_0_[0]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  alarm_minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    alarm_minutes[4]
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  alarm_minutes_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.091     1.568    alarm_minutes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_triggered_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.174     1.813    ir_detected_reg_n_0
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.858 r  security_triggered_i_1/O
                         net (fo=1, routed)           0.000     1.858    security_triggered_i_1_n_0
    SLICE_X60Y38         FDCE                                         r  security_triggered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  security_triggered_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.121     1.596    security_triggered_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ir_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.174     1.813    ir_detected_reg_n_0
    SLICE_X60Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.858 r  ir_detected_i_1/O
                         net (fo=1, routed)           0.000     1.858    ir_detected_i_1_n_0
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y38         FDCE (Hold_fdce_C_D)         0.120     1.595    ir_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mux_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.400%)  route 0.169ns (47.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    mux_clk/counter_reg[15]_0
    SLICE_X61Y42         FDCE                                         r  mux_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mux_clk/counter_reg[0]/Q
                         net (fo=18, routed)          0.169     1.786    mux_clk/counter_reg_n_0_[0]
    SLICE_X61Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  mux_clk/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    mux_clk/counter[15]
    SLICE_X61Y42         FDCE                                         r  mux_clk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     1.990    mux_clk/counter_reg[15]_0
    SLICE_X61Y42         FDCE                                         r  mux_clk/counter_reg[15]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDCE (Hold_fdce_C_D)         0.091     1.567    mux_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   alarm_hours_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   alarm_hours_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   alarm_hours_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   alarm_hours_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   alarm_hours_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   alarm_minutes_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   alarm_minutes_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   alarm_minutes_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   alarm_minutes_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   alarm_hours_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 1.575ns (21.942%)  route 5.602ns (78.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           1.200     7.177    display/seg[6]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  display/seg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 1.575ns (22.571%)  route 5.402ns (77.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           1.000     6.977    display/seg[6]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display/seg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 1.575ns (22.571%)  route 5.402ns (77.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           1.000     6.977    display/seg[6]_i_1_n_0
    SLICE_X63Y39         FDRE                                         r  display/seg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 1.575ns (22.977%)  route 5.279ns (77.023%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.877     6.854    display/seg[6]_i_1_n_0
    SLICE_X65Y38         FDRE                                         r  display/seg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 3.987ns (60.002%)  route 2.658ns (39.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  display/seg_reg[6]/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/seg_reg[6]/Q
                         net (fo=1, routed)           2.658     3.114    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.646 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.646    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 1.575ns (24.061%)  route 4.970ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.568     6.545    display/seg[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  display/seg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 1.575ns (24.061%)  route 4.970ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.568     6.545    display/seg[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  display/seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 1.575ns (24.061%)  route 4.970ns (75.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=151, routed)         4.402     5.853    display/AS[0]
    SLICE_X63Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.568     6.545    display/seg[6]_i_1_n_0
    SLICE_X62Y38         FDRE                                         r  display/seg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.469ns  (logic 3.976ns (61.465%)  route 2.493ns (38.535%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE                         0.000     0.000 r  display/seg_reg[4]/C
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/seg_reg[4]/Q
                         net (fo=1, routed)           2.493     2.949    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.469 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.469    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 3.960ns (62.695%)  route 2.357ns (37.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE                         0.000     0.000 r  display/seg_reg[5]/C
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/seg_reg[5]/Q
                         net (fo=1, routed)           2.357     2.813    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.317 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.317    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_keeper/seconds_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[1]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_keeper/seconds_reg[1]/Q
                         net (fo=6, routed)           0.105     0.233    time_keeper/seconds[1]
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.099     0.332 r  time_keeper/seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    time_keeper/seconds_1[2]
    SLICE_X58Y38         FDCE                                         r  time_keeper/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[2]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[2]/Q
                         net (fo=5, routed)           0.154     0.295    time_keeper/seconds[2]
    SLICE_X58Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.340 r  time_keeper/seconds[5]_i_1/O
                         net (fo=1, routed)           0.000     0.340    time_keeper/seconds_1[5]
    SLICE_X58Y37         FDCE                                         r  time_keeper/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_keeper/minutes_reg[1]/Q
                         net (fo=22, routed)          0.115     0.243    time_keeper/minutes[1]
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.099     0.342 r  time_keeper/minutes[5]_i_2/O
                         net (fo=1, routed)           0.000     0.342    time_keeper/minutes_2[5]
    SLICE_X61Y38         FDCE                                         r  time_keeper/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.511%)  route 0.161ns (43.489%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[4]/C
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  time_keeper/minutes_reg[4]/Q
                         net (fo=23, routed)          0.161     0.325    time_keeper/minutes[4]
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  time_keeper/minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    time_keeper/minutes_2[2]
    SLICE_X61Y38         FDCE                                         r  time_keeper/minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.374%)  route 0.162ns (43.626%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[4]/C
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  time_keeper/minutes_reg[4]/Q
                         net (fo=23, routed)          0.162     0.326    time_keeper/minutes[4]
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  time_keeper/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    time_keeper/minutes_2[4]
    SLICE_X60Y36         FDCE                                         r  time_keeper/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.071%)  route 0.164ns (43.929%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[4]/C
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  time_keeper/minutes_reg[4]/Q
                         net (fo=23, routed)          0.164     0.328    time_keeper/minutes[4]
    SLICE_X60Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.373 r  time_keeper/minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    time_keeper/minutes_2[3]
    SLICE_X60Y36         FDCE                                         r  time_keeper/minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[0]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    time_keeper/seconds[0]
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.042     0.380 r  time_keeper/seconds[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    time_keeper/seconds_1[1]
    SLICE_X58Y38         FDCE                                         r  time_keeper/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.713%)  route 0.196ns (51.287%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[0]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[0]/Q
                         net (fo=7, routed)           0.196     0.337    time_keeper/seconds[0]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.382 r  time_keeper/seconds[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    time_keeper/seconds_1[3]
    SLICE_X58Y37         FDCE                                         r  time_keeper/seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.586%)  route 0.197ns (51.414%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[0]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    time_keeper/seconds[0]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.383 r  time_keeper/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000     0.383    time_keeper/seconds_1[4]
    SLICE_X58Y37         FDCE                                         r  time_keeper/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[0]/C
    SLICE_X58Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_keeper/seconds_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    time_keeper/seconds[0]
    SLICE_X58Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  time_keeper/seconds[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    time_keeper/seconds_1[0]
    SLICE_X58Y38         FDCE                                         r  time_keeper/seconds_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.041ns  (logic 4.043ns (40.263%)  route 5.998ns (59.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.634     5.155    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  status_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.518     5.673 r  status_led_reg[2]/Q
                         net (fo=1, routed)           5.998    11.671    status_led_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    15.196 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.196    status_led[2]
    B15                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 4.030ns (42.262%)  route 5.505ns (57.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.632     5.153    clock_IBUF_BUFG
    SLICE_X60Y35         FDCE                                         r  status_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  status_led_reg[1]/Q
                         net (fo=1, routed)           5.505    11.177    status_led_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.688 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.688    status_led[1]
    A16                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.032ns (47.322%)  route 4.489ns (52.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.151    clock_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  led_reg[5]/Q
                         net (fo=1, routed)           4.489    10.158    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.673 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.673    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 3.962ns (47.631%)  route 4.356ns (52.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.626     5.147    clock_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  led_reg[6]/Q
                         net (fo=1, routed)           4.356     9.960    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.466 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.466    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 3.957ns (48.259%)  route 4.242ns (51.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.626     5.147    clock_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  led_reg[7]/Q
                         net (fo=1, routed)           4.242     9.845    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.346 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.346    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 3.976ns (49.862%)  route 3.998ns (50.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.638     5.159    clock_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  status_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  status_led_reg[0]/Q
                         net (fo=1, routed)           3.998     9.613    status_led_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.133 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.133    status_led[0]
    A14                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 3.960ns (50.699%)  route 3.851ns (49.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.626     5.147    clock_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  led_reg[8]/Q
                         net (fo=1, routed)           3.851     9.454    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.958 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.958    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.008ns (52.286%)  route 3.657ns (47.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.633     5.154    clock_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  led_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.518     5.672 r  led_ext_reg[3]/Q
                         net (fo=1, routed)           3.657     9.330    led_ext_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490    12.820 r  led_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.820    led_ext[3]
    G2                                                                r  led_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 3.964ns (53.077%)  route 3.504ns (46.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.633     5.154    clock_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  led_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  led_ext_reg[2]/Q
                         net (fo=1, routed)           3.504     9.115    led_ext_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    12.623 r  led_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.623    led_ext[2]
    J2                                                                r  led_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.435ns  (logic 4.034ns (54.258%)  route 3.401ns (45.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.634     5.155    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 r  led_ext_reg[1]/Q
                         net (fo=1, routed)           3.401     9.074    led_ext_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.590 r  led_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.590    led_ext[1]
    L2                                                                r  led_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.350ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  led_reg[9]/Q
                         net (fo=1, routed)           0.337     1.953    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.162 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.162    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.407ns (81.017%)  route 0.330ns (18.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  led_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.330     1.933    led_reg[15]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         1.279     3.212 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.212    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.346ns (76.305%)  route 0.418ns (23.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  led_reg[15]_lopt_replica_2/Q
                         net (fo=1, routed)           0.418     2.034    led_reg[15]_lopt_replica_2_1
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.239 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.239    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.380ns (67.360%)  route 0.669ns (32.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.476    clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  led_reg[14]/Q
                         net (fo=1, routed)           0.669     2.309    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.525 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.525    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.363ns (61.880%)  route 0.840ns (38.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  led_reg[15]/Q
                         net (fo=1, routed)           0.840     2.456    led_OBUF[10]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.678 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.678    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.389ns (61.226%)  route 0.880ns (38.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  led_reg[15]_lopt_replica_4/Q
                         net (fo=1, routed)           0.880     2.483    led_reg[15]_lopt_replica_4_1
    N3                   OBUF (Prop_obuf_I_O)         1.261     3.745 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.745    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.370ns (60.098%)  route 0.910ns (39.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  led_ext_reg[0]/Q
                         net (fo=1, routed)           0.910     2.549    led_ext_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.755 r  led_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.755    led_ext[0]
    J1                                                                r  led_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.374ns (60.165%)  route 0.910ns (39.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X64Y40         FDPE                                         r  buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  buzzer_reg/Q
                         net (fo=1, routed)           0.910     2.551    buzzer_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.761 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     3.761    buzzer
    H2                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.360ns (59.465%)  route 0.927ns (40.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  led_reg[15]_lopt_replica_3/Q
                         net (fo=1, routed)           0.927     2.543    led_reg[15]_lopt_replica_3_1
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.762 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.762    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.381ns (55.803%)  route 1.094ns (44.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.475    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  led_ext_reg[1]/Q
                         net (fo=1, routed)           1.094     2.733    led_ext_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.950 r  led_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.950    led_ext[1]
    L2                                                                r  led_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.160ns  (logic 1.602ns (19.630%)  route 6.558ns (80.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.608     7.057    code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.209 r  led[15]_i_2/O
                         net (fo=5, routed)           0.950     8.160    led[15]_i_2_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_3/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.160ns  (logic 1.602ns (19.630%)  route 6.558ns (80.370%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.608     7.057    code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.209 r  led[15]_i_2/O
                         net (fo=5, routed)           0.950     8.160    led[15]_i_2_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_4/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.574ns (19.426%)  route 6.528ns (80.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.608     7.057    code_sw_IBUF[0]
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.124     7.181 r  led[7]_i_1/O
                         net (fo=1, routed)           0.920     8.101    led[7]_i_1_n_0
    SLICE_X59Y31         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508     4.849    clock_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.970ns  (logic 1.602ns (20.096%)  route 6.369ns (79.904%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.608     7.057    code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.209 r  led[15]_i_2/O
                         net (fo=5, routed)           0.761     7.970    led[15]_i_2_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica_2/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.602ns (20.585%)  route 6.179ns (79.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.608     7.057    code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.152     7.209 r  led[15]_i_2/O
                         net (fo=5, routed)           0.572     7.781    led[15]_i_2_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            security_triggered_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.931ns (24.848%)  route 5.840ns (75.152%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.227     6.676    time_keeper/code_sw_IBUF[0]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.154     6.830 f  time_keeper/led_ext[0]_i_2/O
                         net (fo=3, routed)           0.613     7.443    time_keeper_n_4
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.327     7.770 r  security_triggered_i_1/O
                         net (fo=1, routed)           0.000     7.770    security_triggered_i_1_n_0
    SLICE_X60Y38         FDCE                                         r  security_triggered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  security_triggered_reg/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.697ns  (logic 1.931ns (25.084%)  route 5.766ns (74.916%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.227     6.676    time_keeper/code_sw_IBUF[0]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.154     6.830 f  time_keeper/led_ext[0]_i_2/O
                         net (fo=3, routed)           0.540     7.370    time_keeper/code_sw[3]
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.327     7.697 r  time_keeper/led_ext[0]_i_1/O
                         net (fo=1, routed)           0.000     7.697    time_keeper_n_3
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[0]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.602ns  (logic 1.931ns (25.398%)  route 5.671ns (74.602%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.227     6.676    time_keeper/code_sw_IBUF[0]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.154     6.830 f  time_keeper/led_ext[0]_i_2/O
                         net (fo=3, routed)           0.445     7.275    time_keeper_n_4
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.327     7.602 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     7.602    led[14]_i_1_n_0
    SLICE_X64Y38         FDCE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.516     4.857    clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  led_reg[14]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            ir_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 1.698ns (22.890%)  route 5.719ns (77.110%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.227     6.676    time_keeper/code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.800 r  time_keeper/led_ext[3]_i_3/O
                         net (fo=4, routed)           0.492     7.293    time_keeper_n_5
    SLICE_X60Y38         LUT5 (Prop_lut5_I2_O)        0.124     7.417 r  ir_detected_i_1/O
                         net (fo=1, routed)           0.000     7.417    ir_detected_i_1_n_0
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  ir_detected_reg/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_ext_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.698ns (22.987%)  route 5.688ns (77.013%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=34, routed)          5.227     6.676    time_keeper/code_sw_IBUF[0]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.800 r  time_keeper/led_ext[3]_i_3/O
                         net (fo=4, routed)           0.461     7.262    time_keeper/mode_switch
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  time_keeper/led_ext[1]_i_1/O
                         net (fo=1, routed)           0.000     7.386    time_keeper_n_2
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.856    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_keeper/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ext_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.743%)  route 0.330ns (59.257%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  time_keeper/minutes_reg[1]/Q
                         net (fo=22, routed)          0.330     0.458    time_keeper/minutes[1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.099     0.557 r  time_keeper/led_ext[1]_i_1/O
                         net (fo=1, routed)           0.000     0.557    time_keeper_n_2
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[1]/C

Slack:                    inf
  Source:                 time_keeper/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ext_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.227ns (40.642%)  route 0.332ns (59.358%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  time_keeper/minutes_reg[1]/Q
                         net (fo=22, routed)          0.332     0.460    time_keeper/minutes[1]
    SLICE_X61Y37         LUT6 (Prop_lut6_I2_O)        0.099     0.559 r  time_keeper/led_ext[2]_i_1/O
                         net (fo=1, routed)           0.000     0.559    time_keeper_n_1
    SLICE_X61Y37         FDCE                                         r  led_ext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     1.987    clock_IBUF_BUFG
    SLICE_X61Y37         FDCE                                         r  led_ext_reg[2]/C

Slack:                    inf
  Source:                 time_keeper/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.227ns (40.598%)  route 0.332ns (59.402%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[1]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_keeper/minutes_reg[1]/Q
                         net (fo=22, routed)          0.332     0.460    time_keeper/minutes[1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.099     0.559 r  time_keeper/led_ext[0]_i_1/O
                         net (fo=1, routed)           0.000     0.559    time_keeper_n_3
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  led_ext_reg[0]/C

Slack:                    inf
  Source:                 time_keeper/minutes_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.566%)  route 0.443ns (70.434%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[2]/C
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/minutes_reg[2]/Q
                         net (fo=24, routed)          0.443     0.584    time_keeper/minutes[2]
    SLICE_X64Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.629 r  time_keeper/led_ext[3]_i_2/O
                         net (fo=1, routed)           0.000     0.629    time_keeper_n_0
    SLICE_X64Y36         FDCE                                         r  led_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     1.988    clock_IBUF_BUFG
    SLICE_X64Y36         FDCE                                         r  led_ext_reg[3]/C

Slack:                    inf
  Source:                 time_keeper/hours_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buzzer_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.276ns (39.938%)  route 0.415ns (60.062%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE                         0.000     0.000 r  time_keeper/hours_reg[3]/C
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/hours_reg[3]/Q
                         net (fo=17, routed)          0.234     0.375    time_keeper/hours[3]
    SLICE_X63Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.420 f  time_keeper/buzzer_i_5/O
                         net (fo=1, routed)           0.051     0.472    time_keeper/buzzer_i_5_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.517 r  time_keeper/buzzer_i_2/O
                         net (fo=1, routed)           0.130     0.646    time_keeper/buzzer_i_2_n_0
    SLICE_X64Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.691 r  time_keeper/buzzer_i_1/O
                         net (fo=1, routed)           0.000     0.691    time_keeper_n_6
    SLICE_X64Y40         FDPE                                         r  buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X64Y40         FDPE                                         r  buzzer_reg/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.268ns (37.878%)  route 0.439ns (62.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.439     0.661    code_sw_IBUF[2]
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.706 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.706    counter[15]_i_1_n_0
    SLICE_X62Y35         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     1.988    clock_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 alarm_switch
                            (input port)
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.268ns (34.851%)  route 0.502ns (65.149%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  alarm_switch (IN)
                         net (fo=0)                   0.000     0.000    alarm_switch
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  alarm_switch_IBUF_inst/O
                         net (fo=2, routed)           0.502     0.725    alarm_switch_IBUF
    SLICE_X64Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.770 r  led[14]_i_1/O
                         net (fo=1, routed)           0.000     0.770    led[14]_i_1_n_0
    SLICE_X64Y38         FDCE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     1.991    clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  led_reg[14]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.265ns (33.854%)  route 0.517ns (66.146%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.517     0.740    code_sw_IBUF[2]
    SLICE_X65Y37         LUT5 (Prop_lut5_I1_O)        0.042     0.782 r  led[15]_i_2/O
                         net (fo=5, routed)           0.000     0.782    led[15]_i_2_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[15]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.268ns (34.020%)  route 0.519ns (65.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.519     0.742    code_sw_IBUF[2]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.045     0.787 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     0.787    led[9]_i_1_n_0
    SLICE_X65Y37         FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X65Y37         FDCE                                         r  led_reg[9]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.268ns (32.606%)  route 0.553ns (67.394%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=34, routed)          0.553     0.776    code_sw_IBUF[2]
    SLICE_X62Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.821 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.821    counter[22]_i_1_n_0
    SLICE_X62Y37         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     1.989    clock_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  counter_reg[22]/C





