C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1"   -part LFXP2_5E  -package TN144I  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synlog\report\ReadAnWrite_impl1_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  Test  -implementation  impl1  -flow mapping  -multisrs  -oedif  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.edi"   -freq 200.000   -tcl  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\ReadAndWrite.fdc"  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\syntmp\ReadAnWrite_impl1.plg"  -osyn  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.srm"  -prjdir  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\"  -prjname  proj_1  -log  "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synlog\ReadAnWrite_impl1_fpga_mapper.srr"  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1" -part LFXP2_5E -package TN144I -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synlog\report\ReadAnWrite_impl1_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module Test -implementation impl1 -flow mapping -multisrs -oedif "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.edi" -freq 200.000 -tcl "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\ReadAndWrite.fdc" "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\syntmp\ReadAnWrite_impl1.plg" -osyn "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.srm" -prjdir "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\" -prjname proj_1 -log "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synlog\ReadAnWrite_impl1_fpga_mapper.srr" -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:13
file:..\ReadAnWrite_impl1.edi|io:o|time:1657795814|size:1248468|exec:0|csum:
file:..\..\ReadAndWrite.fdc|io:i|time:1657390447|size:220|exec:0|csum:C7DA501A049EE980BAD48F75B9B756A1
file:..\synwork\ReadAnWrite_impl1_prem.srd|io:i|time:1657795802|size:300962|exec:0|csum:FEBD7810ADDE62A717DBE1C280172311
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1603959654|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603959654|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\syntmp\ReadAnWrite_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\ReadAnWrite_impl1.srm|io:o|time:1657795813|size:12073|exec:0|csum:
file:..\synlog\ReadAnWrite_impl1_fpga_mapper.srr|io:o|time:1657795816|size:118873|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604325208|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
