
SPI_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001dcc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  00401dcc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000028c  2000084c  00402618  0002084c  2**2
                  ALLOC
  3 .stack        00003000  20000ad8  004028a4  0002084c  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  0002084c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002087a  2**0
                  CONTENTS, READONLY
  6 .debug_info   000105ec  00000000  00000000  000208d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002678  00000000  00000000  00030ebf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000032fe  00000000  00000000  00033537  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007f0  00000000  00000000  00036835  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000700  00000000  00000000  00037025  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001779a  00000000  00000000  00037725  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009804  00000000  00000000  0004eebf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000644d3  00000000  00000000  000586c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000017b8  00000000  00000000  000bcb98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 3a 00 20 31 07 40 00 2f 07 40 00 2f 07 40 00     .:. 1.@./.@./.@.
  400010:	2f 07 40 00 2f 07 40 00 2f 07 40 00 00 00 00 00     /.@./.@./.@.....
	...
  40002c:	2f 07 40 00 2f 07 40 00 00 00 00 00 2f 07 40 00     /.@./.@...../.@.
  40003c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  40004c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  40005c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  40006c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  40007c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  40008c:	cd 0a 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     ..@./.@./.@./.@.
  40009c:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  4000ac:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  4000bc:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  4000cc:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  4000dc:	2f 07 40 00 2f 07 40 00 2f 07 40 00 2f 07 40 00     /.@./.@./.@./.@.
  4000ec:	2f 07 40 00 2f 07 40 00 2f 07 40 00                 /.@./.@./.@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	2000084c 	.word	0x2000084c
  400114:	00000000 	.word	0x00000000
  400118:	00401dcc 	.word	0x00401dcc

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00401dcc 	.word	0x00401dcc
  400158:	20000850 	.word	0x20000850
  40015c:	00401dcc 	.word	0x00401dcc
  400160:	00000000 	.word	0x00000000

00400164 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400164:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400166:	480e      	ldr	r0, [pc, #56]	; (4001a0 <sysclk_init+0x3c>)
  400168:	4b0e      	ldr	r3, [pc, #56]	; (4001a4 <sysclk_init+0x40>)
  40016a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40016c:	213e      	movs	r1, #62	; 0x3e
  40016e:	2000      	movs	r0, #0
  400170:	4b0d      	ldr	r3, [pc, #52]	; (4001a8 <sysclk_init+0x44>)
  400172:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400174:	4c0d      	ldr	r4, [pc, #52]	; (4001ac <sysclk_init+0x48>)
  400176:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400178:	2800      	cmp	r0, #0
  40017a:	d0fc      	beq.n	400176 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <sysclk_init+0x4c>)
  40017e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400180:	4a0c      	ldr	r2, [pc, #48]	; (4001b4 <sysclk_init+0x50>)
  400182:	4b0d      	ldr	r3, [pc, #52]	; (4001b8 <sysclk_init+0x54>)
  400184:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  400186:	4c0d      	ldr	r4, [pc, #52]	; (4001bc <sysclk_init+0x58>)
  400188:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40018a:	2800      	cmp	r0, #0
  40018c:	d0fc      	beq.n	400188 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40018e:	2010      	movs	r0, #16
  400190:	4b0b      	ldr	r3, [pc, #44]	; (4001c0 <sysclk_init+0x5c>)
  400192:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400194:	4b0b      	ldr	r3, [pc, #44]	; (4001c4 <sysclk_init+0x60>)
  400196:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400198:	4801      	ldr	r0, [pc, #4]	; (4001a0 <sysclk_init+0x3c>)
  40019a:	4b02      	ldr	r3, [pc, #8]	; (4001a4 <sysclk_init+0x40>)
  40019c:	4798      	blx	r3
  40019e:	bd10      	pop	{r4, pc}
  4001a0:	07270e00 	.word	0x07270e00
  4001a4:	00400905 	.word	0x00400905
  4001a8:	00400485 	.word	0x00400485
  4001ac:	004004d9 	.word	0x004004d9
  4001b0:	004004e9 	.word	0x004004e9
  4001b4:	20133f01 	.word	0x20133f01
  4001b8:	400e0400 	.word	0x400e0400
  4001bc:	004004f9 	.word	0x004004f9
  4001c0:	00400421 	.word	0x00400421
  4001c4:	004007f9 	.word	0x004007f9

004001c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001cc:	b980      	cbnz	r0, 4001f0 <_read+0x28>
  4001ce:	460c      	mov	r4, r1
  4001d0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001d2:	2a00      	cmp	r2, #0
  4001d4:	dd0f      	ble.n	4001f6 <_read+0x2e>
  4001d6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001d8:	4e08      	ldr	r6, [pc, #32]	; (4001fc <_read+0x34>)
  4001da:	4d09      	ldr	r5, [pc, #36]	; (400200 <_read+0x38>)
  4001dc:	6830      	ldr	r0, [r6, #0]
  4001de:	4621      	mov	r1, r4
  4001e0:	682b      	ldr	r3, [r5, #0]
  4001e2:	4798      	blx	r3
		ptr++;
  4001e4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001e6:	42bc      	cmp	r4, r7
  4001e8:	d1f8      	bne.n	4001dc <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001ea:	4640      	mov	r0, r8
  4001ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001f0:	f04f 38ff 	mov.w	r8, #4294967295
  4001f4:	e7f9      	b.n	4001ea <_read+0x22>
	for (; len > 0; --len) {
  4001f6:	4680      	mov	r8, r0
  4001f8:	e7f7      	b.n	4001ea <_read+0x22>
  4001fa:	bf00      	nop
  4001fc:	20000aac 	.word	0x20000aac
  400200:	20000aa4 	.word	0x20000aa4

00400204 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400204:	3801      	subs	r0, #1
  400206:	2802      	cmp	r0, #2
  400208:	d815      	bhi.n	400236 <_write+0x32>
{
  40020a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40020e:	460e      	mov	r6, r1
  400210:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400212:	b19a      	cbz	r2, 40023c <_write+0x38>
  400214:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400216:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400250 <_write+0x4c>
  40021a:	4f0c      	ldr	r7, [pc, #48]	; (40024c <_write+0x48>)
  40021c:	f8d8 0000 	ldr.w	r0, [r8]
  400220:	f815 1b01 	ldrb.w	r1, [r5], #1
  400224:	683b      	ldr	r3, [r7, #0]
  400226:	4798      	blx	r3
  400228:	2800      	cmp	r0, #0
  40022a:	db0a      	blt.n	400242 <_write+0x3e>
  40022c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40022e:	3c01      	subs	r4, #1
  400230:	d1f4      	bne.n	40021c <_write+0x18>
  400232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400236:	f04f 30ff 	mov.w	r0, #4294967295
  40023a:	4770      	bx	lr
	for (; len != 0; --len) {
  40023c:	4610      	mov	r0, r2
  40023e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400242:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40024a:	bf00      	nop
  40024c:	20000aa8 	.word	0x20000aa8
  400250:	20000aac 	.word	0x20000aac

00400254 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  400254:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400256:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40025a:	4b6d      	ldr	r3, [pc, #436]	; (400410 <board_init+0x1bc>)
  40025c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40025e:	2009      	movs	r0, #9
  400260:	4c6c      	ldr	r4, [pc, #432]	; (400414 <board_init+0x1c0>)
  400262:	47a0      	blx	r4
  400264:	200a      	movs	r0, #10
  400266:	47a0      	blx	r4
  400268:	200b      	movs	r0, #11
  40026a:	47a0      	blx	r4
  40026c:	200c      	movs	r0, #12
  40026e:	47a0      	blx	r4
  400270:	200d      	movs	r0, #13
  400272:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400274:	4b68      	ldr	r3, [pc, #416]	; (400418 <board_init+0x1c4>)
  400276:	2201      	movs	r2, #1
  400278:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40027a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40027e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400280:	4966      	ldr	r1, [pc, #408]	; (40041c <board_init+0x1c8>)
  400282:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400286:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400288:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40028c:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40028e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400292:	6108      	str	r0, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400294:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400298:	6308      	str	r0, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40029a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40029e:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002a0:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4002a4:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4002a6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4002aa:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4002ac:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  4002ae:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4002b2:	6f18      	ldr	r0, [r3, #112]	; 0x70
  4002b4:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  4002b8:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4002ba:	6f58      	ldr	r0, [r3, #116]	; 0x74
  4002bc:	f420 2000 	bic.w	r0, r0, #524288	; 0x80000
  4002c0:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4002c2:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4002c6:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4002ca:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4002ce:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002d0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4002d4:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4002d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4002da:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4002dc:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4002de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4002e2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4002e4:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  4002e8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4002ea:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4002ec:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
  4002f0:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  4002f2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4002f6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	base->PIO_AIMER = mask;
  4002fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4002fe:	2202      	movs	r2, #2
  400300:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400302:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400306:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400308:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40030c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40030e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400310:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400314:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400316:	f021 0102 	bic.w	r1, r1, #2
  40031a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40031c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40031e:	f021 0102 	bic.w	r1, r1, #2
  400322:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_AIMDR = mask;
  400324:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400328:	2204      	movs	r2, #4
  40032a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40032c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400330:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400332:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400336:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400338:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40033a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40033e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400340:	f021 0104 	bic.w	r1, r1, #4
  400344:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400346:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400348:	f021 0104 	bic.w	r1, r1, #4
  40034c:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  40034e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400352:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	base->PIO_AIMER = mask;
  400356:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  40035a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40035e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400360:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400364:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400366:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400368:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40036c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40036e:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400372:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400374:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400376:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  40037a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40037c:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  40037e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400382:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400384:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400388:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40038a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40038c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400390:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400392:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  400396:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400398:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40039a:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40039e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003a0:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4003a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4003a6:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ac:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003ae:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003b4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4003ba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003bc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003be:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4003c2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c4:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4003c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  4003ca:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003d0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003d2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003d8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003da:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  4003de:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003e0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003e2:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
  4003e6:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003e8:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4003ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4003ee:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003f4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003f6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003fc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003fe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400402:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400404:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400406:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40040a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40040c:	605a      	str	r2, [r3, #4]
  40040e:	bd10      	pop	{r4, pc}
  400410:	400e1850 	.word	0x400e1850
  400414:	00400509 	.word	0x00400509
  400418:	400e0e00 	.word	0x400e0e00
  40041c:	400e1400 	.word	0x400e1400

00400420 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400420:	4a17      	ldr	r2, [pc, #92]	; (400480 <pmc_switch_mck_to_pllack+0x60>)
  400422:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400428:	4318      	orrs	r0, r3
  40042a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40042c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40042e:	f013 0f08 	tst.w	r3, #8
  400432:	d10a      	bne.n	40044a <pmc_switch_mck_to_pllack+0x2a>
  400434:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400438:	4911      	ldr	r1, [pc, #68]	; (400480 <pmc_switch_mck_to_pllack+0x60>)
  40043a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40043c:	f012 0f08 	tst.w	r2, #8
  400440:	d103      	bne.n	40044a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400442:	3b01      	subs	r3, #1
  400444:	d1f9      	bne.n	40043a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400446:	2001      	movs	r0, #1
  400448:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40044a:	4a0d      	ldr	r2, [pc, #52]	; (400480 <pmc_switch_mck_to_pllack+0x60>)
  40044c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40044e:	f023 0303 	bic.w	r3, r3, #3
  400452:	f043 0302 	orr.w	r3, r3, #2
  400456:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400458:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40045a:	f013 0f08 	tst.w	r3, #8
  40045e:	d10a      	bne.n	400476 <pmc_switch_mck_to_pllack+0x56>
  400460:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400464:	4906      	ldr	r1, [pc, #24]	; (400480 <pmc_switch_mck_to_pllack+0x60>)
  400466:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400468:	f012 0f08 	tst.w	r2, #8
  40046c:	d105      	bne.n	40047a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40046e:	3b01      	subs	r3, #1
  400470:	d1f9      	bne.n	400466 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400472:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400474:	4770      	bx	lr
	return 0;
  400476:	2000      	movs	r0, #0
  400478:	4770      	bx	lr
  40047a:	2000      	movs	r0, #0
  40047c:	4770      	bx	lr
  40047e:	bf00      	nop
  400480:	400e0400 	.word	0x400e0400

00400484 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400484:	b9c8      	cbnz	r0, 4004ba <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400486:	4a11      	ldr	r2, [pc, #68]	; (4004cc <pmc_switch_mainck_to_xtal+0x48>)
  400488:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40048a:	0209      	lsls	r1, r1, #8
  40048c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40048e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400492:	f023 0303 	bic.w	r3, r3, #3
  400496:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40049a:	f043 0301 	orr.w	r3, r3, #1
  40049e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4004a0:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4004a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4004a4:	f013 0f01 	tst.w	r3, #1
  4004a8:	d0fb      	beq.n	4004a2 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4004aa:	4a08      	ldr	r2, [pc, #32]	; (4004cc <pmc_switch_mainck_to_xtal+0x48>)
  4004ac:	6a13      	ldr	r3, [r2, #32]
  4004ae:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4004b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4004b6:	6213      	str	r3, [r2, #32]
  4004b8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4004ba:	4904      	ldr	r1, [pc, #16]	; (4004cc <pmc_switch_mainck_to_xtal+0x48>)
  4004bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4004be:	4a04      	ldr	r2, [pc, #16]	; (4004d0 <pmc_switch_mainck_to_xtal+0x4c>)
  4004c0:	401a      	ands	r2, r3
  4004c2:	4b04      	ldr	r3, [pc, #16]	; (4004d4 <pmc_switch_mainck_to_xtal+0x50>)
  4004c4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4004c6:	620b      	str	r3, [r1, #32]
  4004c8:	4770      	bx	lr
  4004ca:	bf00      	nop
  4004cc:	400e0400 	.word	0x400e0400
  4004d0:	fec8fffc 	.word	0xfec8fffc
  4004d4:	01370002 	.word	0x01370002

004004d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4004d8:	4b02      	ldr	r3, [pc, #8]	; (4004e4 <pmc_osc_is_ready_mainck+0xc>)
  4004da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4004dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4004e0:	4770      	bx	lr
  4004e2:	bf00      	nop
  4004e4:	400e0400 	.word	0x400e0400

004004e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4004e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4004ec:	4b01      	ldr	r3, [pc, #4]	; (4004f4 <pmc_disable_pllack+0xc>)
  4004ee:	629a      	str	r2, [r3, #40]	; 0x28
  4004f0:	4770      	bx	lr
  4004f2:	bf00      	nop
  4004f4:	400e0400 	.word	0x400e0400

004004f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4004f8:	4b02      	ldr	r3, [pc, #8]	; (400504 <pmc_is_locked_pllack+0xc>)
  4004fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4004fc:	f000 0002 	and.w	r0, r0, #2
  400500:	4770      	bx	lr
  400502:	bf00      	nop
  400504:	400e0400 	.word	0x400e0400

00400508 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400508:	282f      	cmp	r0, #47	; 0x2f
  40050a:	d81e      	bhi.n	40054a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40050c:	281f      	cmp	r0, #31
  40050e:	d80c      	bhi.n	40052a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400510:	4b11      	ldr	r3, [pc, #68]	; (400558 <pmc_enable_periph_clk+0x50>)
  400512:	699a      	ldr	r2, [r3, #24]
  400514:	2301      	movs	r3, #1
  400516:	4083      	lsls	r3, r0
  400518:	4393      	bics	r3, r2
  40051a:	d018      	beq.n	40054e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40051c:	2301      	movs	r3, #1
  40051e:	fa03 f000 	lsl.w	r0, r3, r0
  400522:	4b0d      	ldr	r3, [pc, #52]	; (400558 <pmc_enable_periph_clk+0x50>)
  400524:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400526:	2000      	movs	r0, #0
  400528:	4770      	bx	lr
		ul_id -= 32;
  40052a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40052c:	4b0a      	ldr	r3, [pc, #40]	; (400558 <pmc_enable_periph_clk+0x50>)
  40052e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400532:	2301      	movs	r3, #1
  400534:	4083      	lsls	r3, r0
  400536:	4393      	bics	r3, r2
  400538:	d00b      	beq.n	400552 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40053a:	2301      	movs	r3, #1
  40053c:	fa03 f000 	lsl.w	r0, r3, r0
  400540:	4b05      	ldr	r3, [pc, #20]	; (400558 <pmc_enable_periph_clk+0x50>)
  400542:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400546:	2000      	movs	r0, #0
  400548:	4770      	bx	lr
		return 1;
  40054a:	2001      	movs	r0, #1
  40054c:	4770      	bx	lr
	return 0;
  40054e:	2000      	movs	r0, #0
  400550:	4770      	bx	lr
  400552:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400554:	4770      	bx	lr
  400556:	bf00      	nop
  400558:	400e0400 	.word	0x400e0400

0040055c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40055c:	b508      	push	{r3, lr}
  40055e:	2013      	movs	r0, #19
  400560:	4b01      	ldr	r3, [pc, #4]	; (400568 <spi_enable_clock+0xc>)
  400562:	4798      	blx	r3
  400564:	bd08      	pop	{r3, pc}
  400566:	bf00      	nop
  400568:	00400509 	.word	0x00400509

0040056c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40056c:	6843      	ldr	r3, [r0, #4]
  40056e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400572:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400574:	6843      	ldr	r3, [r0, #4]
  400576:	0409      	lsls	r1, r1, #16
  400578:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40057c:	4319      	orrs	r1, r3
  40057e:	6041      	str	r1, [r0, #4]
  400580:	4770      	bx	lr

00400582 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400582:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400584:	f643 2499 	movw	r4, #15001	; 0x3a99
  400588:	6905      	ldr	r5, [r0, #16]
  40058a:	f015 0f02 	tst.w	r5, #2
  40058e:	d103      	bne.n	400598 <spi_write+0x16>
		if (!timeout--) {
  400590:	3c01      	subs	r4, #1
  400592:	d1f9      	bne.n	400588 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400594:	2001      	movs	r0, #1
  400596:	e00c      	b.n	4005b2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400598:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40059a:	f014 0f02 	tst.w	r4, #2
  40059e:	d006      	beq.n	4005ae <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4005a0:	0412      	lsls	r2, r2, #16
  4005a2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4005a6:	4311      	orrs	r1, r2
		if (uc_last) {
  4005a8:	b10b      	cbz	r3, 4005ae <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4005aa:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4005ae:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4005b0:	2000      	movs	r0, #0
}
  4005b2:	bc30      	pop	{r4, r5}
  4005b4:	4770      	bx	lr

004005b6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4005b6:	b932      	cbnz	r2, 4005c6 <spi_set_clock_polarity+0x10>
  4005b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4005bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005be:	f023 0301 	bic.w	r3, r3, #1
  4005c2:	6303      	str	r3, [r0, #48]	; 0x30
  4005c4:	4770      	bx	lr
  4005c6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4005ca:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005cc:	f043 0301 	orr.w	r3, r3, #1
  4005d0:	6303      	str	r3, [r0, #48]	; 0x30
  4005d2:	4770      	bx	lr

004005d4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4005d4:	b932      	cbnz	r2, 4005e4 <spi_set_clock_phase+0x10>
  4005d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4005da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005dc:	f023 0302 	bic.w	r3, r3, #2
  4005e0:	6303      	str	r3, [r0, #48]	; 0x30
  4005e2:	4770      	bx	lr
  4005e4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4005e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ea:	f043 0302 	orr.w	r3, r3, #2
  4005ee:	6303      	str	r3, [r0, #48]	; 0x30
  4005f0:	4770      	bx	lr

004005f2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005f6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4005fc:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005fe:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400600:	431a      	orrs	r2, r3
  400602:	630a      	str	r2, [r1, #48]	; 0x30
  400604:	4770      	bx	lr

00400606 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400606:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400608:	0189      	lsls	r1, r1, #6
  40060a:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40060c:	2402      	movs	r4, #2
  40060e:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400610:	f04f 31ff 	mov.w	r1, #4294967295
  400614:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400616:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400618:	605a      	str	r2, [r3, #4]
}
  40061a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40061e:	4770      	bx	lr

00400620 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400620:	0189      	lsls	r1, r1, #6
  400622:	2305      	movs	r3, #5
  400624:	5043      	str	r3, [r0, r1]
  400626:	4770      	bx	lr

00400628 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400628:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40062c:	61ca      	str	r2, [r1, #28]
  40062e:	4770      	bx	lr

00400630 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400630:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400634:	624a      	str	r2, [r1, #36]	; 0x24
  400636:	4770      	bx	lr

00400638 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400638:	b4f0      	push	{r4, r5, r6, r7}
  40063a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40063c:	2402      	movs	r4, #2
  40063e:	9401      	str	r4, [sp, #4]
  400640:	2408      	movs	r4, #8
  400642:	9402      	str	r4, [sp, #8]
  400644:	2420      	movs	r4, #32
  400646:	9403      	str	r4, [sp, #12]
  400648:	2480      	movs	r4, #128	; 0x80
  40064a:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40064c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40064e:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400650:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400652:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400656:	d814      	bhi.n	400682 <tc_find_mck_divisor+0x4a>
  400658:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40065a:	42a0      	cmp	r0, r4
  40065c:	d217      	bcs.n	40068e <tc_find_mck_divisor+0x56>
  40065e:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400660:	af01      	add	r7, sp, #4
  400662:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400666:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40066a:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40066c:	4284      	cmp	r4, r0
  40066e:	d30a      	bcc.n	400686 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400670:	4286      	cmp	r6, r0
  400672:	d90d      	bls.n	400690 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400674:	3501      	adds	r5, #1
	for (ul_index = 0;
  400676:	2d05      	cmp	r5, #5
  400678:	d1f3      	bne.n	400662 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40067a:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40067c:	b006      	add	sp, #24
  40067e:	bcf0      	pop	{r4, r5, r6, r7}
  400680:	4770      	bx	lr
			return 0;
  400682:	2000      	movs	r0, #0
  400684:	e7fa      	b.n	40067c <tc_find_mck_divisor+0x44>
  400686:	2000      	movs	r0, #0
  400688:	e7f8      	b.n	40067c <tc_find_mck_divisor+0x44>
	return 1;
  40068a:	2001      	movs	r0, #1
  40068c:	e7f6      	b.n	40067c <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40068e:	2500      	movs	r5, #0
	if (p_uldiv) {
  400690:	b12a      	cbz	r2, 40069e <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400692:	a906      	add	r1, sp, #24
  400694:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400698:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40069c:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40069e:	2b00      	cmp	r3, #0
  4006a0:	d0f3      	beq.n	40068a <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006a2:	601d      	str	r5, [r3, #0]
	return 1;
  4006a4:	2001      	movs	r0, #1
  4006a6:	e7e9      	b.n	40067c <tc_find_mck_divisor+0x44>

004006a8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4006a8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4006aa:	23ac      	movs	r3, #172	; 0xac
  4006ac:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4006ae:	680b      	ldr	r3, [r1, #0]
  4006b0:	684a      	ldr	r2, [r1, #4]
  4006b2:	fbb3 f3f2 	udiv	r3, r3, r2
  4006b6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4006b8:	1e5c      	subs	r4, r3, #1
  4006ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4006be:	4294      	cmp	r4, r2
  4006c0:	d80c      	bhi.n	4006dc <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  4006c2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4006c4:	688b      	ldr	r3, [r1, #8]
  4006c6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4006c8:	f240 2302 	movw	r3, #514	; 0x202
  4006cc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4006d0:	2350      	movs	r3, #80	; 0x50
  4006d2:	6003      	str	r3, [r0, #0]

	return 0;
  4006d4:	2000      	movs	r0, #0
}
  4006d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006da:	4770      	bx	lr
		return 1;
  4006dc:	2001      	movs	r0, #1
  4006de:	e7fa      	b.n	4006d6 <uart_init+0x2e>

004006e0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4006e0:	6943      	ldr	r3, [r0, #20]
  4006e2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4006e6:	bf1a      	itte	ne
  4006e8:	61c1      	strne	r1, [r0, #28]
	return 0;
  4006ea:	2000      	movne	r0, #0
		return 1;
  4006ec:	2001      	moveq	r0, #1
}
  4006ee:	4770      	bx	lr

004006f0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4006f0:	6943      	ldr	r3, [r0, #20]
  4006f2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4006f6:	bf1d      	ittte	ne
  4006f8:	6983      	ldrne	r3, [r0, #24]
  4006fa:	700b      	strbne	r3, [r1, #0]
	return 0;
  4006fc:	2000      	movne	r0, #0
		return 1;
  4006fe:	2001      	moveq	r0, #1
}
  400700:	4770      	bx	lr

00400702 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400702:	6943      	ldr	r3, [r0, #20]
  400704:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400708:	bf1d      	ittte	ne
  40070a:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40070e:	61c1      	strne	r1, [r0, #28]
	return 0;
  400710:	2000      	movne	r0, #0
		return 1;
  400712:	2001      	moveq	r0, #1
}
  400714:	4770      	bx	lr

00400716 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400716:	6943      	ldr	r3, [r0, #20]
  400718:	f013 0f01 	tst.w	r3, #1
  40071c:	d005      	beq.n	40072a <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40071e:	6983      	ldr	r3, [r0, #24]
  400720:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400724:	600b      	str	r3, [r1, #0]

	return 0;
  400726:	2000      	movs	r0, #0
  400728:	4770      	bx	lr
		return 1;
  40072a:	2001      	movs	r0, #1
}
  40072c:	4770      	bx	lr

0040072e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40072e:	e7fe      	b.n	40072e <Dummy_Handler>

00400730 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400730:	b500      	push	{lr}
  400732:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400734:	4b25      	ldr	r3, [pc, #148]	; (4007cc <Reset_Handler+0x9c>)
  400736:	4a26      	ldr	r2, [pc, #152]	; (4007d0 <Reset_Handler+0xa0>)
  400738:	429a      	cmp	r2, r3
  40073a:	d010      	beq.n	40075e <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  40073c:	4b25      	ldr	r3, [pc, #148]	; (4007d4 <Reset_Handler+0xa4>)
  40073e:	4a23      	ldr	r2, [pc, #140]	; (4007cc <Reset_Handler+0x9c>)
  400740:	429a      	cmp	r2, r3
  400742:	d20c      	bcs.n	40075e <Reset_Handler+0x2e>
  400744:	3b01      	subs	r3, #1
  400746:	1a9b      	subs	r3, r3, r2
  400748:	f023 0303 	bic.w	r3, r3, #3
  40074c:	3304      	adds	r3, #4
  40074e:	4413      	add	r3, r2
  400750:	491f      	ldr	r1, [pc, #124]	; (4007d0 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  400752:	f851 0b04 	ldr.w	r0, [r1], #4
  400756:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40075a:	429a      	cmp	r2, r3
  40075c:	d1f9      	bne.n	400752 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40075e:	4b1e      	ldr	r3, [pc, #120]	; (4007d8 <Reset_Handler+0xa8>)
  400760:	4a1e      	ldr	r2, [pc, #120]	; (4007dc <Reset_Handler+0xac>)
  400762:	429a      	cmp	r2, r3
  400764:	d20a      	bcs.n	40077c <Reset_Handler+0x4c>
  400766:	3b01      	subs	r3, #1
  400768:	1a9b      	subs	r3, r3, r2
  40076a:	f023 0303 	bic.w	r3, r3, #3
  40076e:	3304      	adds	r3, #4
  400770:	4413      	add	r3, r2
		*pDest++ = 0;
  400772:	2100      	movs	r1, #0
  400774:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400778:	4293      	cmp	r3, r2
  40077a:	d1fb      	bne.n	400774 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40077c:	4a18      	ldr	r2, [pc, #96]	; (4007e0 <Reset_Handler+0xb0>)
  40077e:	4b19      	ldr	r3, [pc, #100]	; (4007e4 <Reset_Handler+0xb4>)
  400780:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400784:	6093      	str	r3, [r2, #8]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400786:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40078a:	fab3 f383 	clz	r3, r3
  40078e:	095b      	lsrs	r3, r3, #5
  400790:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400792:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400794:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400798:	2200      	movs	r2, #0
  40079a:	4b13      	ldr	r3, [pc, #76]	; (4007e8 <Reset_Handler+0xb8>)
  40079c:	701a      	strb	r2, [r3, #0]
	return flags;
  40079e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4007a0:	4a12      	ldr	r2, [pc, #72]	; (4007ec <Reset_Handler+0xbc>)
  4007a2:	6813      	ldr	r3, [r2, #0]
  4007a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4007a8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4007aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007ae:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007b2:	b129      	cbz	r1, 4007c0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4007b4:	2201      	movs	r2, #1
  4007b6:	4b0c      	ldr	r3, [pc, #48]	; (4007e8 <Reset_Handler+0xb8>)
  4007b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4007ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007be:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  4007c0:	4b0b      	ldr	r3, [pc, #44]	; (4007f0 <Reset_Handler+0xc0>)
  4007c2:	4798      	blx	r3

	/* Branch to main function */
	main();
  4007c4:	4b0b      	ldr	r3, [pc, #44]	; (4007f4 <Reset_Handler+0xc4>)
  4007c6:	4798      	blx	r3
  4007c8:	e7fe      	b.n	4007c8 <Reset_Handler+0x98>
  4007ca:	bf00      	nop
  4007cc:	20000000 	.word	0x20000000
  4007d0:	00401dcc 	.word	0x00401dcc
  4007d4:	2000084c 	.word	0x2000084c
  4007d8:	20000ad8 	.word	0x20000ad8
  4007dc:	2000084c 	.word	0x2000084c
  4007e0:	e000ed00 	.word	0xe000ed00
  4007e4:	00400000 	.word	0x00400000
  4007e8:	20000000 	.word	0x20000000
  4007ec:	e000ed88 	.word	0xe000ed88
  4007f0:	00400cad 	.word	0x00400cad
  4007f4:	00400b0d 	.word	0x00400b0d

004007f8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4007f8:	4b3b      	ldr	r3, [pc, #236]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  4007fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007fc:	f003 0303 	and.w	r3, r3, #3
  400800:	2b01      	cmp	r3, #1
  400802:	d01d      	beq.n	400840 <SystemCoreClockUpdate+0x48>
  400804:	b183      	cbz	r3, 400828 <SystemCoreClockUpdate+0x30>
  400806:	2b02      	cmp	r3, #2
  400808:	d036      	beq.n	400878 <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40080a:	4b37      	ldr	r3, [pc, #220]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  40080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40080e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400812:	2b70      	cmp	r3, #112	; 0x70
  400814:	d05f      	beq.n	4008d6 <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  400816:	4b34      	ldr	r3, [pc, #208]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  400818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40081a:	4934      	ldr	r1, [pc, #208]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  40081c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400820:	680b      	ldr	r3, [r1, #0]
  400822:	40d3      	lsrs	r3, r2
  400824:	600b      	str	r3, [r1, #0]
  400826:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400828:	4b31      	ldr	r3, [pc, #196]	; (4008f0 <SystemCoreClockUpdate+0xf8>)
  40082a:	695b      	ldr	r3, [r3, #20]
  40082c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400830:	bf14      	ite	ne
  400832:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400836:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40083a:	4b2c      	ldr	r3, [pc, #176]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  40083c:	601a      	str	r2, [r3, #0]
  40083e:	e7e4      	b.n	40080a <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400840:	4b29      	ldr	r3, [pc, #164]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  400842:	6a1b      	ldr	r3, [r3, #32]
  400844:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400848:	d003      	beq.n	400852 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40084a:	4a2a      	ldr	r2, [pc, #168]	; (4008f4 <SystemCoreClockUpdate+0xfc>)
  40084c:	4b27      	ldr	r3, [pc, #156]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  40084e:	601a      	str	r2, [r3, #0]
  400850:	e7db      	b.n	40080a <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400852:	4a29      	ldr	r2, [pc, #164]	; (4008f8 <SystemCoreClockUpdate+0x100>)
  400854:	4b25      	ldr	r3, [pc, #148]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  400856:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400858:	4b23      	ldr	r3, [pc, #140]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  40085a:	6a1b      	ldr	r3, [r3, #32]
  40085c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400860:	2b10      	cmp	r3, #16
  400862:	d005      	beq.n	400870 <SystemCoreClockUpdate+0x78>
  400864:	2b20      	cmp	r3, #32
  400866:	d1d0      	bne.n	40080a <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  400868:	4a22      	ldr	r2, [pc, #136]	; (4008f4 <SystemCoreClockUpdate+0xfc>)
  40086a:	4b20      	ldr	r3, [pc, #128]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  40086c:	601a      	str	r2, [r3, #0]
				break;
  40086e:	e7cc      	b.n	40080a <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400870:	4a22      	ldr	r2, [pc, #136]	; (4008fc <SystemCoreClockUpdate+0x104>)
  400872:	4b1e      	ldr	r3, [pc, #120]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  400874:	601a      	str	r2, [r3, #0]
				break;
  400876:	e7c8      	b.n	40080a <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400878:	4b1b      	ldr	r3, [pc, #108]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  40087a:	6a1b      	ldr	r3, [r3, #32]
  40087c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400880:	d016      	beq.n	4008b0 <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400882:	4a1c      	ldr	r2, [pc, #112]	; (4008f4 <SystemCoreClockUpdate+0xfc>)
  400884:	4b19      	ldr	r3, [pc, #100]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  400886:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  400888:	4b17      	ldr	r3, [pc, #92]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  40088a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40088c:	f003 0303 	and.w	r3, r3, #3
  400890:	2b02      	cmp	r3, #2
  400892:	d1ba      	bne.n	40080a <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400894:	4a14      	ldr	r2, [pc, #80]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  400896:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400898:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40089a:	4814      	ldr	r0, [pc, #80]	; (4008ec <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40089c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4008a0:	6803      	ldr	r3, [r0, #0]
  4008a2:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4008a6:	b2d2      	uxtb	r2, r2
  4008a8:	fbb3 f3f2 	udiv	r3, r3, r2
  4008ac:	6003      	str	r3, [r0, #0]
  4008ae:	e7ac      	b.n	40080a <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008b0:	4a11      	ldr	r2, [pc, #68]	; (4008f8 <SystemCoreClockUpdate+0x100>)
  4008b2:	4b0e      	ldr	r3, [pc, #56]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  4008b4:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4008b6:	4b0c      	ldr	r3, [pc, #48]	; (4008e8 <SystemCoreClockUpdate+0xf0>)
  4008b8:	6a1b      	ldr	r3, [r3, #32]
  4008ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008be:	2b10      	cmp	r3, #16
  4008c0:	d005      	beq.n	4008ce <SystemCoreClockUpdate+0xd6>
  4008c2:	2b20      	cmp	r3, #32
  4008c4:	d1e0      	bne.n	400888 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  4008c6:	4a0b      	ldr	r2, [pc, #44]	; (4008f4 <SystemCoreClockUpdate+0xfc>)
  4008c8:	4b08      	ldr	r3, [pc, #32]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  4008ca:	601a      	str	r2, [r3, #0]
				break;
  4008cc:	e7dc      	b.n	400888 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  4008ce:	4a0b      	ldr	r2, [pc, #44]	; (4008fc <SystemCoreClockUpdate+0x104>)
  4008d0:	4b06      	ldr	r3, [pc, #24]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  4008d2:	601a      	str	r2, [r3, #0]
				break;
  4008d4:	e7d8      	b.n	400888 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4008d6:	4a05      	ldr	r2, [pc, #20]	; (4008ec <SystemCoreClockUpdate+0xf4>)
  4008d8:	6813      	ldr	r3, [r2, #0]
  4008da:	4909      	ldr	r1, [pc, #36]	; (400900 <SystemCoreClockUpdate+0x108>)
  4008dc:	fba1 1303 	umull	r1, r3, r1, r3
  4008e0:	085b      	lsrs	r3, r3, #1
  4008e2:	6013      	str	r3, [r2, #0]
  4008e4:	4770      	bx	lr
  4008e6:	bf00      	nop
  4008e8:	400e0400 	.word	0x400e0400
  4008ec:	20000004 	.word	0x20000004
  4008f0:	400e1810 	.word	0x400e1810
  4008f4:	00b71b00 	.word	0x00b71b00
  4008f8:	003d0900 	.word	0x003d0900
  4008fc:	007a1200 	.word	0x007a1200
  400900:	aaaaaaab 	.word	0xaaaaaaab

00400904 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400904:	4b12      	ldr	r3, [pc, #72]	; (400950 <system_init_flash+0x4c>)
  400906:	4298      	cmp	r0, r3
  400908:	d911      	bls.n	40092e <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  40090a:	4b12      	ldr	r3, [pc, #72]	; (400954 <system_init_flash+0x50>)
  40090c:	4298      	cmp	r0, r3
  40090e:	d913      	bls.n	400938 <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  400910:	4b11      	ldr	r3, [pc, #68]	; (400958 <system_init_flash+0x54>)
  400912:	4298      	cmp	r0, r3
  400914:	d914      	bls.n	400940 <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400916:	4b11      	ldr	r3, [pc, #68]	; (40095c <system_init_flash+0x58>)
  400918:	4298      	cmp	r0, r3
  40091a:	d915      	bls.n	400948 <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40091c:	4b10      	ldr	r3, [pc, #64]	; (400960 <system_init_flash+0x5c>)
  40091e:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400920:	bf94      	ite	ls
  400922:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400926:	4a0f      	ldrhi	r2, [pc, #60]	; (400964 <system_init_flash+0x60>)
  400928:	4b0f      	ldr	r3, [pc, #60]	; (400968 <system_init_flash+0x64>)
  40092a:	601a      	str	r2, [r3, #0]
  40092c:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40092e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400932:	4b0d      	ldr	r3, [pc, #52]	; (400968 <system_init_flash+0x64>)
  400934:	601a      	str	r2, [r3, #0]
  400936:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400938:	4a0c      	ldr	r2, [pc, #48]	; (40096c <system_init_flash+0x68>)
  40093a:	4b0b      	ldr	r3, [pc, #44]	; (400968 <system_init_flash+0x64>)
  40093c:	601a      	str	r2, [r3, #0]
  40093e:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400940:	4a0b      	ldr	r2, [pc, #44]	; (400970 <system_init_flash+0x6c>)
  400942:	4b09      	ldr	r3, [pc, #36]	; (400968 <system_init_flash+0x64>)
  400944:	601a      	str	r2, [r3, #0]
  400946:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400948:	4a0a      	ldr	r2, [pc, #40]	; (400974 <system_init_flash+0x70>)
  40094a:	4b07      	ldr	r3, [pc, #28]	; (400968 <system_init_flash+0x64>)
  40094c:	601a      	str	r2, [r3, #0]
  40094e:	4770      	bx	lr
  400950:	01312cff 	.word	0x01312cff
  400954:	026259ff 	.word	0x026259ff
  400958:	039386ff 	.word	0x039386ff
  40095c:	04c4b3ff 	.word	0x04c4b3ff
  400960:	05f5e0ff 	.word	0x05f5e0ff
  400964:	04000500 	.word	0x04000500
  400968:	400e0a00 	.word	0x400e0a00
  40096c:	04000100 	.word	0x04000100
  400970:	04000200 	.word	0x04000200
  400974:	04000300 	.word	0x04000300

00400978 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400978:	4b0a      	ldr	r3, [pc, #40]	; (4009a4 <_sbrk+0x2c>)
  40097a:	681b      	ldr	r3, [r3, #0]
  40097c:	b153      	cbz	r3, 400994 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40097e:	4b09      	ldr	r3, [pc, #36]	; (4009a4 <_sbrk+0x2c>)
  400980:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400982:	181a      	adds	r2, r3, r0
  400984:	4908      	ldr	r1, [pc, #32]	; (4009a8 <_sbrk+0x30>)
  400986:	4291      	cmp	r1, r2
  400988:	db08      	blt.n	40099c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40098a:	4610      	mov	r0, r2
  40098c:	4a05      	ldr	r2, [pc, #20]	; (4009a4 <_sbrk+0x2c>)
  40098e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400990:	4618      	mov	r0, r3
  400992:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400994:	4a05      	ldr	r2, [pc, #20]	; (4009ac <_sbrk+0x34>)
  400996:	4b03      	ldr	r3, [pc, #12]	; (4009a4 <_sbrk+0x2c>)
  400998:	601a      	str	r2, [r3, #0]
  40099a:	e7f0      	b.n	40097e <_sbrk+0x6>
		return (caddr_t) -1;	
  40099c:	f04f 30ff 	mov.w	r0, #4294967295
}
  4009a0:	4770      	bx	lr
  4009a2:	bf00      	nop
  4009a4:	20000868 	.word	0x20000868
  4009a8:	2001fffc 	.word	0x2001fffc
  4009ac:	20003ad8 	.word	0x20003ad8

004009b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4009b0:	f04f 30ff 	mov.w	r0, #4294967295
  4009b4:	4770      	bx	lr

004009b6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4009b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4009ba:	604b      	str	r3, [r1, #4]

	return 0;
}
  4009bc:	2000      	movs	r0, #0
  4009be:	4770      	bx	lr

004009c0 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4009c0:	2000      	movs	r0, #0
  4009c2:	4770      	bx	lr

004009c4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4009c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4009c6:	b083      	sub	sp, #12
  4009c8:	4605      	mov	r5, r0
  4009ca:	460c      	mov	r4, r1
	uint32_t val = 0;
  4009cc:	2300      	movs	r3, #0
  4009ce:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4009d0:	4b18      	ldr	r3, [pc, #96]	; (400a34 <usart_serial_getchar+0x70>)
  4009d2:	4298      	cmp	r0, r3
  4009d4:	d00a      	beq.n	4009ec <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4009d6:	4b18      	ldr	r3, [pc, #96]	; (400a38 <usart_serial_getchar+0x74>)
  4009d8:	4298      	cmp	r0, r3
  4009da:	d00f      	beq.n	4009fc <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4009dc:	4b17      	ldr	r3, [pc, #92]	; (400a3c <usart_serial_getchar+0x78>)
  4009de:	4298      	cmp	r0, r3
  4009e0:	d014      	beq.n	400a0c <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4009e2:	4b17      	ldr	r3, [pc, #92]	; (400a40 <usart_serial_getchar+0x7c>)
  4009e4:	429d      	cmp	r5, r3
  4009e6:	d01b      	beq.n	400a20 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4009e8:	b003      	add	sp, #12
  4009ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4009ec:	461f      	mov	r7, r3
  4009ee:	4e15      	ldr	r6, [pc, #84]	; (400a44 <usart_serial_getchar+0x80>)
  4009f0:	4621      	mov	r1, r4
  4009f2:	4638      	mov	r0, r7
  4009f4:	47b0      	blx	r6
  4009f6:	2800      	cmp	r0, #0
  4009f8:	d1fa      	bne.n	4009f0 <usart_serial_getchar+0x2c>
  4009fa:	e7f2      	b.n	4009e2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4009fc:	461e      	mov	r6, r3
  4009fe:	4d11      	ldr	r5, [pc, #68]	; (400a44 <usart_serial_getchar+0x80>)
  400a00:	4621      	mov	r1, r4
  400a02:	4630      	mov	r0, r6
  400a04:	47a8      	blx	r5
  400a06:	2800      	cmp	r0, #0
  400a08:	d1fa      	bne.n	400a00 <usart_serial_getchar+0x3c>
  400a0a:	e7ed      	b.n	4009e8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400a0c:	461e      	mov	r6, r3
  400a0e:	4d0e      	ldr	r5, [pc, #56]	; (400a48 <usart_serial_getchar+0x84>)
  400a10:	a901      	add	r1, sp, #4
  400a12:	4630      	mov	r0, r6
  400a14:	47a8      	blx	r5
  400a16:	2800      	cmp	r0, #0
  400a18:	d1fa      	bne.n	400a10 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400a1a:	9b01      	ldr	r3, [sp, #4]
  400a1c:	7023      	strb	r3, [r4, #0]
  400a1e:	e7e3      	b.n	4009e8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400a20:	461e      	mov	r6, r3
  400a22:	4d09      	ldr	r5, [pc, #36]	; (400a48 <usart_serial_getchar+0x84>)
  400a24:	a901      	add	r1, sp, #4
  400a26:	4630      	mov	r0, r6
  400a28:	47a8      	blx	r5
  400a2a:	2800      	cmp	r0, #0
  400a2c:	d1fa      	bne.n	400a24 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400a2e:	9b01      	ldr	r3, [sp, #4]
  400a30:	7023      	strb	r3, [r4, #0]
}
  400a32:	e7d9      	b.n	4009e8 <usart_serial_getchar+0x24>
  400a34:	400e0600 	.word	0x400e0600
  400a38:	40060600 	.word	0x40060600
  400a3c:	400a0000 	.word	0x400a0000
  400a40:	400a4000 	.word	0x400a4000
  400a44:	004006f1 	.word	0x004006f1
  400a48:	00400717 	.word	0x00400717

00400a4c <usart_serial_putchar>:
{
  400a4c:	b570      	push	{r4, r5, r6, lr}
  400a4e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400a50:	4b18      	ldr	r3, [pc, #96]	; (400ab4 <usart_serial_putchar+0x68>)
  400a52:	4298      	cmp	r0, r3
  400a54:	d00a      	beq.n	400a6c <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400a56:	4b18      	ldr	r3, [pc, #96]	; (400ab8 <usart_serial_putchar+0x6c>)
  400a58:	4298      	cmp	r0, r3
  400a5a:	d010      	beq.n	400a7e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400a5c:	4b17      	ldr	r3, [pc, #92]	; (400abc <usart_serial_putchar+0x70>)
  400a5e:	4298      	cmp	r0, r3
  400a60:	d016      	beq.n	400a90 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400a62:	4b17      	ldr	r3, [pc, #92]	; (400ac0 <usart_serial_putchar+0x74>)
  400a64:	4298      	cmp	r0, r3
  400a66:	d01c      	beq.n	400aa2 <usart_serial_putchar+0x56>
	return 0;
  400a68:	2000      	movs	r0, #0
}
  400a6a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400a6c:	461e      	mov	r6, r3
  400a6e:	4d15      	ldr	r5, [pc, #84]	; (400ac4 <usart_serial_putchar+0x78>)
  400a70:	4621      	mov	r1, r4
  400a72:	4630      	mov	r0, r6
  400a74:	47a8      	blx	r5
  400a76:	2800      	cmp	r0, #0
  400a78:	d1fa      	bne.n	400a70 <usart_serial_putchar+0x24>
		return 1;
  400a7a:	2001      	movs	r0, #1
  400a7c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400a7e:	461e      	mov	r6, r3
  400a80:	4d10      	ldr	r5, [pc, #64]	; (400ac4 <usart_serial_putchar+0x78>)
  400a82:	4621      	mov	r1, r4
  400a84:	4630      	mov	r0, r6
  400a86:	47a8      	blx	r5
  400a88:	2800      	cmp	r0, #0
  400a8a:	d1fa      	bne.n	400a82 <usart_serial_putchar+0x36>
		return 1;
  400a8c:	2001      	movs	r0, #1
  400a8e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400a90:	461e      	mov	r6, r3
  400a92:	4d0d      	ldr	r5, [pc, #52]	; (400ac8 <usart_serial_putchar+0x7c>)
  400a94:	4621      	mov	r1, r4
  400a96:	4630      	mov	r0, r6
  400a98:	47a8      	blx	r5
  400a9a:	2800      	cmp	r0, #0
  400a9c:	d1fa      	bne.n	400a94 <usart_serial_putchar+0x48>
		return 1;
  400a9e:	2001      	movs	r0, #1
  400aa0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400aa2:	461e      	mov	r6, r3
  400aa4:	4d08      	ldr	r5, [pc, #32]	; (400ac8 <usart_serial_putchar+0x7c>)
  400aa6:	4621      	mov	r1, r4
  400aa8:	4630      	mov	r0, r6
  400aaa:	47a8      	blx	r5
  400aac:	2800      	cmp	r0, #0
  400aae:	d1fa      	bne.n	400aa6 <usart_serial_putchar+0x5a>
		return 1;
  400ab0:	2001      	movs	r0, #1
  400ab2:	bd70      	pop	{r4, r5, r6, pc}
  400ab4:	400e0600 	.word	0x400e0600
  400ab8:	40060600 	.word	0x40060600
  400abc:	400a0000 	.word	0x400a0000
  400ac0:	400a4000 	.word	0x400a4000
  400ac4:	004006e1 	.word	0x004006e1
  400ac8:	00400703 	.word	0x00400703

00400acc <SPI_Handler>:

/**
 * \brief Interrupt handler for the SPI slave.
 */
void SPI_Handler(void)
{	
  400acc:	b538      	push	{r3, r4, r5, lr}
	if(i <= 4) {
  400ace:	4b0b      	ldr	r3, [pc, #44]	; (400afc <SPI_Handler+0x30>)
  400ad0:	681b      	ldr	r3, [r3, #0]
  400ad2:	2b04      	cmp	r3, #4
  400ad4:	d903      	bls.n	400ade <SPI_Handler+0x12>
		i = 0;
  400ad6:	2200      	movs	r2, #0
  400ad8:	4b08      	ldr	r3, [pc, #32]	; (400afc <SPI_Handler+0x30>)
  400ada:	601a      	str	r2, [r3, #0]
  400adc:	bd38      	pop	{r3, r4, r5, pc}
		spi_write(SPI_SLAVE_BASE, buffer[i], 0, 0);
  400ade:	4c07      	ldr	r4, [pc, #28]	; (400afc <SPI_Handler+0x30>)
  400ae0:	6820      	ldr	r0, [r4, #0]
  400ae2:	2300      	movs	r3, #0
  400ae4:	461a      	mov	r2, r3
  400ae6:	4906      	ldr	r1, [pc, #24]	; (400b00 <SPI_Handler+0x34>)
  400ae8:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
  400aec:	4805      	ldr	r0, [pc, #20]	; (400b04 <SPI_Handler+0x38>)
  400aee:	4d06      	ldr	r5, [pc, #24]	; (400b08 <SPI_Handler+0x3c>)
  400af0:	47a8      	blx	r5
		i++; 
  400af2:	6823      	ldr	r3, [r4, #0]
  400af4:	3301      	adds	r3, #1
  400af6:	6023      	str	r3, [r4, #0]
  400af8:	bd38      	pop	{r3, r4, r5, pc}
  400afa:	bf00      	nop
  400afc:	20000a6c 	.word	0x20000a6c
  400b00:	2000086c 	.word	0x2000086c
  400b04:	40088000 	.word	0x40088000
  400b08:	00400583 	.word	0x00400583

00400b0c <main>:
 * \brief Application entry point for SPI example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b0e:	b087      	sub	sp, #28
	/* Initialize the SAM system. */
	sysclk_init();
  400b10:	4b4a      	ldr	r3, [pc, #296]	; (400c3c <main+0x130>)
  400b12:	4798      	blx	r3
	board_init();
  400b14:	4b4a      	ldr	r3, [pc, #296]	; (400c40 <main+0x134>)
  400b16:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400b18:	4e4a      	ldr	r6, [pc, #296]	; (400c44 <main+0x138>)
  400b1a:	4b4b      	ldr	r3, [pc, #300]	; (400c48 <main+0x13c>)
  400b1c:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400b1e:	4a4b      	ldr	r2, [pc, #300]	; (400c4c <main+0x140>)
  400b20:	4b4b      	ldr	r3, [pc, #300]	; (400c50 <main+0x144>)
  400b22:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400b24:	4a4b      	ldr	r2, [pc, #300]	; (400c54 <main+0x148>)
  400b26:	4b4c      	ldr	r3, [pc, #304]	; (400c58 <main+0x14c>)
  400b28:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400b2a:	4c4c      	ldr	r4, [pc, #304]	; (400c5c <main+0x150>)
  400b2c:	9403      	str	r4, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  400b2e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400b32:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  400b34:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b38:	9305      	str	r3, [sp, #20]
  400b3a:	2007      	movs	r0, #7
  400b3c:	4d48      	ldr	r5, [pc, #288]	; (400c60 <main+0x154>)
  400b3e:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
  400b40:	a903      	add	r1, sp, #12
  400b42:	4630      	mov	r0, r6
  400b44:	4b47      	ldr	r3, [pc, #284]	; (400c64 <main+0x158>)
  400b46:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400b48:	4f47      	ldr	r7, [pc, #284]	; (400c68 <main+0x15c>)
  400b4a:	683b      	ldr	r3, [r7, #0]
  400b4c:	2100      	movs	r1, #0
  400b4e:	6898      	ldr	r0, [r3, #8]
  400b50:	4e46      	ldr	r6, [pc, #280]	; (400c6c <main+0x160>)
  400b52:	47b0      	blx	r6
	setbuf(stdin, NULL);
  400b54:	683b      	ldr	r3, [r7, #0]
  400b56:	2100      	movs	r1, #0
  400b58:	6858      	ldr	r0, [r3, #4]
  400b5a:	47b0      	blx	r6
	pmc_enable_periph_clk(ID_TC0);
  400b5c:	2015      	movs	r0, #21
  400b5e:	47a8      	blx	r5
	tc_find_mck_divisor(1000, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400b60:	9400      	str	r4, [sp, #0]
  400b62:	ab03      	add	r3, sp, #12
  400b64:	aa02      	add	r2, sp, #8
  400b66:	4621      	mov	r1, r4
  400b68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  400b6c:	4d40      	ldr	r5, [pc, #256]	; (400c70 <main+0x164>)
  400b6e:	47a8      	blx	r5
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400b70:	4d40      	ldr	r5, [pc, #256]	; (400c74 <main+0x168>)
  400b72:	9a03      	ldr	r2, [sp, #12]
  400b74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400b78:	2100      	movs	r1, #0
  400b7a:	4628      	mov	r0, r5
  400b7c:	4b3e      	ldr	r3, [pc, #248]	; (400c78 <main+0x16c>)
  400b7e:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / 1000);
  400b80:	9a02      	ldr	r2, [sp, #8]
  400b82:	fbb4 f2f2 	udiv	r2, r4, r2
  400b86:	4b3d      	ldr	r3, [pc, #244]	; (400c7c <main+0x170>)
  400b88:	fba3 3202 	umull	r3, r2, r3, r2
  400b8c:	0992      	lsrs	r2, r2, #6
  400b8e:	2100      	movs	r1, #0
  400b90:	4628      	mov	r0, r5
  400b92:	4b3b      	ldr	r3, [pc, #236]	; (400c80 <main+0x174>)
  400b94:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b96:	4c3b      	ldr	r4, [pc, #236]	; (400c84 <main+0x178>)
  400b98:	f44f 2600 	mov.w	r6, #524288	; 0x80000
  400b9c:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ba4:	f3bf 8f6f 	isb	sy
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ba8:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
  400bac:	6027      	str	r7, [r4, #0]
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400bae:	2210      	movs	r2, #16
  400bb0:	2100      	movs	r1, #0
  400bb2:	4628      	mov	r0, r5
  400bb4:	4b34      	ldr	r3, [pc, #208]	; (400c88 <main+0x17c>)
  400bb6:	4798      	blx	r3
	tc_start(TC0, 0);
  400bb8:	2100      	movs	r1, #0
  400bba:	4628      	mov	r0, r5
  400bbc:	4b33      	ldr	r3, [pc, #204]	; (400c8c <main+0x180>)
  400bbe:	4798      	blx	r3
	
	configure_tc();
	
	for(int j = 0; j <= 4; j++)
	{
		buffer[j] = j * 1000;
  400bc0:	4b33      	ldr	r3, [pc, #204]	; (400c90 <main+0x184>)
  400bc2:	2500      	movs	r5, #0
  400bc4:	801d      	strh	r5, [r3, #0]
  400bc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400bca:	805a      	strh	r2, [r3, #2]
  400bcc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  400bd0:	809a      	strh	r2, [r3, #4]
  400bd2:	f640 32b8 	movw	r2, #3000	; 0xbb8
  400bd6:	80da      	strh	r2, [r3, #6]
  400bd8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  400bdc:	811a      	strh	r2, [r3, #8]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400bde:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400be2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400be6:	f3bf 8f6f 	isb	sy
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400bea:	6026      	str	r6, [r4, #0]
	spi_enable_clock(SPI_SLAVE_BASE);
  400bec:	4c29      	ldr	r4, [pc, #164]	; (400c94 <main+0x188>)
  400bee:	4620      	mov	r0, r4
  400bf0:	4b29      	ldr	r3, [pc, #164]	; (400c98 <main+0x18c>)
  400bf2:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400bf4:	2602      	movs	r6, #2
  400bf6:	6026      	str	r6, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400bf8:	2780      	movs	r7, #128	; 0x80
  400bfa:	6027      	str	r7, [r4, #0]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
  400bfc:	6863      	ldr	r3, [r4, #4]
  400bfe:	f023 0301 	bic.w	r3, r3, #1
  400c02:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400c04:	6863      	ldr	r3, [r4, #4]
  400c06:	f043 0310 	orr.w	r3, r3, #16
  400c0a:	6063      	str	r3, [r4, #4]
	spi_set_peripheral_chip_select_value(SPI_SLAVE_BASE, SPI_CHIP_PCS);
  400c0c:	210e      	movs	r1, #14
  400c0e:	4620      	mov	r0, r4
  400c10:	4b22      	ldr	r3, [pc, #136]	; (400c9c <main+0x190>)
  400c12:	4798      	blx	r3
	spi_set_clock_polarity(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  400c14:	462a      	mov	r2, r5
  400c16:	4629      	mov	r1, r5
  400c18:	4620      	mov	r0, r4
  400c1a:	4b21      	ldr	r3, [pc, #132]	; (400ca0 <main+0x194>)
  400c1c:	4798      	blx	r3
	spi_set_clock_phase(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  400c1e:	462a      	mov	r2, r5
  400c20:	4629      	mov	r1, r5
  400c22:	4620      	mov	r0, r4
  400c24:	4b1f      	ldr	r3, [pc, #124]	; (400ca4 <main+0x198>)
  400c26:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_SLAVE_BASE, SPI_CHIP_SEL, bits_per_transfer);
  400c28:	463a      	mov	r2, r7
  400c2a:	4629      	mov	r1, r5
  400c2c:	4620      	mov	r0, r4
  400c2e:	4b1e      	ldr	r3, [pc, #120]	; (400ca8 <main+0x19c>)
  400c30:	4798      	blx	r3
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400c32:	6166      	str	r6, [r4, #20]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400c34:	2301      	movs	r3, #1
  400c36:	6023      	str	r3, [r4, #0]
  400c38:	e7fe      	b.n	400c38 <main+0x12c>
  400c3a:	bf00      	nop
  400c3c:	00400165 	.word	0x00400165
  400c40:	00400255 	.word	0x00400255
  400c44:	400e0600 	.word	0x400e0600
  400c48:	20000aac 	.word	0x20000aac
  400c4c:	00400a4d 	.word	0x00400a4d
  400c50:	20000aa8 	.word	0x20000aa8
  400c54:	004009c5 	.word	0x004009c5
  400c58:	20000aa4 	.word	0x20000aa4
  400c5c:	07270e00 	.word	0x07270e00
  400c60:	00400509 	.word	0x00400509
  400c64:	004006a9 	.word	0x004006a9
  400c68:	20000008 	.word	0x20000008
  400c6c:	00400d99 	.word	0x00400d99
  400c70:	00400639 	.word	0x00400639
  400c74:	40090000 	.word	0x40090000
  400c78:	00400607 	.word	0x00400607
  400c7c:	10624dd3 	.word	0x10624dd3
  400c80:	00400629 	.word	0x00400629
  400c84:	e000e100 	.word	0xe000e100
  400c88:	00400631 	.word	0x00400631
  400c8c:	00400621 	.word	0x00400621
  400c90:	2000086c 	.word	0x2000086c
  400c94:	40088000 	.word	0x40088000
  400c98:	0040055d 	.word	0x0040055d
  400c9c:	0040056d 	.word	0x0040056d
  400ca0:	004005b7 	.word	0x004005b7
  400ca4:	004005d5 	.word	0x004005d5
  400ca8:	004005f3 	.word	0x004005f3

00400cac <__libc_init_array>:
  400cac:	b570      	push	{r4, r5, r6, lr}
  400cae:	4e0f      	ldr	r6, [pc, #60]	; (400cec <__libc_init_array+0x40>)
  400cb0:	4d0f      	ldr	r5, [pc, #60]	; (400cf0 <__libc_init_array+0x44>)
  400cb2:	1b76      	subs	r6, r6, r5
  400cb4:	10b6      	asrs	r6, r6, #2
  400cb6:	bf18      	it	ne
  400cb8:	2400      	movne	r4, #0
  400cba:	d005      	beq.n	400cc8 <__libc_init_array+0x1c>
  400cbc:	3401      	adds	r4, #1
  400cbe:	f855 3b04 	ldr.w	r3, [r5], #4
  400cc2:	4798      	blx	r3
  400cc4:	42a6      	cmp	r6, r4
  400cc6:	d1f9      	bne.n	400cbc <__libc_init_array+0x10>
  400cc8:	4e0a      	ldr	r6, [pc, #40]	; (400cf4 <__libc_init_array+0x48>)
  400cca:	4d0b      	ldr	r5, [pc, #44]	; (400cf8 <__libc_init_array+0x4c>)
  400ccc:	1b76      	subs	r6, r6, r5
  400cce:	f001 f86b 	bl	401da8 <_init>
  400cd2:	10b6      	asrs	r6, r6, #2
  400cd4:	bf18      	it	ne
  400cd6:	2400      	movne	r4, #0
  400cd8:	d006      	beq.n	400ce8 <__libc_init_array+0x3c>
  400cda:	3401      	adds	r4, #1
  400cdc:	f855 3b04 	ldr.w	r3, [r5], #4
  400ce0:	4798      	blx	r3
  400ce2:	42a6      	cmp	r6, r4
  400ce4:	d1f9      	bne.n	400cda <__libc_init_array+0x2e>
  400ce6:	bd70      	pop	{r4, r5, r6, pc}
  400ce8:	bd70      	pop	{r4, r5, r6, pc}
  400cea:	bf00      	nop
  400cec:	00401db4 	.word	0x00401db4
  400cf0:	00401db4 	.word	0x00401db4
  400cf4:	00401dbc 	.word	0x00401dbc
  400cf8:	00401db4 	.word	0x00401db4

00400cfc <memset>:
  400cfc:	b470      	push	{r4, r5, r6}
  400cfe:	0786      	lsls	r6, r0, #30
  400d00:	d046      	beq.n	400d90 <memset+0x94>
  400d02:	1e54      	subs	r4, r2, #1
  400d04:	2a00      	cmp	r2, #0
  400d06:	d041      	beq.n	400d8c <memset+0x90>
  400d08:	b2ca      	uxtb	r2, r1
  400d0a:	4603      	mov	r3, r0
  400d0c:	e002      	b.n	400d14 <memset+0x18>
  400d0e:	f114 34ff 	adds.w	r4, r4, #4294967295
  400d12:	d33b      	bcc.n	400d8c <memset+0x90>
  400d14:	f803 2b01 	strb.w	r2, [r3], #1
  400d18:	079d      	lsls	r5, r3, #30
  400d1a:	d1f8      	bne.n	400d0e <memset+0x12>
  400d1c:	2c03      	cmp	r4, #3
  400d1e:	d92e      	bls.n	400d7e <memset+0x82>
  400d20:	b2cd      	uxtb	r5, r1
  400d22:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400d26:	2c0f      	cmp	r4, #15
  400d28:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400d2c:	d919      	bls.n	400d62 <memset+0x66>
  400d2e:	f103 0210 	add.w	r2, r3, #16
  400d32:	4626      	mov	r6, r4
  400d34:	3e10      	subs	r6, #16
  400d36:	2e0f      	cmp	r6, #15
  400d38:	f842 5c10 	str.w	r5, [r2, #-16]
  400d3c:	f842 5c0c 	str.w	r5, [r2, #-12]
  400d40:	f842 5c08 	str.w	r5, [r2, #-8]
  400d44:	f842 5c04 	str.w	r5, [r2, #-4]
  400d48:	f102 0210 	add.w	r2, r2, #16
  400d4c:	d8f2      	bhi.n	400d34 <memset+0x38>
  400d4e:	f1a4 0210 	sub.w	r2, r4, #16
  400d52:	f022 020f 	bic.w	r2, r2, #15
  400d56:	f004 040f 	and.w	r4, r4, #15
  400d5a:	3210      	adds	r2, #16
  400d5c:	2c03      	cmp	r4, #3
  400d5e:	4413      	add	r3, r2
  400d60:	d90d      	bls.n	400d7e <memset+0x82>
  400d62:	461e      	mov	r6, r3
  400d64:	4622      	mov	r2, r4
  400d66:	3a04      	subs	r2, #4
  400d68:	2a03      	cmp	r2, #3
  400d6a:	f846 5b04 	str.w	r5, [r6], #4
  400d6e:	d8fa      	bhi.n	400d66 <memset+0x6a>
  400d70:	1f22      	subs	r2, r4, #4
  400d72:	f022 0203 	bic.w	r2, r2, #3
  400d76:	3204      	adds	r2, #4
  400d78:	4413      	add	r3, r2
  400d7a:	f004 0403 	and.w	r4, r4, #3
  400d7e:	b12c      	cbz	r4, 400d8c <memset+0x90>
  400d80:	b2c9      	uxtb	r1, r1
  400d82:	441c      	add	r4, r3
  400d84:	f803 1b01 	strb.w	r1, [r3], #1
  400d88:	429c      	cmp	r4, r3
  400d8a:	d1fb      	bne.n	400d84 <memset+0x88>
  400d8c:	bc70      	pop	{r4, r5, r6}
  400d8e:	4770      	bx	lr
  400d90:	4614      	mov	r4, r2
  400d92:	4603      	mov	r3, r0
  400d94:	e7c2      	b.n	400d1c <memset+0x20>
  400d96:	bf00      	nop

00400d98 <setbuf>:
  400d98:	2900      	cmp	r1, #0
  400d9a:	bf0c      	ite	eq
  400d9c:	2202      	moveq	r2, #2
  400d9e:	2200      	movne	r2, #0
  400da0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400da4:	f000 b800 	b.w	400da8 <setvbuf>

00400da8 <setvbuf>:
  400da8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400dac:	4c61      	ldr	r4, [pc, #388]	; (400f34 <setvbuf+0x18c>)
  400dae:	6825      	ldr	r5, [r4, #0]
  400db0:	b083      	sub	sp, #12
  400db2:	4604      	mov	r4, r0
  400db4:	460f      	mov	r7, r1
  400db6:	4690      	mov	r8, r2
  400db8:	461e      	mov	r6, r3
  400dba:	b115      	cbz	r5, 400dc2 <setvbuf+0x1a>
  400dbc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400dbe:	2b00      	cmp	r3, #0
  400dc0:	d064      	beq.n	400e8c <setvbuf+0xe4>
  400dc2:	f1b8 0f02 	cmp.w	r8, #2
  400dc6:	d006      	beq.n	400dd6 <setvbuf+0x2e>
  400dc8:	f1b8 0f01 	cmp.w	r8, #1
  400dcc:	f200 809f 	bhi.w	400f0e <setvbuf+0x166>
  400dd0:	2e00      	cmp	r6, #0
  400dd2:	f2c0 809c 	blt.w	400f0e <setvbuf+0x166>
  400dd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400dd8:	07d8      	lsls	r0, r3, #31
  400dda:	d534      	bpl.n	400e46 <setvbuf+0x9e>
  400ddc:	4621      	mov	r1, r4
  400dde:	4628      	mov	r0, r5
  400de0:	f000 f95a 	bl	401098 <_fflush_r>
  400de4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400de6:	b141      	cbz	r1, 400dfa <setvbuf+0x52>
  400de8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400dec:	4299      	cmp	r1, r3
  400dee:	d002      	beq.n	400df6 <setvbuf+0x4e>
  400df0:	4628      	mov	r0, r5
  400df2:	f000 fa4b 	bl	40128c <_free_r>
  400df6:	2300      	movs	r3, #0
  400df8:	6323      	str	r3, [r4, #48]	; 0x30
  400dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400dfe:	2200      	movs	r2, #0
  400e00:	61a2      	str	r2, [r4, #24]
  400e02:	6062      	str	r2, [r4, #4]
  400e04:	061a      	lsls	r2, r3, #24
  400e06:	d43a      	bmi.n	400e7e <setvbuf+0xd6>
  400e08:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400e0c:	f023 0303 	bic.w	r3, r3, #3
  400e10:	f1b8 0f02 	cmp.w	r8, #2
  400e14:	81a3      	strh	r3, [r4, #12]
  400e16:	d01d      	beq.n	400e54 <setvbuf+0xac>
  400e18:	ab01      	add	r3, sp, #4
  400e1a:	466a      	mov	r2, sp
  400e1c:	4621      	mov	r1, r4
  400e1e:	4628      	mov	r0, r5
  400e20:	f000 fb4c 	bl	4014bc <__swhatbuf_r>
  400e24:	89a3      	ldrh	r3, [r4, #12]
  400e26:	4318      	orrs	r0, r3
  400e28:	81a0      	strh	r0, [r4, #12]
  400e2a:	2e00      	cmp	r6, #0
  400e2c:	d132      	bne.n	400e94 <setvbuf+0xec>
  400e2e:	9e00      	ldr	r6, [sp, #0]
  400e30:	4630      	mov	r0, r6
  400e32:	f000 fb71 	bl	401518 <malloc>
  400e36:	4607      	mov	r7, r0
  400e38:	2800      	cmp	r0, #0
  400e3a:	d06b      	beq.n	400f14 <setvbuf+0x16c>
  400e3c:	89a3      	ldrh	r3, [r4, #12]
  400e3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400e42:	81a3      	strh	r3, [r4, #12]
  400e44:	e028      	b.n	400e98 <setvbuf+0xf0>
  400e46:	89a3      	ldrh	r3, [r4, #12]
  400e48:	0599      	lsls	r1, r3, #22
  400e4a:	d4c7      	bmi.n	400ddc <setvbuf+0x34>
  400e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400e4e:	f000 fb31 	bl	4014b4 <__retarget_lock_acquire_recursive>
  400e52:	e7c3      	b.n	400ddc <setvbuf+0x34>
  400e54:	2500      	movs	r5, #0
  400e56:	6e61      	ldr	r1, [r4, #100]	; 0x64
  400e58:	2600      	movs	r6, #0
  400e5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400e5e:	f043 0302 	orr.w	r3, r3, #2
  400e62:	2001      	movs	r0, #1
  400e64:	60a6      	str	r6, [r4, #8]
  400e66:	07ce      	lsls	r6, r1, #31
  400e68:	81a3      	strh	r3, [r4, #12]
  400e6a:	6022      	str	r2, [r4, #0]
  400e6c:	6122      	str	r2, [r4, #16]
  400e6e:	6160      	str	r0, [r4, #20]
  400e70:	d401      	bmi.n	400e76 <setvbuf+0xce>
  400e72:	0598      	lsls	r0, r3, #22
  400e74:	d53e      	bpl.n	400ef4 <setvbuf+0x14c>
  400e76:	4628      	mov	r0, r5
  400e78:	b003      	add	sp, #12
  400e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e7e:	6921      	ldr	r1, [r4, #16]
  400e80:	4628      	mov	r0, r5
  400e82:	f000 fa03 	bl	40128c <_free_r>
  400e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400e8a:	e7bd      	b.n	400e08 <setvbuf+0x60>
  400e8c:	4628      	mov	r0, r5
  400e8e:	f000 f95b 	bl	401148 <__sinit>
  400e92:	e796      	b.n	400dc2 <setvbuf+0x1a>
  400e94:	2f00      	cmp	r7, #0
  400e96:	d0cb      	beq.n	400e30 <setvbuf+0x88>
  400e98:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400e9a:	2b00      	cmp	r3, #0
  400e9c:	d033      	beq.n	400f06 <setvbuf+0x15e>
  400e9e:	9b00      	ldr	r3, [sp, #0]
  400ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  400ea4:	6027      	str	r7, [r4, #0]
  400ea6:	429e      	cmp	r6, r3
  400ea8:	bf1c      	itt	ne
  400eaa:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  400eae:	81a2      	strhne	r2, [r4, #12]
  400eb0:	f1b8 0f01 	cmp.w	r8, #1
  400eb4:	bf04      	itt	eq
  400eb6:	f042 0201 	orreq.w	r2, r2, #1
  400eba:	81a2      	strheq	r2, [r4, #12]
  400ebc:	b292      	uxth	r2, r2
  400ebe:	f012 0308 	ands.w	r3, r2, #8
  400ec2:	6127      	str	r7, [r4, #16]
  400ec4:	6166      	str	r6, [r4, #20]
  400ec6:	d00e      	beq.n	400ee6 <setvbuf+0x13e>
  400ec8:	07d1      	lsls	r1, r2, #31
  400eca:	d51a      	bpl.n	400f02 <setvbuf+0x15a>
  400ecc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400ece:	4276      	negs	r6, r6
  400ed0:	2300      	movs	r3, #0
  400ed2:	f015 0501 	ands.w	r5, r5, #1
  400ed6:	61a6      	str	r6, [r4, #24]
  400ed8:	60a3      	str	r3, [r4, #8]
  400eda:	d009      	beq.n	400ef0 <setvbuf+0x148>
  400edc:	2500      	movs	r5, #0
  400ede:	4628      	mov	r0, r5
  400ee0:	b003      	add	sp, #12
  400ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ee6:	60a3      	str	r3, [r4, #8]
  400ee8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400eea:	f015 0501 	ands.w	r5, r5, #1
  400eee:	d1f5      	bne.n	400edc <setvbuf+0x134>
  400ef0:	0593      	lsls	r3, r2, #22
  400ef2:	d4c0      	bmi.n	400e76 <setvbuf+0xce>
  400ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400ef6:	f000 fadf 	bl	4014b8 <__retarget_lock_release_recursive>
  400efa:	4628      	mov	r0, r5
  400efc:	b003      	add	sp, #12
  400efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f02:	60a6      	str	r6, [r4, #8]
  400f04:	e7f0      	b.n	400ee8 <setvbuf+0x140>
  400f06:	4628      	mov	r0, r5
  400f08:	f000 f91e 	bl	401148 <__sinit>
  400f0c:	e7c7      	b.n	400e9e <setvbuf+0xf6>
  400f0e:	f04f 35ff 	mov.w	r5, #4294967295
  400f12:	e7b0      	b.n	400e76 <setvbuf+0xce>
  400f14:	f8dd 9000 	ldr.w	r9, [sp]
  400f18:	45b1      	cmp	r9, r6
  400f1a:	d004      	beq.n	400f26 <setvbuf+0x17e>
  400f1c:	4648      	mov	r0, r9
  400f1e:	f000 fafb 	bl	401518 <malloc>
  400f22:	4607      	mov	r7, r0
  400f24:	b920      	cbnz	r0, 400f30 <setvbuf+0x188>
  400f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f2a:	f04f 35ff 	mov.w	r5, #4294967295
  400f2e:	e792      	b.n	400e56 <setvbuf+0xae>
  400f30:	464e      	mov	r6, r9
  400f32:	e783      	b.n	400e3c <setvbuf+0x94>
  400f34:	20000008 	.word	0x20000008

00400f38 <register_fini>:
  400f38:	4b02      	ldr	r3, [pc, #8]	; (400f44 <register_fini+0xc>)
  400f3a:	b113      	cbz	r3, 400f42 <register_fini+0xa>
  400f3c:	4802      	ldr	r0, [pc, #8]	; (400f48 <register_fini+0x10>)
  400f3e:	f000 b805 	b.w	400f4c <atexit>
  400f42:	4770      	bx	lr
  400f44:	00000000 	.word	0x00000000
  400f48:	004011b9 	.word	0x004011b9

00400f4c <atexit>:
  400f4c:	2300      	movs	r3, #0
  400f4e:	4601      	mov	r1, r0
  400f50:	461a      	mov	r2, r3
  400f52:	4618      	mov	r0, r3
  400f54:	f000 be10 	b.w	401b78 <__register_exitproc>

00400f58 <__sflush_r>:
  400f58:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  400f5c:	b29a      	uxth	r2, r3
  400f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f62:	460d      	mov	r5, r1
  400f64:	0711      	lsls	r1, r2, #28
  400f66:	4680      	mov	r8, r0
  400f68:	d43a      	bmi.n	400fe0 <__sflush_r+0x88>
  400f6a:	686a      	ldr	r2, [r5, #4]
  400f6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400f70:	2a00      	cmp	r2, #0
  400f72:	81ab      	strh	r3, [r5, #12]
  400f74:	dd6f      	ble.n	401056 <__sflush_r+0xfe>
  400f76:	6aac      	ldr	r4, [r5, #40]	; 0x28
  400f78:	2c00      	cmp	r4, #0
  400f7a:	d049      	beq.n	401010 <__sflush_r+0xb8>
  400f7c:	2200      	movs	r2, #0
  400f7e:	b29b      	uxth	r3, r3
  400f80:	f8d8 6000 	ldr.w	r6, [r8]
  400f84:	f8c8 2000 	str.w	r2, [r8]
  400f88:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  400f8c:	d067      	beq.n	40105e <__sflush_r+0x106>
  400f8e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  400f90:	075f      	lsls	r7, r3, #29
  400f92:	d505      	bpl.n	400fa0 <__sflush_r+0x48>
  400f94:	6869      	ldr	r1, [r5, #4]
  400f96:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400f98:	1a52      	subs	r2, r2, r1
  400f9a:	b10b      	cbz	r3, 400fa0 <__sflush_r+0x48>
  400f9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  400f9e:	1ad2      	subs	r2, r2, r3
  400fa0:	2300      	movs	r3, #0
  400fa2:	69e9      	ldr	r1, [r5, #28]
  400fa4:	4640      	mov	r0, r8
  400fa6:	47a0      	blx	r4
  400fa8:	1c44      	adds	r4, r0, #1
  400faa:	d03c      	beq.n	401026 <__sflush_r+0xce>
  400fac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  400fb0:	692a      	ldr	r2, [r5, #16]
  400fb2:	602a      	str	r2, [r5, #0]
  400fb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400fb8:	2200      	movs	r2, #0
  400fba:	81ab      	strh	r3, [r5, #12]
  400fbc:	04db      	lsls	r3, r3, #19
  400fbe:	606a      	str	r2, [r5, #4]
  400fc0:	d447      	bmi.n	401052 <__sflush_r+0xfa>
  400fc2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  400fc4:	f8c8 6000 	str.w	r6, [r8]
  400fc8:	b311      	cbz	r1, 401010 <__sflush_r+0xb8>
  400fca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  400fce:	4299      	cmp	r1, r3
  400fd0:	d002      	beq.n	400fd8 <__sflush_r+0x80>
  400fd2:	4640      	mov	r0, r8
  400fd4:	f000 f95a 	bl	40128c <_free_r>
  400fd8:	2000      	movs	r0, #0
  400fda:	6328      	str	r0, [r5, #48]	; 0x30
  400fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fe0:	692e      	ldr	r6, [r5, #16]
  400fe2:	b1ae      	cbz	r6, 401010 <__sflush_r+0xb8>
  400fe4:	682c      	ldr	r4, [r5, #0]
  400fe6:	602e      	str	r6, [r5, #0]
  400fe8:	0791      	lsls	r1, r2, #30
  400fea:	bf0c      	ite	eq
  400fec:	696b      	ldreq	r3, [r5, #20]
  400fee:	2300      	movne	r3, #0
  400ff0:	1ba4      	subs	r4, r4, r6
  400ff2:	60ab      	str	r3, [r5, #8]
  400ff4:	e00a      	b.n	40100c <__sflush_r+0xb4>
  400ff6:	4623      	mov	r3, r4
  400ff8:	4632      	mov	r2, r6
  400ffa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  400ffc:	69e9      	ldr	r1, [r5, #28]
  400ffe:	4640      	mov	r0, r8
  401000:	47b8      	blx	r7
  401002:	2800      	cmp	r0, #0
  401004:	eba4 0400 	sub.w	r4, r4, r0
  401008:	4406      	add	r6, r0
  40100a:	dd04      	ble.n	401016 <__sflush_r+0xbe>
  40100c:	2c00      	cmp	r4, #0
  40100e:	dcf2      	bgt.n	400ff6 <__sflush_r+0x9e>
  401010:	2000      	movs	r0, #0
  401012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401016:	89ab      	ldrh	r3, [r5, #12]
  401018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40101c:	81ab      	strh	r3, [r5, #12]
  40101e:	f04f 30ff 	mov.w	r0, #4294967295
  401022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401026:	f8d8 4000 	ldr.w	r4, [r8]
  40102a:	2c1d      	cmp	r4, #29
  40102c:	d8f3      	bhi.n	401016 <__sflush_r+0xbe>
  40102e:	4b19      	ldr	r3, [pc, #100]	; (401094 <__sflush_r+0x13c>)
  401030:	40e3      	lsrs	r3, r4
  401032:	43db      	mvns	r3, r3
  401034:	f013 0301 	ands.w	r3, r3, #1
  401038:	d1ed      	bne.n	401016 <__sflush_r+0xbe>
  40103a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40103e:	606b      	str	r3, [r5, #4]
  401040:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  401044:	6929      	ldr	r1, [r5, #16]
  401046:	81ab      	strh	r3, [r5, #12]
  401048:	04da      	lsls	r2, r3, #19
  40104a:	6029      	str	r1, [r5, #0]
  40104c:	d5b9      	bpl.n	400fc2 <__sflush_r+0x6a>
  40104e:	2c00      	cmp	r4, #0
  401050:	d1b7      	bne.n	400fc2 <__sflush_r+0x6a>
  401052:	6528      	str	r0, [r5, #80]	; 0x50
  401054:	e7b5      	b.n	400fc2 <__sflush_r+0x6a>
  401056:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401058:	2a00      	cmp	r2, #0
  40105a:	dc8c      	bgt.n	400f76 <__sflush_r+0x1e>
  40105c:	e7d8      	b.n	401010 <__sflush_r+0xb8>
  40105e:	2301      	movs	r3, #1
  401060:	69e9      	ldr	r1, [r5, #28]
  401062:	4640      	mov	r0, r8
  401064:	47a0      	blx	r4
  401066:	1c43      	adds	r3, r0, #1
  401068:	4602      	mov	r2, r0
  40106a:	d002      	beq.n	401072 <__sflush_r+0x11a>
  40106c:	89ab      	ldrh	r3, [r5, #12]
  40106e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401070:	e78e      	b.n	400f90 <__sflush_r+0x38>
  401072:	f8d8 3000 	ldr.w	r3, [r8]
  401076:	2b00      	cmp	r3, #0
  401078:	d0f8      	beq.n	40106c <__sflush_r+0x114>
  40107a:	2b1d      	cmp	r3, #29
  40107c:	d001      	beq.n	401082 <__sflush_r+0x12a>
  40107e:	2b16      	cmp	r3, #22
  401080:	d102      	bne.n	401088 <__sflush_r+0x130>
  401082:	f8c8 6000 	str.w	r6, [r8]
  401086:	e7c3      	b.n	401010 <__sflush_r+0xb8>
  401088:	89ab      	ldrh	r3, [r5, #12]
  40108a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40108e:	81ab      	strh	r3, [r5, #12]
  401090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401094:	20400001 	.word	0x20400001

00401098 <_fflush_r>:
  401098:	b538      	push	{r3, r4, r5, lr}
  40109a:	460d      	mov	r5, r1
  40109c:	4604      	mov	r4, r0
  40109e:	b108      	cbz	r0, 4010a4 <_fflush_r+0xc>
  4010a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4010a2:	b1bb      	cbz	r3, 4010d4 <_fflush_r+0x3c>
  4010a4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4010a8:	b188      	cbz	r0, 4010ce <_fflush_r+0x36>
  4010aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4010ac:	07db      	lsls	r3, r3, #31
  4010ae:	d401      	bmi.n	4010b4 <_fflush_r+0x1c>
  4010b0:	0581      	lsls	r1, r0, #22
  4010b2:	d517      	bpl.n	4010e4 <_fflush_r+0x4c>
  4010b4:	4620      	mov	r0, r4
  4010b6:	4629      	mov	r1, r5
  4010b8:	f7ff ff4e 	bl	400f58 <__sflush_r>
  4010bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4010be:	07da      	lsls	r2, r3, #31
  4010c0:	4604      	mov	r4, r0
  4010c2:	d402      	bmi.n	4010ca <_fflush_r+0x32>
  4010c4:	89ab      	ldrh	r3, [r5, #12]
  4010c6:	059b      	lsls	r3, r3, #22
  4010c8:	d507      	bpl.n	4010da <_fflush_r+0x42>
  4010ca:	4620      	mov	r0, r4
  4010cc:	bd38      	pop	{r3, r4, r5, pc}
  4010ce:	4604      	mov	r4, r0
  4010d0:	4620      	mov	r0, r4
  4010d2:	bd38      	pop	{r3, r4, r5, pc}
  4010d4:	f000 f838 	bl	401148 <__sinit>
  4010d8:	e7e4      	b.n	4010a4 <_fflush_r+0xc>
  4010da:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4010dc:	f000 f9ec 	bl	4014b8 <__retarget_lock_release_recursive>
  4010e0:	4620      	mov	r0, r4
  4010e2:	bd38      	pop	{r3, r4, r5, pc}
  4010e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4010e6:	f000 f9e5 	bl	4014b4 <__retarget_lock_acquire_recursive>
  4010ea:	e7e3      	b.n	4010b4 <_fflush_r+0x1c>

004010ec <_cleanup_r>:
  4010ec:	4901      	ldr	r1, [pc, #4]	; (4010f4 <_cleanup_r+0x8>)
  4010ee:	f000 b9b3 	b.w	401458 <_fwalk_reent>
  4010f2:	bf00      	nop
  4010f4:	00401c61 	.word	0x00401c61

004010f8 <std.isra.0>:
  4010f8:	b510      	push	{r4, lr}
  4010fa:	2300      	movs	r3, #0
  4010fc:	4604      	mov	r4, r0
  4010fe:	8181      	strh	r1, [r0, #12]
  401100:	81c2      	strh	r2, [r0, #14]
  401102:	6003      	str	r3, [r0, #0]
  401104:	6043      	str	r3, [r0, #4]
  401106:	6083      	str	r3, [r0, #8]
  401108:	6643      	str	r3, [r0, #100]	; 0x64
  40110a:	6103      	str	r3, [r0, #16]
  40110c:	6143      	str	r3, [r0, #20]
  40110e:	6183      	str	r3, [r0, #24]
  401110:	4619      	mov	r1, r3
  401112:	2208      	movs	r2, #8
  401114:	305c      	adds	r0, #92	; 0x5c
  401116:	f7ff fdf1 	bl	400cfc <memset>
  40111a:	4807      	ldr	r0, [pc, #28]	; (401138 <std.isra.0+0x40>)
  40111c:	4907      	ldr	r1, [pc, #28]	; (40113c <std.isra.0+0x44>)
  40111e:	4a08      	ldr	r2, [pc, #32]	; (401140 <std.isra.0+0x48>)
  401120:	4b08      	ldr	r3, [pc, #32]	; (401144 <std.isra.0+0x4c>)
  401122:	6220      	str	r0, [r4, #32]
  401124:	61e4      	str	r4, [r4, #28]
  401126:	6261      	str	r1, [r4, #36]	; 0x24
  401128:	62a2      	str	r2, [r4, #40]	; 0x28
  40112a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40112c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  401130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401134:	f000 b9ba 	b.w	4014ac <__retarget_lock_init_recursive>
  401138:	00401ac5 	.word	0x00401ac5
  40113c:	00401ae9 	.word	0x00401ae9
  401140:	00401b25 	.word	0x00401b25
  401144:	00401b45 	.word	0x00401b45

00401148 <__sinit>:
  401148:	b510      	push	{r4, lr}
  40114a:	4604      	mov	r4, r0
  40114c:	4812      	ldr	r0, [pc, #72]	; (401198 <__sinit+0x50>)
  40114e:	f000 f9b1 	bl	4014b4 <__retarget_lock_acquire_recursive>
  401152:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401154:	b9d2      	cbnz	r2, 40118c <__sinit+0x44>
  401156:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40115a:	4810      	ldr	r0, [pc, #64]	; (40119c <__sinit+0x54>)
  40115c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401160:	2103      	movs	r1, #3
  401162:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  401166:	63e0      	str	r0, [r4, #60]	; 0x3c
  401168:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40116c:	6860      	ldr	r0, [r4, #4]
  40116e:	2104      	movs	r1, #4
  401170:	f7ff ffc2 	bl	4010f8 <std.isra.0>
  401174:	2201      	movs	r2, #1
  401176:	2109      	movs	r1, #9
  401178:	68a0      	ldr	r0, [r4, #8]
  40117a:	f7ff ffbd 	bl	4010f8 <std.isra.0>
  40117e:	2202      	movs	r2, #2
  401180:	2112      	movs	r1, #18
  401182:	68e0      	ldr	r0, [r4, #12]
  401184:	f7ff ffb8 	bl	4010f8 <std.isra.0>
  401188:	2301      	movs	r3, #1
  40118a:	63a3      	str	r3, [r4, #56]	; 0x38
  40118c:	4802      	ldr	r0, [pc, #8]	; (401198 <__sinit+0x50>)
  40118e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401192:	f000 b991 	b.w	4014b8 <__retarget_lock_release_recursive>
  401196:	bf00      	nop
  401198:	20000abc 	.word	0x20000abc
  40119c:	004010ed 	.word	0x004010ed

004011a0 <__sfp_lock_acquire>:
  4011a0:	4801      	ldr	r0, [pc, #4]	; (4011a8 <__sfp_lock_acquire+0x8>)
  4011a2:	f000 b987 	b.w	4014b4 <__retarget_lock_acquire_recursive>
  4011a6:	bf00      	nop
  4011a8:	20000ad0 	.word	0x20000ad0

004011ac <__sfp_lock_release>:
  4011ac:	4801      	ldr	r0, [pc, #4]	; (4011b4 <__sfp_lock_release+0x8>)
  4011ae:	f000 b983 	b.w	4014b8 <__retarget_lock_release_recursive>
  4011b2:	bf00      	nop
  4011b4:	20000ad0 	.word	0x20000ad0

004011b8 <__libc_fini_array>:
  4011b8:	b538      	push	{r3, r4, r5, lr}
  4011ba:	4c0a      	ldr	r4, [pc, #40]	; (4011e4 <__libc_fini_array+0x2c>)
  4011bc:	4d0a      	ldr	r5, [pc, #40]	; (4011e8 <__libc_fini_array+0x30>)
  4011be:	1b64      	subs	r4, r4, r5
  4011c0:	10a4      	asrs	r4, r4, #2
  4011c2:	d00a      	beq.n	4011da <__libc_fini_array+0x22>
  4011c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4011c8:	3b01      	subs	r3, #1
  4011ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4011ce:	3c01      	subs	r4, #1
  4011d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4011d4:	4798      	blx	r3
  4011d6:	2c00      	cmp	r4, #0
  4011d8:	d1f9      	bne.n	4011ce <__libc_fini_array+0x16>
  4011da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4011de:	f000 bded 	b.w	401dbc <_fini>
  4011e2:	bf00      	nop
  4011e4:	00401dcc 	.word	0x00401dcc
  4011e8:	00401dc8 	.word	0x00401dc8

004011ec <_malloc_trim_r>:
  4011ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011ee:	4f24      	ldr	r7, [pc, #144]	; (401280 <_malloc_trim_r+0x94>)
  4011f0:	460c      	mov	r4, r1
  4011f2:	4606      	mov	r6, r0
  4011f4:	f000 fc48 	bl	401a88 <__malloc_lock>
  4011f8:	68bb      	ldr	r3, [r7, #8]
  4011fa:	685d      	ldr	r5, [r3, #4]
  4011fc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  401200:	310f      	adds	r1, #15
  401202:	f025 0503 	bic.w	r5, r5, #3
  401206:	4429      	add	r1, r5
  401208:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40120c:	f021 010f 	bic.w	r1, r1, #15
  401210:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  401214:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401218:	db07      	blt.n	40122a <_malloc_trim_r+0x3e>
  40121a:	2100      	movs	r1, #0
  40121c:	4630      	mov	r0, r6
  40121e:	f000 fc3f 	bl	401aa0 <_sbrk_r>
  401222:	68bb      	ldr	r3, [r7, #8]
  401224:	442b      	add	r3, r5
  401226:	4298      	cmp	r0, r3
  401228:	d004      	beq.n	401234 <_malloc_trim_r+0x48>
  40122a:	4630      	mov	r0, r6
  40122c:	f000 fc32 	bl	401a94 <__malloc_unlock>
  401230:	2000      	movs	r0, #0
  401232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401234:	4261      	negs	r1, r4
  401236:	4630      	mov	r0, r6
  401238:	f000 fc32 	bl	401aa0 <_sbrk_r>
  40123c:	3001      	adds	r0, #1
  40123e:	d00d      	beq.n	40125c <_malloc_trim_r+0x70>
  401240:	4b10      	ldr	r3, [pc, #64]	; (401284 <_malloc_trim_r+0x98>)
  401242:	68ba      	ldr	r2, [r7, #8]
  401244:	6819      	ldr	r1, [r3, #0]
  401246:	1b2d      	subs	r5, r5, r4
  401248:	f045 0501 	orr.w	r5, r5, #1
  40124c:	4630      	mov	r0, r6
  40124e:	1b09      	subs	r1, r1, r4
  401250:	6055      	str	r5, [r2, #4]
  401252:	6019      	str	r1, [r3, #0]
  401254:	f000 fc1e 	bl	401a94 <__malloc_unlock>
  401258:	2001      	movs	r0, #1
  40125a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40125c:	2100      	movs	r1, #0
  40125e:	4630      	mov	r0, r6
  401260:	f000 fc1e 	bl	401aa0 <_sbrk_r>
  401264:	68ba      	ldr	r2, [r7, #8]
  401266:	1a83      	subs	r3, r0, r2
  401268:	2b0f      	cmp	r3, #15
  40126a:	ddde      	ble.n	40122a <_malloc_trim_r+0x3e>
  40126c:	4c06      	ldr	r4, [pc, #24]	; (401288 <_malloc_trim_r+0x9c>)
  40126e:	4905      	ldr	r1, [pc, #20]	; (401284 <_malloc_trim_r+0x98>)
  401270:	6824      	ldr	r4, [r4, #0]
  401272:	f043 0301 	orr.w	r3, r3, #1
  401276:	1b00      	subs	r0, r0, r4
  401278:	6053      	str	r3, [r2, #4]
  40127a:	6008      	str	r0, [r1, #0]
  40127c:	e7d5      	b.n	40122a <_malloc_trim_r+0x3e>
  40127e:	bf00      	nop
  401280:	2000043c 	.word	0x2000043c
  401284:	20000a70 	.word	0x20000a70
  401288:	20000844 	.word	0x20000844

0040128c <_free_r>:
  40128c:	2900      	cmp	r1, #0
  40128e:	d044      	beq.n	40131a <_free_r+0x8e>
  401290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401294:	460d      	mov	r5, r1
  401296:	4680      	mov	r8, r0
  401298:	f000 fbf6 	bl	401a88 <__malloc_lock>
  40129c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4012a0:	4969      	ldr	r1, [pc, #420]	; (401448 <_free_r+0x1bc>)
  4012a2:	f027 0301 	bic.w	r3, r7, #1
  4012a6:	f1a5 0408 	sub.w	r4, r5, #8
  4012aa:	18e2      	adds	r2, r4, r3
  4012ac:	688e      	ldr	r6, [r1, #8]
  4012ae:	6850      	ldr	r0, [r2, #4]
  4012b0:	42b2      	cmp	r2, r6
  4012b2:	f020 0003 	bic.w	r0, r0, #3
  4012b6:	d05e      	beq.n	401376 <_free_r+0xea>
  4012b8:	07fe      	lsls	r6, r7, #31
  4012ba:	6050      	str	r0, [r2, #4]
  4012bc:	d40b      	bmi.n	4012d6 <_free_r+0x4a>
  4012be:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4012c2:	1be4      	subs	r4, r4, r7
  4012c4:	f101 0e08 	add.w	lr, r1, #8
  4012c8:	68a5      	ldr	r5, [r4, #8]
  4012ca:	4575      	cmp	r5, lr
  4012cc:	443b      	add	r3, r7
  4012ce:	d06d      	beq.n	4013ac <_free_r+0x120>
  4012d0:	68e7      	ldr	r7, [r4, #12]
  4012d2:	60ef      	str	r7, [r5, #12]
  4012d4:	60bd      	str	r5, [r7, #8]
  4012d6:	1815      	adds	r5, r2, r0
  4012d8:	686d      	ldr	r5, [r5, #4]
  4012da:	07ed      	lsls	r5, r5, #31
  4012dc:	d53e      	bpl.n	40135c <_free_r+0xd0>
  4012de:	f043 0201 	orr.w	r2, r3, #1
  4012e2:	6062      	str	r2, [r4, #4]
  4012e4:	50e3      	str	r3, [r4, r3]
  4012e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4012ea:	d217      	bcs.n	40131c <_free_r+0x90>
  4012ec:	08db      	lsrs	r3, r3, #3
  4012ee:	1c58      	adds	r0, r3, #1
  4012f0:	109a      	asrs	r2, r3, #2
  4012f2:	684d      	ldr	r5, [r1, #4]
  4012f4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4012f8:	60a7      	str	r7, [r4, #8]
  4012fa:	2301      	movs	r3, #1
  4012fc:	4093      	lsls	r3, r2
  4012fe:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  401302:	432b      	orrs	r3, r5
  401304:	3a08      	subs	r2, #8
  401306:	60e2      	str	r2, [r4, #12]
  401308:	604b      	str	r3, [r1, #4]
  40130a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40130e:	60fc      	str	r4, [r7, #12]
  401310:	4640      	mov	r0, r8
  401312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401316:	f000 bbbd 	b.w	401a94 <__malloc_unlock>
  40131a:	4770      	bx	lr
  40131c:	0a5a      	lsrs	r2, r3, #9
  40131e:	2a04      	cmp	r2, #4
  401320:	d852      	bhi.n	4013c8 <_free_r+0x13c>
  401322:	099a      	lsrs	r2, r3, #6
  401324:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401328:	00ff      	lsls	r7, r7, #3
  40132a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40132e:	19c8      	adds	r0, r1, r7
  401330:	59ca      	ldr	r2, [r1, r7]
  401332:	3808      	subs	r0, #8
  401334:	4290      	cmp	r0, r2
  401336:	d04f      	beq.n	4013d8 <_free_r+0x14c>
  401338:	6851      	ldr	r1, [r2, #4]
  40133a:	f021 0103 	bic.w	r1, r1, #3
  40133e:	428b      	cmp	r3, r1
  401340:	d232      	bcs.n	4013a8 <_free_r+0x11c>
  401342:	6892      	ldr	r2, [r2, #8]
  401344:	4290      	cmp	r0, r2
  401346:	d1f7      	bne.n	401338 <_free_r+0xac>
  401348:	68c3      	ldr	r3, [r0, #12]
  40134a:	60a0      	str	r0, [r4, #8]
  40134c:	60e3      	str	r3, [r4, #12]
  40134e:	609c      	str	r4, [r3, #8]
  401350:	60c4      	str	r4, [r0, #12]
  401352:	4640      	mov	r0, r8
  401354:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401358:	f000 bb9c 	b.w	401a94 <__malloc_unlock>
  40135c:	6895      	ldr	r5, [r2, #8]
  40135e:	4f3b      	ldr	r7, [pc, #236]	; (40144c <_free_r+0x1c0>)
  401360:	42bd      	cmp	r5, r7
  401362:	4403      	add	r3, r0
  401364:	d040      	beq.n	4013e8 <_free_r+0x15c>
  401366:	68d0      	ldr	r0, [r2, #12]
  401368:	60e8      	str	r0, [r5, #12]
  40136a:	f043 0201 	orr.w	r2, r3, #1
  40136e:	6085      	str	r5, [r0, #8]
  401370:	6062      	str	r2, [r4, #4]
  401372:	50e3      	str	r3, [r4, r3]
  401374:	e7b7      	b.n	4012e6 <_free_r+0x5a>
  401376:	07ff      	lsls	r7, r7, #31
  401378:	4403      	add	r3, r0
  40137a:	d407      	bmi.n	40138c <_free_r+0x100>
  40137c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401380:	1aa4      	subs	r4, r4, r2
  401382:	4413      	add	r3, r2
  401384:	68a0      	ldr	r0, [r4, #8]
  401386:	68e2      	ldr	r2, [r4, #12]
  401388:	60c2      	str	r2, [r0, #12]
  40138a:	6090      	str	r0, [r2, #8]
  40138c:	4a30      	ldr	r2, [pc, #192]	; (401450 <_free_r+0x1c4>)
  40138e:	6812      	ldr	r2, [r2, #0]
  401390:	f043 0001 	orr.w	r0, r3, #1
  401394:	4293      	cmp	r3, r2
  401396:	6060      	str	r0, [r4, #4]
  401398:	608c      	str	r4, [r1, #8]
  40139a:	d3b9      	bcc.n	401310 <_free_r+0x84>
  40139c:	4b2d      	ldr	r3, [pc, #180]	; (401454 <_free_r+0x1c8>)
  40139e:	4640      	mov	r0, r8
  4013a0:	6819      	ldr	r1, [r3, #0]
  4013a2:	f7ff ff23 	bl	4011ec <_malloc_trim_r>
  4013a6:	e7b3      	b.n	401310 <_free_r+0x84>
  4013a8:	4610      	mov	r0, r2
  4013aa:	e7cd      	b.n	401348 <_free_r+0xbc>
  4013ac:	1811      	adds	r1, r2, r0
  4013ae:	6849      	ldr	r1, [r1, #4]
  4013b0:	07c9      	lsls	r1, r1, #31
  4013b2:	d444      	bmi.n	40143e <_free_r+0x1b2>
  4013b4:	6891      	ldr	r1, [r2, #8]
  4013b6:	68d2      	ldr	r2, [r2, #12]
  4013b8:	60ca      	str	r2, [r1, #12]
  4013ba:	4403      	add	r3, r0
  4013bc:	f043 0001 	orr.w	r0, r3, #1
  4013c0:	6091      	str	r1, [r2, #8]
  4013c2:	6060      	str	r0, [r4, #4]
  4013c4:	50e3      	str	r3, [r4, r3]
  4013c6:	e7a3      	b.n	401310 <_free_r+0x84>
  4013c8:	2a14      	cmp	r2, #20
  4013ca:	d816      	bhi.n	4013fa <_free_r+0x16e>
  4013cc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4013d0:	00ff      	lsls	r7, r7, #3
  4013d2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4013d6:	e7aa      	b.n	40132e <_free_r+0xa2>
  4013d8:	10aa      	asrs	r2, r5, #2
  4013da:	2301      	movs	r3, #1
  4013dc:	684d      	ldr	r5, [r1, #4]
  4013de:	4093      	lsls	r3, r2
  4013e0:	432b      	orrs	r3, r5
  4013e2:	604b      	str	r3, [r1, #4]
  4013e4:	4603      	mov	r3, r0
  4013e6:	e7b0      	b.n	40134a <_free_r+0xbe>
  4013e8:	f043 0201 	orr.w	r2, r3, #1
  4013ec:	614c      	str	r4, [r1, #20]
  4013ee:	610c      	str	r4, [r1, #16]
  4013f0:	60e5      	str	r5, [r4, #12]
  4013f2:	60a5      	str	r5, [r4, #8]
  4013f4:	6062      	str	r2, [r4, #4]
  4013f6:	50e3      	str	r3, [r4, r3]
  4013f8:	e78a      	b.n	401310 <_free_r+0x84>
  4013fa:	2a54      	cmp	r2, #84	; 0x54
  4013fc:	d806      	bhi.n	40140c <_free_r+0x180>
  4013fe:	0b1a      	lsrs	r2, r3, #12
  401400:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  401404:	00ff      	lsls	r7, r7, #3
  401406:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40140a:	e790      	b.n	40132e <_free_r+0xa2>
  40140c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401410:	d806      	bhi.n	401420 <_free_r+0x194>
  401412:	0bda      	lsrs	r2, r3, #15
  401414:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401418:	00ff      	lsls	r7, r7, #3
  40141a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40141e:	e786      	b.n	40132e <_free_r+0xa2>
  401420:	f240 5054 	movw	r0, #1364	; 0x554
  401424:	4282      	cmp	r2, r0
  401426:	d806      	bhi.n	401436 <_free_r+0x1aa>
  401428:	0c9a      	lsrs	r2, r3, #18
  40142a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40142e:	00ff      	lsls	r7, r7, #3
  401430:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  401434:	e77b      	b.n	40132e <_free_r+0xa2>
  401436:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40143a:	257e      	movs	r5, #126	; 0x7e
  40143c:	e777      	b.n	40132e <_free_r+0xa2>
  40143e:	f043 0101 	orr.w	r1, r3, #1
  401442:	6061      	str	r1, [r4, #4]
  401444:	6013      	str	r3, [r2, #0]
  401446:	e763      	b.n	401310 <_free_r+0x84>
  401448:	2000043c 	.word	0x2000043c
  40144c:	20000444 	.word	0x20000444
  401450:	20000848 	.word	0x20000848
  401454:	20000aa0 	.word	0x20000aa0

00401458 <_fwalk_reent>:
  401458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40145c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401460:	d01f      	beq.n	4014a2 <_fwalk_reent+0x4a>
  401462:	4688      	mov	r8, r1
  401464:	4606      	mov	r6, r0
  401466:	f04f 0900 	mov.w	r9, #0
  40146a:	687d      	ldr	r5, [r7, #4]
  40146c:	68bc      	ldr	r4, [r7, #8]
  40146e:	3d01      	subs	r5, #1
  401470:	d411      	bmi.n	401496 <_fwalk_reent+0x3e>
  401472:	89a3      	ldrh	r3, [r4, #12]
  401474:	2b01      	cmp	r3, #1
  401476:	f105 35ff 	add.w	r5, r5, #4294967295
  40147a:	d908      	bls.n	40148e <_fwalk_reent+0x36>
  40147c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401480:	3301      	adds	r3, #1
  401482:	4621      	mov	r1, r4
  401484:	4630      	mov	r0, r6
  401486:	d002      	beq.n	40148e <_fwalk_reent+0x36>
  401488:	47c0      	blx	r8
  40148a:	ea49 0900 	orr.w	r9, r9, r0
  40148e:	1c6b      	adds	r3, r5, #1
  401490:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401494:	d1ed      	bne.n	401472 <_fwalk_reent+0x1a>
  401496:	683f      	ldr	r7, [r7, #0]
  401498:	2f00      	cmp	r7, #0
  40149a:	d1e6      	bne.n	40146a <_fwalk_reent+0x12>
  40149c:	4648      	mov	r0, r9
  40149e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4014a2:	46b9      	mov	r9, r7
  4014a4:	4648      	mov	r0, r9
  4014a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4014aa:	bf00      	nop

004014ac <__retarget_lock_init_recursive>:
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop

004014b0 <__retarget_lock_close_recursive>:
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop

004014b4 <__retarget_lock_acquire_recursive>:
  4014b4:	4770      	bx	lr
  4014b6:	bf00      	nop

004014b8 <__retarget_lock_release_recursive>:
  4014b8:	4770      	bx	lr
  4014ba:	bf00      	nop

004014bc <__swhatbuf_r>:
  4014bc:	b570      	push	{r4, r5, r6, lr}
  4014be:	460c      	mov	r4, r1
  4014c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4014c4:	2900      	cmp	r1, #0
  4014c6:	b090      	sub	sp, #64	; 0x40
  4014c8:	4615      	mov	r5, r2
  4014ca:	461e      	mov	r6, r3
  4014cc:	db14      	blt.n	4014f8 <__swhatbuf_r+0x3c>
  4014ce:	aa01      	add	r2, sp, #4
  4014d0:	f000 fc28 	bl	401d24 <_fstat_r>
  4014d4:	2800      	cmp	r0, #0
  4014d6:	db0f      	blt.n	4014f8 <__swhatbuf_r+0x3c>
  4014d8:	9a02      	ldr	r2, [sp, #8]
  4014da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4014de:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4014e2:	fab2 f282 	clz	r2, r2
  4014e6:	0952      	lsrs	r2, r2, #5
  4014e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4014ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4014f0:	6032      	str	r2, [r6, #0]
  4014f2:	602b      	str	r3, [r5, #0]
  4014f4:	b010      	add	sp, #64	; 0x40
  4014f6:	bd70      	pop	{r4, r5, r6, pc}
  4014f8:	89a2      	ldrh	r2, [r4, #12]
  4014fa:	2300      	movs	r3, #0
  4014fc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  401500:	6033      	str	r3, [r6, #0]
  401502:	d004      	beq.n	40150e <__swhatbuf_r+0x52>
  401504:	2240      	movs	r2, #64	; 0x40
  401506:	4618      	mov	r0, r3
  401508:	602a      	str	r2, [r5, #0]
  40150a:	b010      	add	sp, #64	; 0x40
  40150c:	bd70      	pop	{r4, r5, r6, pc}
  40150e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401512:	602b      	str	r3, [r5, #0]
  401514:	b010      	add	sp, #64	; 0x40
  401516:	bd70      	pop	{r4, r5, r6, pc}

00401518 <malloc>:
  401518:	4b02      	ldr	r3, [pc, #8]	; (401524 <malloc+0xc>)
  40151a:	4601      	mov	r1, r0
  40151c:	6818      	ldr	r0, [r3, #0]
  40151e:	f000 b803 	b.w	401528 <_malloc_r>
  401522:	bf00      	nop
  401524:	20000008 	.word	0x20000008

00401528 <_malloc_r>:
  401528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40152c:	f101 060b 	add.w	r6, r1, #11
  401530:	2e16      	cmp	r6, #22
  401532:	b083      	sub	sp, #12
  401534:	4605      	mov	r5, r0
  401536:	f240 809e 	bls.w	401676 <_malloc_r+0x14e>
  40153a:	f036 0607 	bics.w	r6, r6, #7
  40153e:	f100 80bd 	bmi.w	4016bc <_malloc_r+0x194>
  401542:	42b1      	cmp	r1, r6
  401544:	f200 80ba 	bhi.w	4016bc <_malloc_r+0x194>
  401548:	f000 fa9e 	bl	401a88 <__malloc_lock>
  40154c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401550:	f0c0 8293 	bcc.w	401a7a <_malloc_r+0x552>
  401554:	0a73      	lsrs	r3, r6, #9
  401556:	f000 80b8 	beq.w	4016ca <_malloc_r+0x1a2>
  40155a:	2b04      	cmp	r3, #4
  40155c:	f200 8179 	bhi.w	401852 <_malloc_r+0x32a>
  401560:	09b3      	lsrs	r3, r6, #6
  401562:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401566:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40156a:	00c3      	lsls	r3, r0, #3
  40156c:	4fbf      	ldr	r7, [pc, #764]	; (40186c <_malloc_r+0x344>)
  40156e:	443b      	add	r3, r7
  401570:	f1a3 0108 	sub.w	r1, r3, #8
  401574:	685c      	ldr	r4, [r3, #4]
  401576:	42a1      	cmp	r1, r4
  401578:	d106      	bne.n	401588 <_malloc_r+0x60>
  40157a:	e00c      	b.n	401596 <_malloc_r+0x6e>
  40157c:	2a00      	cmp	r2, #0
  40157e:	f280 80aa 	bge.w	4016d6 <_malloc_r+0x1ae>
  401582:	68e4      	ldr	r4, [r4, #12]
  401584:	42a1      	cmp	r1, r4
  401586:	d006      	beq.n	401596 <_malloc_r+0x6e>
  401588:	6863      	ldr	r3, [r4, #4]
  40158a:	f023 0303 	bic.w	r3, r3, #3
  40158e:	1b9a      	subs	r2, r3, r6
  401590:	2a0f      	cmp	r2, #15
  401592:	ddf3      	ble.n	40157c <_malloc_r+0x54>
  401594:	4670      	mov	r0, lr
  401596:	693c      	ldr	r4, [r7, #16]
  401598:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401880 <_malloc_r+0x358>
  40159c:	4574      	cmp	r4, lr
  40159e:	f000 81ab 	beq.w	4018f8 <_malloc_r+0x3d0>
  4015a2:	6863      	ldr	r3, [r4, #4]
  4015a4:	f023 0303 	bic.w	r3, r3, #3
  4015a8:	1b9a      	subs	r2, r3, r6
  4015aa:	2a0f      	cmp	r2, #15
  4015ac:	f300 8190 	bgt.w	4018d0 <_malloc_r+0x3a8>
  4015b0:	2a00      	cmp	r2, #0
  4015b2:	f8c7 e014 	str.w	lr, [r7, #20]
  4015b6:	f8c7 e010 	str.w	lr, [r7, #16]
  4015ba:	f280 809d 	bge.w	4016f8 <_malloc_r+0x1d0>
  4015be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4015c2:	f080 8161 	bcs.w	401888 <_malloc_r+0x360>
  4015c6:	08db      	lsrs	r3, r3, #3
  4015c8:	f103 0c01 	add.w	ip, r3, #1
  4015cc:	1099      	asrs	r1, r3, #2
  4015ce:	687a      	ldr	r2, [r7, #4]
  4015d0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4015d4:	f8c4 8008 	str.w	r8, [r4, #8]
  4015d8:	2301      	movs	r3, #1
  4015da:	408b      	lsls	r3, r1
  4015dc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4015e0:	4313      	orrs	r3, r2
  4015e2:	3908      	subs	r1, #8
  4015e4:	60e1      	str	r1, [r4, #12]
  4015e6:	607b      	str	r3, [r7, #4]
  4015e8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4015ec:	f8c8 400c 	str.w	r4, [r8, #12]
  4015f0:	1082      	asrs	r2, r0, #2
  4015f2:	2401      	movs	r4, #1
  4015f4:	4094      	lsls	r4, r2
  4015f6:	429c      	cmp	r4, r3
  4015f8:	f200 808b 	bhi.w	401712 <_malloc_r+0x1ea>
  4015fc:	421c      	tst	r4, r3
  4015fe:	d106      	bne.n	40160e <_malloc_r+0xe6>
  401600:	f020 0003 	bic.w	r0, r0, #3
  401604:	0064      	lsls	r4, r4, #1
  401606:	421c      	tst	r4, r3
  401608:	f100 0004 	add.w	r0, r0, #4
  40160c:	d0fa      	beq.n	401604 <_malloc_r+0xdc>
  40160e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401612:	46cc      	mov	ip, r9
  401614:	4680      	mov	r8, r0
  401616:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40161a:	459c      	cmp	ip, r3
  40161c:	d107      	bne.n	40162e <_malloc_r+0x106>
  40161e:	e16d      	b.n	4018fc <_malloc_r+0x3d4>
  401620:	2a00      	cmp	r2, #0
  401622:	f280 817b 	bge.w	40191c <_malloc_r+0x3f4>
  401626:	68db      	ldr	r3, [r3, #12]
  401628:	459c      	cmp	ip, r3
  40162a:	f000 8167 	beq.w	4018fc <_malloc_r+0x3d4>
  40162e:	6859      	ldr	r1, [r3, #4]
  401630:	f021 0103 	bic.w	r1, r1, #3
  401634:	1b8a      	subs	r2, r1, r6
  401636:	2a0f      	cmp	r2, #15
  401638:	ddf2      	ble.n	401620 <_malloc_r+0xf8>
  40163a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40163e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401642:	9300      	str	r3, [sp, #0]
  401644:	199c      	adds	r4, r3, r6
  401646:	4628      	mov	r0, r5
  401648:	f046 0601 	orr.w	r6, r6, #1
  40164c:	f042 0501 	orr.w	r5, r2, #1
  401650:	605e      	str	r6, [r3, #4]
  401652:	f8c8 c00c 	str.w	ip, [r8, #12]
  401656:	f8cc 8008 	str.w	r8, [ip, #8]
  40165a:	617c      	str	r4, [r7, #20]
  40165c:	613c      	str	r4, [r7, #16]
  40165e:	f8c4 e00c 	str.w	lr, [r4, #12]
  401662:	f8c4 e008 	str.w	lr, [r4, #8]
  401666:	6065      	str	r5, [r4, #4]
  401668:	505a      	str	r2, [r3, r1]
  40166a:	f000 fa13 	bl	401a94 <__malloc_unlock>
  40166e:	9b00      	ldr	r3, [sp, #0]
  401670:	f103 0408 	add.w	r4, r3, #8
  401674:	e01e      	b.n	4016b4 <_malloc_r+0x18c>
  401676:	2910      	cmp	r1, #16
  401678:	d820      	bhi.n	4016bc <_malloc_r+0x194>
  40167a:	f000 fa05 	bl	401a88 <__malloc_lock>
  40167e:	2610      	movs	r6, #16
  401680:	2318      	movs	r3, #24
  401682:	2002      	movs	r0, #2
  401684:	4f79      	ldr	r7, [pc, #484]	; (40186c <_malloc_r+0x344>)
  401686:	443b      	add	r3, r7
  401688:	f1a3 0208 	sub.w	r2, r3, #8
  40168c:	685c      	ldr	r4, [r3, #4]
  40168e:	4294      	cmp	r4, r2
  401690:	f000 813d 	beq.w	40190e <_malloc_r+0x3e6>
  401694:	6863      	ldr	r3, [r4, #4]
  401696:	68e1      	ldr	r1, [r4, #12]
  401698:	68a6      	ldr	r6, [r4, #8]
  40169a:	f023 0303 	bic.w	r3, r3, #3
  40169e:	4423      	add	r3, r4
  4016a0:	4628      	mov	r0, r5
  4016a2:	685a      	ldr	r2, [r3, #4]
  4016a4:	60f1      	str	r1, [r6, #12]
  4016a6:	f042 0201 	orr.w	r2, r2, #1
  4016aa:	608e      	str	r6, [r1, #8]
  4016ac:	605a      	str	r2, [r3, #4]
  4016ae:	f000 f9f1 	bl	401a94 <__malloc_unlock>
  4016b2:	3408      	adds	r4, #8
  4016b4:	4620      	mov	r0, r4
  4016b6:	b003      	add	sp, #12
  4016b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016bc:	2400      	movs	r4, #0
  4016be:	230c      	movs	r3, #12
  4016c0:	4620      	mov	r0, r4
  4016c2:	602b      	str	r3, [r5, #0]
  4016c4:	b003      	add	sp, #12
  4016c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016ca:	2040      	movs	r0, #64	; 0x40
  4016cc:	f44f 7300 	mov.w	r3, #512	; 0x200
  4016d0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4016d4:	e74a      	b.n	40156c <_malloc_r+0x44>
  4016d6:	4423      	add	r3, r4
  4016d8:	68e1      	ldr	r1, [r4, #12]
  4016da:	685a      	ldr	r2, [r3, #4]
  4016dc:	68a6      	ldr	r6, [r4, #8]
  4016de:	f042 0201 	orr.w	r2, r2, #1
  4016e2:	60f1      	str	r1, [r6, #12]
  4016e4:	4628      	mov	r0, r5
  4016e6:	608e      	str	r6, [r1, #8]
  4016e8:	605a      	str	r2, [r3, #4]
  4016ea:	f000 f9d3 	bl	401a94 <__malloc_unlock>
  4016ee:	3408      	adds	r4, #8
  4016f0:	4620      	mov	r0, r4
  4016f2:	b003      	add	sp, #12
  4016f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016f8:	4423      	add	r3, r4
  4016fa:	4628      	mov	r0, r5
  4016fc:	685a      	ldr	r2, [r3, #4]
  4016fe:	f042 0201 	orr.w	r2, r2, #1
  401702:	605a      	str	r2, [r3, #4]
  401704:	f000 f9c6 	bl	401a94 <__malloc_unlock>
  401708:	3408      	adds	r4, #8
  40170a:	4620      	mov	r0, r4
  40170c:	b003      	add	sp, #12
  40170e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401712:	68bc      	ldr	r4, [r7, #8]
  401714:	6863      	ldr	r3, [r4, #4]
  401716:	f023 0803 	bic.w	r8, r3, #3
  40171a:	45b0      	cmp	r8, r6
  40171c:	d304      	bcc.n	401728 <_malloc_r+0x200>
  40171e:	eba8 0306 	sub.w	r3, r8, r6
  401722:	2b0f      	cmp	r3, #15
  401724:	f300 8085 	bgt.w	401832 <_malloc_r+0x30a>
  401728:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401884 <_malloc_r+0x35c>
  40172c:	4b50      	ldr	r3, [pc, #320]	; (401870 <_malloc_r+0x348>)
  40172e:	f8d9 2000 	ldr.w	r2, [r9]
  401732:	681b      	ldr	r3, [r3, #0]
  401734:	3201      	adds	r2, #1
  401736:	4433      	add	r3, r6
  401738:	eb04 0a08 	add.w	sl, r4, r8
  40173c:	f000 8155 	beq.w	4019ea <_malloc_r+0x4c2>
  401740:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401744:	330f      	adds	r3, #15
  401746:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40174a:	f02b 0b0f 	bic.w	fp, fp, #15
  40174e:	4659      	mov	r1, fp
  401750:	4628      	mov	r0, r5
  401752:	f000 f9a5 	bl	401aa0 <_sbrk_r>
  401756:	1c41      	adds	r1, r0, #1
  401758:	4602      	mov	r2, r0
  40175a:	f000 80fc 	beq.w	401956 <_malloc_r+0x42e>
  40175e:	4582      	cmp	sl, r0
  401760:	f200 80f7 	bhi.w	401952 <_malloc_r+0x42a>
  401764:	4b43      	ldr	r3, [pc, #268]	; (401874 <_malloc_r+0x34c>)
  401766:	6819      	ldr	r1, [r3, #0]
  401768:	4459      	add	r1, fp
  40176a:	6019      	str	r1, [r3, #0]
  40176c:	f000 814d 	beq.w	401a0a <_malloc_r+0x4e2>
  401770:	f8d9 0000 	ldr.w	r0, [r9]
  401774:	3001      	adds	r0, #1
  401776:	bf1b      	ittet	ne
  401778:	eba2 0a0a 	subne.w	sl, r2, sl
  40177c:	4451      	addne	r1, sl
  40177e:	f8c9 2000 	streq.w	r2, [r9]
  401782:	6019      	strne	r1, [r3, #0]
  401784:	f012 0107 	ands.w	r1, r2, #7
  401788:	f000 8115 	beq.w	4019b6 <_malloc_r+0x48e>
  40178c:	f1c1 0008 	rsb	r0, r1, #8
  401790:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401794:	4402      	add	r2, r0
  401796:	3108      	adds	r1, #8
  401798:	eb02 090b 	add.w	r9, r2, fp
  40179c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4017a0:	eba1 0909 	sub.w	r9, r1, r9
  4017a4:	4649      	mov	r1, r9
  4017a6:	4628      	mov	r0, r5
  4017a8:	9301      	str	r3, [sp, #4]
  4017aa:	9200      	str	r2, [sp, #0]
  4017ac:	f000 f978 	bl	401aa0 <_sbrk_r>
  4017b0:	1c43      	adds	r3, r0, #1
  4017b2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4017b6:	f000 8143 	beq.w	401a40 <_malloc_r+0x518>
  4017ba:	1a80      	subs	r0, r0, r2
  4017bc:	4448      	add	r0, r9
  4017be:	f040 0001 	orr.w	r0, r0, #1
  4017c2:	6819      	ldr	r1, [r3, #0]
  4017c4:	60ba      	str	r2, [r7, #8]
  4017c6:	4449      	add	r1, r9
  4017c8:	42bc      	cmp	r4, r7
  4017ca:	6050      	str	r0, [r2, #4]
  4017cc:	6019      	str	r1, [r3, #0]
  4017ce:	d017      	beq.n	401800 <_malloc_r+0x2d8>
  4017d0:	f1b8 0f0f 	cmp.w	r8, #15
  4017d4:	f240 80fb 	bls.w	4019ce <_malloc_r+0x4a6>
  4017d8:	6860      	ldr	r0, [r4, #4]
  4017da:	f1a8 020c 	sub.w	r2, r8, #12
  4017de:	f022 0207 	bic.w	r2, r2, #7
  4017e2:	eb04 0e02 	add.w	lr, r4, r2
  4017e6:	f000 0001 	and.w	r0, r0, #1
  4017ea:	f04f 0c05 	mov.w	ip, #5
  4017ee:	4310      	orrs	r0, r2
  4017f0:	2a0f      	cmp	r2, #15
  4017f2:	6060      	str	r0, [r4, #4]
  4017f4:	f8ce c004 	str.w	ip, [lr, #4]
  4017f8:	f8ce c008 	str.w	ip, [lr, #8]
  4017fc:	f200 8117 	bhi.w	401a2e <_malloc_r+0x506>
  401800:	4b1d      	ldr	r3, [pc, #116]	; (401878 <_malloc_r+0x350>)
  401802:	68bc      	ldr	r4, [r7, #8]
  401804:	681a      	ldr	r2, [r3, #0]
  401806:	4291      	cmp	r1, r2
  401808:	bf88      	it	hi
  40180a:	6019      	strhi	r1, [r3, #0]
  40180c:	4b1b      	ldr	r3, [pc, #108]	; (40187c <_malloc_r+0x354>)
  40180e:	681a      	ldr	r2, [r3, #0]
  401810:	4291      	cmp	r1, r2
  401812:	6862      	ldr	r2, [r4, #4]
  401814:	bf88      	it	hi
  401816:	6019      	strhi	r1, [r3, #0]
  401818:	f022 0203 	bic.w	r2, r2, #3
  40181c:	4296      	cmp	r6, r2
  40181e:	eba2 0306 	sub.w	r3, r2, r6
  401822:	d801      	bhi.n	401828 <_malloc_r+0x300>
  401824:	2b0f      	cmp	r3, #15
  401826:	dc04      	bgt.n	401832 <_malloc_r+0x30a>
  401828:	4628      	mov	r0, r5
  40182a:	f000 f933 	bl	401a94 <__malloc_unlock>
  40182e:	2400      	movs	r4, #0
  401830:	e740      	b.n	4016b4 <_malloc_r+0x18c>
  401832:	19a2      	adds	r2, r4, r6
  401834:	f043 0301 	orr.w	r3, r3, #1
  401838:	f046 0601 	orr.w	r6, r6, #1
  40183c:	6066      	str	r6, [r4, #4]
  40183e:	4628      	mov	r0, r5
  401840:	60ba      	str	r2, [r7, #8]
  401842:	6053      	str	r3, [r2, #4]
  401844:	f000 f926 	bl	401a94 <__malloc_unlock>
  401848:	3408      	adds	r4, #8
  40184a:	4620      	mov	r0, r4
  40184c:	b003      	add	sp, #12
  40184e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401852:	2b14      	cmp	r3, #20
  401854:	d971      	bls.n	40193a <_malloc_r+0x412>
  401856:	2b54      	cmp	r3, #84	; 0x54
  401858:	f200 80a3 	bhi.w	4019a2 <_malloc_r+0x47a>
  40185c:	0b33      	lsrs	r3, r6, #12
  40185e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  401862:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  401866:	00c3      	lsls	r3, r0, #3
  401868:	e680      	b.n	40156c <_malloc_r+0x44>
  40186a:	bf00      	nop
  40186c:	2000043c 	.word	0x2000043c
  401870:	20000aa0 	.word	0x20000aa0
  401874:	20000a70 	.word	0x20000a70
  401878:	20000a98 	.word	0x20000a98
  40187c:	20000a9c 	.word	0x20000a9c
  401880:	20000444 	.word	0x20000444
  401884:	20000844 	.word	0x20000844
  401888:	0a5a      	lsrs	r2, r3, #9
  40188a:	2a04      	cmp	r2, #4
  40188c:	d95b      	bls.n	401946 <_malloc_r+0x41e>
  40188e:	2a14      	cmp	r2, #20
  401890:	f200 80ae 	bhi.w	4019f0 <_malloc_r+0x4c8>
  401894:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401898:	00c9      	lsls	r1, r1, #3
  40189a:	325b      	adds	r2, #91	; 0x5b
  40189c:	eb07 0c01 	add.w	ip, r7, r1
  4018a0:	5879      	ldr	r1, [r7, r1]
  4018a2:	f1ac 0c08 	sub.w	ip, ip, #8
  4018a6:	458c      	cmp	ip, r1
  4018a8:	f000 8088 	beq.w	4019bc <_malloc_r+0x494>
  4018ac:	684a      	ldr	r2, [r1, #4]
  4018ae:	f022 0203 	bic.w	r2, r2, #3
  4018b2:	4293      	cmp	r3, r2
  4018b4:	d273      	bcs.n	40199e <_malloc_r+0x476>
  4018b6:	6889      	ldr	r1, [r1, #8]
  4018b8:	458c      	cmp	ip, r1
  4018ba:	d1f7      	bne.n	4018ac <_malloc_r+0x384>
  4018bc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4018c0:	687b      	ldr	r3, [r7, #4]
  4018c2:	60e2      	str	r2, [r4, #12]
  4018c4:	f8c4 c008 	str.w	ip, [r4, #8]
  4018c8:	6094      	str	r4, [r2, #8]
  4018ca:	f8cc 400c 	str.w	r4, [ip, #12]
  4018ce:	e68f      	b.n	4015f0 <_malloc_r+0xc8>
  4018d0:	19a1      	adds	r1, r4, r6
  4018d2:	f046 0c01 	orr.w	ip, r6, #1
  4018d6:	f042 0601 	orr.w	r6, r2, #1
  4018da:	f8c4 c004 	str.w	ip, [r4, #4]
  4018de:	4628      	mov	r0, r5
  4018e0:	6179      	str	r1, [r7, #20]
  4018e2:	6139      	str	r1, [r7, #16]
  4018e4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4018e8:	f8c1 e008 	str.w	lr, [r1, #8]
  4018ec:	604e      	str	r6, [r1, #4]
  4018ee:	50e2      	str	r2, [r4, r3]
  4018f0:	f000 f8d0 	bl	401a94 <__malloc_unlock>
  4018f4:	3408      	adds	r4, #8
  4018f6:	e6dd      	b.n	4016b4 <_malloc_r+0x18c>
  4018f8:	687b      	ldr	r3, [r7, #4]
  4018fa:	e679      	b.n	4015f0 <_malloc_r+0xc8>
  4018fc:	f108 0801 	add.w	r8, r8, #1
  401900:	f018 0f03 	tst.w	r8, #3
  401904:	f10c 0c08 	add.w	ip, ip, #8
  401908:	f47f ae85 	bne.w	401616 <_malloc_r+0xee>
  40190c:	e02d      	b.n	40196a <_malloc_r+0x442>
  40190e:	68dc      	ldr	r4, [r3, #12]
  401910:	42a3      	cmp	r3, r4
  401912:	bf08      	it	eq
  401914:	3002      	addeq	r0, #2
  401916:	f43f ae3e 	beq.w	401596 <_malloc_r+0x6e>
  40191a:	e6bb      	b.n	401694 <_malloc_r+0x16c>
  40191c:	4419      	add	r1, r3
  40191e:	461c      	mov	r4, r3
  401920:	684a      	ldr	r2, [r1, #4]
  401922:	68db      	ldr	r3, [r3, #12]
  401924:	f854 6f08 	ldr.w	r6, [r4, #8]!
  401928:	f042 0201 	orr.w	r2, r2, #1
  40192c:	604a      	str	r2, [r1, #4]
  40192e:	4628      	mov	r0, r5
  401930:	60f3      	str	r3, [r6, #12]
  401932:	609e      	str	r6, [r3, #8]
  401934:	f000 f8ae 	bl	401a94 <__malloc_unlock>
  401938:	e6bc      	b.n	4016b4 <_malloc_r+0x18c>
  40193a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40193e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  401942:	00c3      	lsls	r3, r0, #3
  401944:	e612      	b.n	40156c <_malloc_r+0x44>
  401946:	099a      	lsrs	r2, r3, #6
  401948:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40194c:	00c9      	lsls	r1, r1, #3
  40194e:	3238      	adds	r2, #56	; 0x38
  401950:	e7a4      	b.n	40189c <_malloc_r+0x374>
  401952:	42bc      	cmp	r4, r7
  401954:	d054      	beq.n	401a00 <_malloc_r+0x4d8>
  401956:	68bc      	ldr	r4, [r7, #8]
  401958:	6862      	ldr	r2, [r4, #4]
  40195a:	f022 0203 	bic.w	r2, r2, #3
  40195e:	e75d      	b.n	40181c <_malloc_r+0x2f4>
  401960:	f859 3908 	ldr.w	r3, [r9], #-8
  401964:	4599      	cmp	r9, r3
  401966:	f040 8086 	bne.w	401a76 <_malloc_r+0x54e>
  40196a:	f010 0f03 	tst.w	r0, #3
  40196e:	f100 30ff 	add.w	r0, r0, #4294967295
  401972:	d1f5      	bne.n	401960 <_malloc_r+0x438>
  401974:	687b      	ldr	r3, [r7, #4]
  401976:	ea23 0304 	bic.w	r3, r3, r4
  40197a:	607b      	str	r3, [r7, #4]
  40197c:	0064      	lsls	r4, r4, #1
  40197e:	429c      	cmp	r4, r3
  401980:	f63f aec7 	bhi.w	401712 <_malloc_r+0x1ea>
  401984:	2c00      	cmp	r4, #0
  401986:	f43f aec4 	beq.w	401712 <_malloc_r+0x1ea>
  40198a:	421c      	tst	r4, r3
  40198c:	4640      	mov	r0, r8
  40198e:	f47f ae3e 	bne.w	40160e <_malloc_r+0xe6>
  401992:	0064      	lsls	r4, r4, #1
  401994:	421c      	tst	r4, r3
  401996:	f100 0004 	add.w	r0, r0, #4
  40199a:	d0fa      	beq.n	401992 <_malloc_r+0x46a>
  40199c:	e637      	b.n	40160e <_malloc_r+0xe6>
  40199e:	468c      	mov	ip, r1
  4019a0:	e78c      	b.n	4018bc <_malloc_r+0x394>
  4019a2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4019a6:	d815      	bhi.n	4019d4 <_malloc_r+0x4ac>
  4019a8:	0bf3      	lsrs	r3, r6, #15
  4019aa:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4019ae:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4019b2:	00c3      	lsls	r3, r0, #3
  4019b4:	e5da      	b.n	40156c <_malloc_r+0x44>
  4019b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4019ba:	e6ed      	b.n	401798 <_malloc_r+0x270>
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	1092      	asrs	r2, r2, #2
  4019c0:	2101      	movs	r1, #1
  4019c2:	fa01 f202 	lsl.w	r2, r1, r2
  4019c6:	4313      	orrs	r3, r2
  4019c8:	607b      	str	r3, [r7, #4]
  4019ca:	4662      	mov	r2, ip
  4019cc:	e779      	b.n	4018c2 <_malloc_r+0x39a>
  4019ce:	2301      	movs	r3, #1
  4019d0:	6053      	str	r3, [r2, #4]
  4019d2:	e729      	b.n	401828 <_malloc_r+0x300>
  4019d4:	f240 5254 	movw	r2, #1364	; 0x554
  4019d8:	4293      	cmp	r3, r2
  4019da:	d822      	bhi.n	401a22 <_malloc_r+0x4fa>
  4019dc:	0cb3      	lsrs	r3, r6, #18
  4019de:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4019e2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4019e6:	00c3      	lsls	r3, r0, #3
  4019e8:	e5c0      	b.n	40156c <_malloc_r+0x44>
  4019ea:	f103 0b10 	add.w	fp, r3, #16
  4019ee:	e6ae      	b.n	40174e <_malloc_r+0x226>
  4019f0:	2a54      	cmp	r2, #84	; 0x54
  4019f2:	d829      	bhi.n	401a48 <_malloc_r+0x520>
  4019f4:	0b1a      	lsrs	r2, r3, #12
  4019f6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4019fa:	00c9      	lsls	r1, r1, #3
  4019fc:	326e      	adds	r2, #110	; 0x6e
  4019fe:	e74d      	b.n	40189c <_malloc_r+0x374>
  401a00:	4b20      	ldr	r3, [pc, #128]	; (401a84 <_malloc_r+0x55c>)
  401a02:	6819      	ldr	r1, [r3, #0]
  401a04:	4459      	add	r1, fp
  401a06:	6019      	str	r1, [r3, #0]
  401a08:	e6b2      	b.n	401770 <_malloc_r+0x248>
  401a0a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  401a0e:	2800      	cmp	r0, #0
  401a10:	f47f aeae 	bne.w	401770 <_malloc_r+0x248>
  401a14:	eb08 030b 	add.w	r3, r8, fp
  401a18:	68ba      	ldr	r2, [r7, #8]
  401a1a:	f043 0301 	orr.w	r3, r3, #1
  401a1e:	6053      	str	r3, [r2, #4]
  401a20:	e6ee      	b.n	401800 <_malloc_r+0x2d8>
  401a22:	207f      	movs	r0, #127	; 0x7f
  401a24:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  401a28:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  401a2c:	e59e      	b.n	40156c <_malloc_r+0x44>
  401a2e:	f104 0108 	add.w	r1, r4, #8
  401a32:	4628      	mov	r0, r5
  401a34:	9300      	str	r3, [sp, #0]
  401a36:	f7ff fc29 	bl	40128c <_free_r>
  401a3a:	9b00      	ldr	r3, [sp, #0]
  401a3c:	6819      	ldr	r1, [r3, #0]
  401a3e:	e6df      	b.n	401800 <_malloc_r+0x2d8>
  401a40:	2001      	movs	r0, #1
  401a42:	f04f 0900 	mov.w	r9, #0
  401a46:	e6bc      	b.n	4017c2 <_malloc_r+0x29a>
  401a48:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401a4c:	d805      	bhi.n	401a5a <_malloc_r+0x532>
  401a4e:	0bda      	lsrs	r2, r3, #15
  401a50:	f102 0178 	add.w	r1, r2, #120	; 0x78
  401a54:	00c9      	lsls	r1, r1, #3
  401a56:	3277      	adds	r2, #119	; 0x77
  401a58:	e720      	b.n	40189c <_malloc_r+0x374>
  401a5a:	f240 5154 	movw	r1, #1364	; 0x554
  401a5e:	428a      	cmp	r2, r1
  401a60:	d805      	bhi.n	401a6e <_malloc_r+0x546>
  401a62:	0c9a      	lsrs	r2, r3, #18
  401a64:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  401a68:	00c9      	lsls	r1, r1, #3
  401a6a:	327c      	adds	r2, #124	; 0x7c
  401a6c:	e716      	b.n	40189c <_malloc_r+0x374>
  401a6e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  401a72:	227e      	movs	r2, #126	; 0x7e
  401a74:	e712      	b.n	40189c <_malloc_r+0x374>
  401a76:	687b      	ldr	r3, [r7, #4]
  401a78:	e780      	b.n	40197c <_malloc_r+0x454>
  401a7a:	08f0      	lsrs	r0, r6, #3
  401a7c:	f106 0308 	add.w	r3, r6, #8
  401a80:	e600      	b.n	401684 <_malloc_r+0x15c>
  401a82:	bf00      	nop
  401a84:	20000a70 	.word	0x20000a70

00401a88 <__malloc_lock>:
  401a88:	4801      	ldr	r0, [pc, #4]	; (401a90 <__malloc_lock+0x8>)
  401a8a:	f7ff bd13 	b.w	4014b4 <__retarget_lock_acquire_recursive>
  401a8e:	bf00      	nop
  401a90:	20000ac0 	.word	0x20000ac0

00401a94 <__malloc_unlock>:
  401a94:	4801      	ldr	r0, [pc, #4]	; (401a9c <__malloc_unlock+0x8>)
  401a96:	f7ff bd0f 	b.w	4014b8 <__retarget_lock_release_recursive>
  401a9a:	bf00      	nop
  401a9c:	20000ac0 	.word	0x20000ac0

00401aa0 <_sbrk_r>:
  401aa0:	b538      	push	{r3, r4, r5, lr}
  401aa2:	4c07      	ldr	r4, [pc, #28]	; (401ac0 <_sbrk_r+0x20>)
  401aa4:	2300      	movs	r3, #0
  401aa6:	4605      	mov	r5, r0
  401aa8:	4608      	mov	r0, r1
  401aaa:	6023      	str	r3, [r4, #0]
  401aac:	f7fe ff64 	bl	400978 <_sbrk>
  401ab0:	1c43      	adds	r3, r0, #1
  401ab2:	d000      	beq.n	401ab6 <_sbrk_r+0x16>
  401ab4:	bd38      	pop	{r3, r4, r5, pc}
  401ab6:	6823      	ldr	r3, [r4, #0]
  401ab8:	2b00      	cmp	r3, #0
  401aba:	d0fb      	beq.n	401ab4 <_sbrk_r+0x14>
  401abc:	602b      	str	r3, [r5, #0]
  401abe:	bd38      	pop	{r3, r4, r5, pc}
  401ac0:	20000ad4 	.word	0x20000ad4

00401ac4 <__sread>:
  401ac4:	b510      	push	{r4, lr}
  401ac6:	460c      	mov	r4, r1
  401ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401acc:	f000 f954 	bl	401d78 <_read_r>
  401ad0:	2800      	cmp	r0, #0
  401ad2:	db03      	blt.n	401adc <__sread+0x18>
  401ad4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  401ad6:	4403      	add	r3, r0
  401ad8:	6523      	str	r3, [r4, #80]	; 0x50
  401ada:	bd10      	pop	{r4, pc}
  401adc:	89a3      	ldrh	r3, [r4, #12]
  401ade:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  401ae2:	81a3      	strh	r3, [r4, #12]
  401ae4:	bd10      	pop	{r4, pc}
  401ae6:	bf00      	nop

00401ae8 <__swrite>:
  401ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401aec:	4616      	mov	r6, r2
  401aee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  401af2:	461f      	mov	r7, r3
  401af4:	05d3      	lsls	r3, r2, #23
  401af6:	460c      	mov	r4, r1
  401af8:	4605      	mov	r5, r0
  401afa:	d507      	bpl.n	401b0c <__swrite+0x24>
  401afc:	2200      	movs	r2, #0
  401afe:	2302      	movs	r3, #2
  401b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b04:	f000 f922 	bl	401d4c <_lseek_r>
  401b08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401b0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401b10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401b14:	81a2      	strh	r2, [r4, #12]
  401b16:	463b      	mov	r3, r7
  401b18:	4632      	mov	r2, r6
  401b1a:	4628      	mov	r0, r5
  401b1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401b20:	f000 b814 	b.w	401b4c <_write_r>

00401b24 <__sseek>:
  401b24:	b510      	push	{r4, lr}
  401b26:	460c      	mov	r4, r1
  401b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b2c:	f000 f90e 	bl	401d4c <_lseek_r>
  401b30:	89a3      	ldrh	r3, [r4, #12]
  401b32:	1c42      	adds	r2, r0, #1
  401b34:	bf0e      	itee	eq
  401b36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  401b3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  401b3e:	6520      	strne	r0, [r4, #80]	; 0x50
  401b40:	81a3      	strh	r3, [r4, #12]
  401b42:	bd10      	pop	{r4, pc}

00401b44 <__sclose>:
  401b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b48:	f000 b878 	b.w	401c3c <_close_r>

00401b4c <_write_r>:
  401b4c:	b570      	push	{r4, r5, r6, lr}
  401b4e:	460d      	mov	r5, r1
  401b50:	4c08      	ldr	r4, [pc, #32]	; (401b74 <_write_r+0x28>)
  401b52:	4611      	mov	r1, r2
  401b54:	4606      	mov	r6, r0
  401b56:	461a      	mov	r2, r3
  401b58:	4628      	mov	r0, r5
  401b5a:	2300      	movs	r3, #0
  401b5c:	6023      	str	r3, [r4, #0]
  401b5e:	f7fe fb51 	bl	400204 <_write>
  401b62:	1c43      	adds	r3, r0, #1
  401b64:	d000      	beq.n	401b68 <_write_r+0x1c>
  401b66:	bd70      	pop	{r4, r5, r6, pc}
  401b68:	6823      	ldr	r3, [r4, #0]
  401b6a:	2b00      	cmp	r3, #0
  401b6c:	d0fb      	beq.n	401b66 <_write_r+0x1a>
  401b6e:	6033      	str	r3, [r6, #0]
  401b70:	bd70      	pop	{r4, r5, r6, pc}
  401b72:	bf00      	nop
  401b74:	20000ad4 	.word	0x20000ad4

00401b78 <__register_exitproc>:
  401b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b7c:	4d2c      	ldr	r5, [pc, #176]	; (401c30 <__register_exitproc+0xb8>)
  401b7e:	4606      	mov	r6, r0
  401b80:	6828      	ldr	r0, [r5, #0]
  401b82:	4698      	mov	r8, r3
  401b84:	460f      	mov	r7, r1
  401b86:	4691      	mov	r9, r2
  401b88:	f7ff fc94 	bl	4014b4 <__retarget_lock_acquire_recursive>
  401b8c:	4b29      	ldr	r3, [pc, #164]	; (401c34 <__register_exitproc+0xbc>)
  401b8e:	681c      	ldr	r4, [r3, #0]
  401b90:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401b94:	2b00      	cmp	r3, #0
  401b96:	d03e      	beq.n	401c16 <__register_exitproc+0x9e>
  401b98:	685a      	ldr	r2, [r3, #4]
  401b9a:	2a1f      	cmp	r2, #31
  401b9c:	dc1c      	bgt.n	401bd8 <__register_exitproc+0x60>
  401b9e:	f102 0e01 	add.w	lr, r2, #1
  401ba2:	b176      	cbz	r6, 401bc2 <__register_exitproc+0x4a>
  401ba4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401ba8:	2401      	movs	r4, #1
  401baa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401bae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401bb2:	4094      	lsls	r4, r2
  401bb4:	4320      	orrs	r0, r4
  401bb6:	2e02      	cmp	r6, #2
  401bb8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401bbc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401bc0:	d023      	beq.n	401c0a <__register_exitproc+0x92>
  401bc2:	3202      	adds	r2, #2
  401bc4:	f8c3 e004 	str.w	lr, [r3, #4]
  401bc8:	6828      	ldr	r0, [r5, #0]
  401bca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401bce:	f7ff fc73 	bl	4014b8 <__retarget_lock_release_recursive>
  401bd2:	2000      	movs	r0, #0
  401bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bd8:	4b17      	ldr	r3, [pc, #92]	; (401c38 <__register_exitproc+0xc0>)
  401bda:	b30b      	cbz	r3, 401c20 <__register_exitproc+0xa8>
  401bdc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401be0:	f7ff fc9a 	bl	401518 <malloc>
  401be4:	4603      	mov	r3, r0
  401be6:	b1d8      	cbz	r0, 401c20 <__register_exitproc+0xa8>
  401be8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401bec:	6002      	str	r2, [r0, #0]
  401bee:	2100      	movs	r1, #0
  401bf0:	6041      	str	r1, [r0, #4]
  401bf2:	460a      	mov	r2, r1
  401bf4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401bf8:	f04f 0e01 	mov.w	lr, #1
  401bfc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401c00:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401c04:	2e00      	cmp	r6, #0
  401c06:	d0dc      	beq.n	401bc2 <__register_exitproc+0x4a>
  401c08:	e7cc      	b.n	401ba4 <__register_exitproc+0x2c>
  401c0a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401c0e:	430c      	orrs	r4, r1
  401c10:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401c14:	e7d5      	b.n	401bc2 <__register_exitproc+0x4a>
  401c16:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401c1a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401c1e:	e7bb      	b.n	401b98 <__register_exitproc+0x20>
  401c20:	6828      	ldr	r0, [r5, #0]
  401c22:	f7ff fc49 	bl	4014b8 <__retarget_lock_release_recursive>
  401c26:	f04f 30ff 	mov.w	r0, #4294967295
  401c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401c2e:	bf00      	nop
  401c30:	20000438 	.word	0x20000438
  401c34:	00401da4 	.word	0x00401da4
  401c38:	00401519 	.word	0x00401519

00401c3c <_close_r>:
  401c3c:	b538      	push	{r3, r4, r5, lr}
  401c3e:	4c07      	ldr	r4, [pc, #28]	; (401c5c <_close_r+0x20>)
  401c40:	2300      	movs	r3, #0
  401c42:	4605      	mov	r5, r0
  401c44:	4608      	mov	r0, r1
  401c46:	6023      	str	r3, [r4, #0]
  401c48:	f7fe feb2 	bl	4009b0 <_close>
  401c4c:	1c43      	adds	r3, r0, #1
  401c4e:	d000      	beq.n	401c52 <_close_r+0x16>
  401c50:	bd38      	pop	{r3, r4, r5, pc}
  401c52:	6823      	ldr	r3, [r4, #0]
  401c54:	2b00      	cmp	r3, #0
  401c56:	d0fb      	beq.n	401c50 <_close_r+0x14>
  401c58:	602b      	str	r3, [r5, #0]
  401c5a:	bd38      	pop	{r3, r4, r5, pc}
  401c5c:	20000ad4 	.word	0x20000ad4

00401c60 <_fclose_r>:
  401c60:	b570      	push	{r4, r5, r6, lr}
  401c62:	b159      	cbz	r1, 401c7c <_fclose_r+0x1c>
  401c64:	4605      	mov	r5, r0
  401c66:	460c      	mov	r4, r1
  401c68:	b110      	cbz	r0, 401c70 <_fclose_r+0x10>
  401c6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401c6c:	2b00      	cmp	r3, #0
  401c6e:	d03c      	beq.n	401cea <_fclose_r+0x8a>
  401c70:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401c72:	07d8      	lsls	r0, r3, #31
  401c74:	d505      	bpl.n	401c82 <_fclose_r+0x22>
  401c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c7a:	b92b      	cbnz	r3, 401c88 <_fclose_r+0x28>
  401c7c:	2600      	movs	r6, #0
  401c7e:	4630      	mov	r0, r6
  401c80:	bd70      	pop	{r4, r5, r6, pc}
  401c82:	89a3      	ldrh	r3, [r4, #12]
  401c84:	0599      	lsls	r1, r3, #22
  401c86:	d53c      	bpl.n	401d02 <_fclose_r+0xa2>
  401c88:	4621      	mov	r1, r4
  401c8a:	4628      	mov	r0, r5
  401c8c:	f7ff f964 	bl	400f58 <__sflush_r>
  401c90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401c92:	4606      	mov	r6, r0
  401c94:	b133      	cbz	r3, 401ca4 <_fclose_r+0x44>
  401c96:	69e1      	ldr	r1, [r4, #28]
  401c98:	4628      	mov	r0, r5
  401c9a:	4798      	blx	r3
  401c9c:	2800      	cmp	r0, #0
  401c9e:	bfb8      	it	lt
  401ca0:	f04f 36ff 	movlt.w	r6, #4294967295
  401ca4:	89a3      	ldrh	r3, [r4, #12]
  401ca6:	061a      	lsls	r2, r3, #24
  401ca8:	d422      	bmi.n	401cf0 <_fclose_r+0x90>
  401caa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401cac:	b141      	cbz	r1, 401cc0 <_fclose_r+0x60>
  401cae:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401cb2:	4299      	cmp	r1, r3
  401cb4:	d002      	beq.n	401cbc <_fclose_r+0x5c>
  401cb6:	4628      	mov	r0, r5
  401cb8:	f7ff fae8 	bl	40128c <_free_r>
  401cbc:	2300      	movs	r3, #0
  401cbe:	6323      	str	r3, [r4, #48]	; 0x30
  401cc0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401cc2:	b121      	cbz	r1, 401cce <_fclose_r+0x6e>
  401cc4:	4628      	mov	r0, r5
  401cc6:	f7ff fae1 	bl	40128c <_free_r>
  401cca:	2300      	movs	r3, #0
  401ccc:	6463      	str	r3, [r4, #68]	; 0x44
  401cce:	f7ff fa67 	bl	4011a0 <__sfp_lock_acquire>
  401cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401cd4:	2200      	movs	r2, #0
  401cd6:	07db      	lsls	r3, r3, #31
  401cd8:	81a2      	strh	r2, [r4, #12]
  401cda:	d50e      	bpl.n	401cfa <_fclose_r+0x9a>
  401cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401cde:	f7ff fbe7 	bl	4014b0 <__retarget_lock_close_recursive>
  401ce2:	f7ff fa63 	bl	4011ac <__sfp_lock_release>
  401ce6:	4630      	mov	r0, r6
  401ce8:	bd70      	pop	{r4, r5, r6, pc}
  401cea:	f7ff fa2d 	bl	401148 <__sinit>
  401cee:	e7bf      	b.n	401c70 <_fclose_r+0x10>
  401cf0:	6921      	ldr	r1, [r4, #16]
  401cf2:	4628      	mov	r0, r5
  401cf4:	f7ff faca 	bl	40128c <_free_r>
  401cf8:	e7d7      	b.n	401caa <_fclose_r+0x4a>
  401cfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401cfc:	f7ff fbdc 	bl	4014b8 <__retarget_lock_release_recursive>
  401d00:	e7ec      	b.n	401cdc <_fclose_r+0x7c>
  401d02:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401d04:	f7ff fbd6 	bl	4014b4 <__retarget_lock_acquire_recursive>
  401d08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401d0c:	2b00      	cmp	r3, #0
  401d0e:	d1bb      	bne.n	401c88 <_fclose_r+0x28>
  401d10:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401d12:	f016 0601 	ands.w	r6, r6, #1
  401d16:	d1b1      	bne.n	401c7c <_fclose_r+0x1c>
  401d18:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401d1a:	f7ff fbcd 	bl	4014b8 <__retarget_lock_release_recursive>
  401d1e:	4630      	mov	r0, r6
  401d20:	bd70      	pop	{r4, r5, r6, pc}
  401d22:	bf00      	nop

00401d24 <_fstat_r>:
  401d24:	b538      	push	{r3, r4, r5, lr}
  401d26:	460b      	mov	r3, r1
  401d28:	4c07      	ldr	r4, [pc, #28]	; (401d48 <_fstat_r+0x24>)
  401d2a:	4605      	mov	r5, r0
  401d2c:	4611      	mov	r1, r2
  401d2e:	4618      	mov	r0, r3
  401d30:	2300      	movs	r3, #0
  401d32:	6023      	str	r3, [r4, #0]
  401d34:	f7fe fe3f 	bl	4009b6 <_fstat>
  401d38:	1c43      	adds	r3, r0, #1
  401d3a:	d000      	beq.n	401d3e <_fstat_r+0x1a>
  401d3c:	bd38      	pop	{r3, r4, r5, pc}
  401d3e:	6823      	ldr	r3, [r4, #0]
  401d40:	2b00      	cmp	r3, #0
  401d42:	d0fb      	beq.n	401d3c <_fstat_r+0x18>
  401d44:	602b      	str	r3, [r5, #0]
  401d46:	bd38      	pop	{r3, r4, r5, pc}
  401d48:	20000ad4 	.word	0x20000ad4

00401d4c <_lseek_r>:
  401d4c:	b570      	push	{r4, r5, r6, lr}
  401d4e:	460d      	mov	r5, r1
  401d50:	4c08      	ldr	r4, [pc, #32]	; (401d74 <_lseek_r+0x28>)
  401d52:	4611      	mov	r1, r2
  401d54:	4606      	mov	r6, r0
  401d56:	461a      	mov	r2, r3
  401d58:	4628      	mov	r0, r5
  401d5a:	2300      	movs	r3, #0
  401d5c:	6023      	str	r3, [r4, #0]
  401d5e:	f7fe fe2f 	bl	4009c0 <_lseek>
  401d62:	1c43      	adds	r3, r0, #1
  401d64:	d000      	beq.n	401d68 <_lseek_r+0x1c>
  401d66:	bd70      	pop	{r4, r5, r6, pc}
  401d68:	6823      	ldr	r3, [r4, #0]
  401d6a:	2b00      	cmp	r3, #0
  401d6c:	d0fb      	beq.n	401d66 <_lseek_r+0x1a>
  401d6e:	6033      	str	r3, [r6, #0]
  401d70:	bd70      	pop	{r4, r5, r6, pc}
  401d72:	bf00      	nop
  401d74:	20000ad4 	.word	0x20000ad4

00401d78 <_read_r>:
  401d78:	b570      	push	{r4, r5, r6, lr}
  401d7a:	460d      	mov	r5, r1
  401d7c:	4c08      	ldr	r4, [pc, #32]	; (401da0 <_read_r+0x28>)
  401d7e:	4611      	mov	r1, r2
  401d80:	4606      	mov	r6, r0
  401d82:	461a      	mov	r2, r3
  401d84:	4628      	mov	r0, r5
  401d86:	2300      	movs	r3, #0
  401d88:	6023      	str	r3, [r4, #0]
  401d8a:	f7fe fa1d 	bl	4001c8 <_read>
  401d8e:	1c43      	adds	r3, r0, #1
  401d90:	d000      	beq.n	401d94 <_read_r+0x1c>
  401d92:	bd70      	pop	{r4, r5, r6, pc}
  401d94:	6823      	ldr	r3, [r4, #0]
  401d96:	2b00      	cmp	r3, #0
  401d98:	d0fb      	beq.n	401d92 <_read_r+0x1a>
  401d9a:	6033      	str	r3, [r6, #0]
  401d9c:	bd70      	pop	{r4, r5, r6, pc}
  401d9e:	bf00      	nop
  401da0:	20000ad4 	.word	0x20000ad4

00401da4 <_global_impure_ptr>:
  401da4:	20000010                                ... 

00401da8 <_init>:
  401da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401daa:	bf00      	nop
  401dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401dae:	bc08      	pop	{r3}
  401db0:	469e      	mov	lr, r3
  401db2:	4770      	bx	lr

00401db4 <__init_array_start>:
  401db4:	00400f39 	.word	0x00400f39

00401db8 <__frame_dummy_init_array_entry>:
  401db8:	0040011d                                ..@.

00401dbc <_fini>:
  401dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401dbe:	bf00      	nop
  401dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401dc2:	bc08      	pop	{r3}
  401dc4:	469e      	mov	lr, r3
  401dc6:	4770      	bx	lr

00401dc8 <__fini_array_start>:
  401dc8:	004000f9 	.word	0x004000f9
