{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711850196026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711850196027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:56:35 2024 " "Processing started: Sat Mar 30 18:56:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711850196027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850196027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timestamp -c Timestamp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850196027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711850197233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711850197233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/affd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/affd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFD-fsm " "Found design unit 1: AFFD-fsm" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237126 ""} { "Info" "ISGN_ENTITY_NAME" "1 AFFD " "Found entity 1: AFFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_N-simple " "Found design unit 1: FFD_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237133 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_N " "Found entity 1: FFD_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_proyects/pll_400mhz/pll_400mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_proyects/pll_400mhz/pll_400mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_400mhz-SYN " "Found design unit 1: pll_400mhz-SYN" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237141 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ " "Found entity 1: PLL_400MHZ" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/restador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador_n-aritmetica " "Found design unit 1: restador_n-aritmetica" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237148 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/zero_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Count-Behavioral " "Found design unit 1: Zero_Count-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237154 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Count " "Found entity 1: Zero_Count" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/timestamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timestamp-Behavioral " "Found design unit 1: Timestamp-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timestamp " "Found entity 1: Timestamp" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/tdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/tdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDC-Behavioral " "Found design unit 1: TDC-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237168 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDC " "Found entity 1: TDC" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Behavioral " "Found design unit 1: Synchronizer-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shifters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shifters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifters-Behavioral " "Found design unit 1: Shifters-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifters " "Found entity 1: Shifters" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shifters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left-Behavioral " "Found design unit 1: Shift_Left-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left " "Found entity 1: Shift_Left" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs-Behavioral " "Found design unit 1: Regs-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/global_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/global_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global_P-Behavioral " "Found design unit 1: Global_P-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Global_P " "Found entity 1: Global_P" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-Behavioral " "Found design unit 1: Reg_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-Behavioral " "Found design unit 1: PLL-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237225 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-simple " "Found design unit 1: mux_2a1-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237231 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2a1 " "Found entity 1: mux_2a1" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/freg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/freg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FReg-Behavioral " "Found design unit 1: FReg-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237238 ""} { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/fine_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fine_Counter-simple " "Found design unit 1: Fine_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fine_Counter " "Found entity 1: Fine_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-simple " "Found design unit 1: FFD-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237250 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/counter_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_N-simple " "Found design unit 1: Counter_N-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_N " "Found entity 1: Counter_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/coarse_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Coarse_Counter-simple " "Found design unit 1: Coarse_Counter-simple" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Coarse_Counter " "Found entity 1: Coarse_Counter" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my_designs/timestamp/timestamp/timestamp/src/carry_chain_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Chain_N-Behavioral " "Found design unit 1: Carry_Chain_N-Behavioral" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Chain_N " "Found entity 1: Carry_Chain_N" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850237272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timestamp " "Elaborating entity \"Timestamp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711850237474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TStop Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"TStop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711850237480 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"Start\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711850237480 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Stop Timestamp.vhd(97) " "Verilog HDL or VHDL warning at Timestamp.vhd(97): object \"Stop\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711850237480 "|Timestamp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RT1 Timestamp.vhd(100) " "Verilog HDL or VHDL warning at Timestamp.vhd(100): object \"RT1\" assigned a value but never read" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711850237480 "|Timestamp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDC TDC:sc0 " "Elaborating entity \"TDC\" for hierarchy \"TDC:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer TDC:sc0\|Synchronizer:sc0 " "Elaborating entity \"Synchronizer\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD TDC:sc0\|Synchronizer:sc0\|FFD:sc0 " "Elaborating entity \"FFD\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_N TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1 " "Elaborating entity \"FFD_N\" for hierarchy \"TDC:sc0\|Synchronizer:sc0\|FFD_N:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fine_Counter TDC:sc0\|Fine_Counter:sc1 " "Elaborating entity \"Fine_Counter\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Chain_N TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0 " "Elaborating entity \"Carry_Chain_N\" for hierarchy \"TDC:sc0\|Fine_Counter:sc1\|Carry_Chain_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs TDC:sc0\|Regs:sc2 " "Elaborating entity \"Regs\" for hierarchy \"TDC:sc0\|Regs:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg TDC:sc0\|Regs:sc2\|FReg:sc1 " "Elaborating entity \"FReg\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0 " "Elaborating entity \"Reg_N\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Reg_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Count TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1 " "Elaborating entity \"Zero_Count\" for hierarchy \"TDC:sc0\|Regs:sc2\|FReg:sc1\|Zero_Count:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237566 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Zero_Count.vhd(19) " "VHDL Process Statement warning at Zero_Count.vhd(19): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711850237578 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Zero_Count.vhd(23) " "Inferred latch for \"count\[0\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237578 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Zero_Count.vhd(23) " "Inferred latch for \"count\[1\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237579 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Zero_Count.vhd(23) " "Inferred latch for \"count\[2\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237579 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Zero_Count.vhd(23) " "Inferred latch for \"count\[3\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237579 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Zero_Count.vhd(23) " "Inferred latch for \"count\[4\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237580 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Zero_Count.vhd(23) " "Inferred latch for \"count\[5\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237580 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Zero_Count.vhd(23) " "Inferred latch for \"count\[6\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237580 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Zero_Count.vhd(23) " "Inferred latch for \"count\[7\]\" at Zero_Count.vhd(23)" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850237580 "|Timestamp|TDC:sc0|Regs:sc2|FReg:sc1|Zero_Count:sc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n TDC:sc0\|restador_n:sc3 " "Elaborating entity \"restador_n\" for hierarchy \"TDC:sc0\|restador_n:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFFD TDC:sc0\|AFFD:sc5 " "Elaborating entity \"AFFD\" for hierarchy \"TDC:sc0\|AFFD:sc5\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" "sc5" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Global_P Global_P:sc1 " "Elaborating entity \"Global_P\" for hierarchy \"Global_P:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coarse_Counter Global_P:sc1\|Coarse_Counter:sc0 " "Elaborating entity \"Coarse_Counter\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0 " "Elaborating entity \"Counter_N\" for hierarchy \"Global_P:sc1\|Coarse_Counter:sc0\|Counter_N:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc2\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc2" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ PLL:sc2\|PLL_400MHZ:sc0 " "Elaborating entity \"PLL_400MHZ\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc0" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "altpll_component" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\"" {  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850237825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_400MHZ " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_400MHZ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711850237827 ""}  } { { "../PLL_400MHZ/PLL_400MHZ.vhd" "" { Text "C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711850237827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_400mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_400mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_400MHZ_altpll " "Found entity 1: PLL_400MHZ_altpll" {  } { { "db/pll_400mhz_altpll.v" "" { Text "C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711850238032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850238032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_400MHZ_altpll PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated " "Elaborating entity \"PLL_400MHZ_altpll\" for hierarchy \"PLL:sc2\|PLL_400MHZ:sc0\|altpll:altpll_component\|PLL_400MHZ_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850238032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2a1 PLL:sc2\|mux_2a1:sc1 " "Elaborating entity \"mux_2a1\" for hierarchy \"PLL:sc2\|mux_2a1:sc1\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" "sc1" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850238035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left Shift_Left:sc3 " "Elaborating entity \"Shift_Left\" for hierarchy \"Shift_Left:sc3\"" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" "sc3" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850238037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711850241983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711850241984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711850269385 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc8\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc8\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711850269913 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TDC:sc0\|AFFD:sc5\|qp\[0\] High " "Register TDC:sc0\|AFFD:sc5\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711850269913 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Global_P:sc1\|AFFD:sc7\|qp\[0\] High " "Register Global_P:sc1\|AFFD:sc7\|qp\[0\] will power up to High" {  } { { "../../My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" "" { Text "C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711850269913 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1711850269913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711850272749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711850272749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1012 " "Implemented 1012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711850273094 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711850273094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "988 " "Implemented 988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711850273094 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711850273094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711850273094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711850273114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:57:53 2024 " "Processing ended: Sat Mar 30 18:57:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711850273114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711850273114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711850273114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711850273114 ""}
