ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"can_manager.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/can_manager.c"
  20              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	__NVIC_SystemReset:
  27              	.LFB119:
  28              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.0
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     13. March 2019
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 2


  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 3


  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 4


 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 5


 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 6


 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 7


 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 8


 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 9


 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 10


 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 11


 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 12


 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 13


 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 14


 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 15


 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 16


 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 843:Drivers/CMSIS/Include/core_cm4.h **** 
 844:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** 
 848:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 17


 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 18


 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 19


1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 20


1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 21


1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:Drivers/CMSIS/Include/core_cm4.h **** 
1135:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:Drivers/CMSIS/Include/core_cm4.h **** 
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:Drivers/CMSIS/Include/core_cm4.h **** 
1164:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 22


1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** 
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:Drivers/CMSIS/Include/core_cm4.h **** 
1194:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** 
1197:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:Drivers/CMSIS/Include/core_cm4.h **** /**
1199:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:Drivers/CMSIS/Include/core_cm4.h ****   @{
1203:Drivers/CMSIS/Include/core_cm4.h ****  */
1204:Drivers/CMSIS/Include/core_cm4.h **** 
1205:Drivers/CMSIS/Include/core_cm4.h **** /**
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:Drivers/CMSIS/Include/core_cm4.h ****  */
1208:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1209:Drivers/CMSIS/Include/core_cm4.h **** {
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1222:Drivers/CMSIS/Include/core_cm4.h **** 
1223:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:Drivers/CMSIS/Include/core_cm4.h **** 
1225:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1226:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 23


1228:Drivers/CMSIS/Include/core_cm4.h **** 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:Drivers/CMSIS/Include/core_cm4.h **** 
1235:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1236:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:Drivers/CMSIS/Include/core_cm4.h **** 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** 
1249:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** 
1259:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** 
1263:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 24


1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:Drivers/CMSIS/Include/core_cm4.h ****   @{
1299:Drivers/CMSIS/Include/core_cm4.h ****  */
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /**
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:Drivers/CMSIS/Include/core_cm4.h ****  */
1304:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1305:Drivers/CMSIS/Include/core_cm4.h **** {
1306:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1314:Drivers/CMSIS/Include/core_cm4.h **** 
1315:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** 
1319:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** 
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** 
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** 
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** 
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** 
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:Drivers/CMSIS/Include/core_cm4.h **** 
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:Drivers/CMSIS/Include/core_cm4.h **** 
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 25


1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:Drivers/CMSIS/Include/core_cm4.h **** 
1347:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:Drivers/CMSIS/Include/core_cm4.h **** 
1360:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** 
1364:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** 
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** 
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** 
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** 
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:Drivers/CMSIS/Include/core_cm4.h **** 
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:Drivers/CMSIS/Include/core_cm4.h **** 
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:Drivers/CMSIS/Include/core_cm4.h **** 
1385:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** 
1389:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** 
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** 
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** 
1398:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 26


1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** /**
1407:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:Drivers/CMSIS/Include/core_cm4.h ****   @{
1411:Drivers/CMSIS/Include/core_cm4.h ****  */
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** /**
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:Drivers/CMSIS/Include/core_cm4.h ****  */
1416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1417:Drivers/CMSIS/Include/core_cm4.h **** {
1418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1423:Drivers/CMSIS/Include/core_cm4.h **** 
1424:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 27


1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** 
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** 
1468:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** /**
1512:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 28


1513:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:Drivers/CMSIS/Include/core_cm4.h ****   @{
1516:Drivers/CMSIS/Include/core_cm4.h ****  */
1517:Drivers/CMSIS/Include/core_cm4.h **** 
1518:Drivers/CMSIS/Include/core_cm4.h **** /**
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1523:Drivers/CMSIS/Include/core_cm4.h **** */
1524:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:Drivers/CMSIS/Include/core_cm4.h **** 
1526:Drivers/CMSIS/Include/core_cm4.h **** /**
1527:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:Drivers/CMSIS/Include/core_cm4.h **** */
1532:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:Drivers/CMSIS/Include/core_cm4.h **** 
1534:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:Drivers/CMSIS/Include/core_cm4.h **** 
1536:Drivers/CMSIS/Include/core_cm4.h **** 
1537:Drivers/CMSIS/Include/core_cm4.h **** /**
1538:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:Drivers/CMSIS/Include/core_cm4.h ****   @{
1542:Drivers/CMSIS/Include/core_cm4.h ****  */
1543:Drivers/CMSIS/Include/core_cm4.h **** 
1544:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:Drivers/CMSIS/Include/core_cm4.h **** 
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:Drivers/CMSIS/Include/core_cm4.h **** #endif
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 29


1570:Drivers/CMSIS/Include/core_cm4.h **** 
1571:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** 
1574:Drivers/CMSIS/Include/core_cm4.h **** 
1575:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1576:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1577:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1578:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1579:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1580:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1581:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1582:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1583:Drivers/CMSIS/Include/core_cm4.h **** /**
1584:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:Drivers/CMSIS/Include/core_cm4.h **** */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** 
1588:Drivers/CMSIS/Include/core_cm4.h **** 
1589:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:Drivers/CMSIS/Include/core_cm4.h **** /**
1591:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:Drivers/CMSIS/Include/core_cm4.h ****   @{
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1601:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:Drivers/CMSIS/Include/core_cm4.h **** #else
1603:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:Drivers/CMSIS/Include/core_cm4.h **** 
1617:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1621:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:Drivers/CMSIS/Include/core_cm4.h **** #else
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 30


1627:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:Drivers/CMSIS/Include/core_cm4.h **** 
1629:Drivers/CMSIS/Include/core_cm4.h **** 
1630:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /**
1640:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1641:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1644:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:Drivers/CMSIS/Include/core_cm4.h ****  */
1648:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:Drivers/CMSIS/Include/core_cm4.h **** {
1650:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1651:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:Drivers/CMSIS/Include/core_cm4.h **** 
1653:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:Drivers/CMSIS/Include/core_cm4.h **** }
1660:Drivers/CMSIS/Include/core_cm4.h **** 
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h **** /**
1663:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1664:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:Drivers/CMSIS/Include/core_cm4.h ****  */
1667:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:Drivers/CMSIS/Include/core_cm4.h **** {
1669:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:Drivers/CMSIS/Include/core_cm4.h **** }
1671:Drivers/CMSIS/Include/core_cm4.h **** 
1672:Drivers/CMSIS/Include/core_cm4.h **** 
1673:Drivers/CMSIS/Include/core_cm4.h **** /**
1674:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1675:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1678:Drivers/CMSIS/Include/core_cm4.h ****  */
1679:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:Drivers/CMSIS/Include/core_cm4.h **** {
1681:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:Drivers/CMSIS/Include/core_cm4.h ****   {
1683:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 31


1684:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1685:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1686:Drivers/CMSIS/Include/core_cm4.h ****   }
1687:Drivers/CMSIS/Include/core_cm4.h **** }
1688:Drivers/CMSIS/Include/core_cm4.h **** 
1689:Drivers/CMSIS/Include/core_cm4.h **** 
1690:Drivers/CMSIS/Include/core_cm4.h **** /**
1691:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1692:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1696:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1697:Drivers/CMSIS/Include/core_cm4.h ****  */
1698:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:Drivers/CMSIS/Include/core_cm4.h **** {
1700:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:Drivers/CMSIS/Include/core_cm4.h ****   {
1702:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:Drivers/CMSIS/Include/core_cm4.h ****   }
1704:Drivers/CMSIS/Include/core_cm4.h ****   else
1705:Drivers/CMSIS/Include/core_cm4.h ****   {
1706:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1707:Drivers/CMSIS/Include/core_cm4.h ****   }
1708:Drivers/CMSIS/Include/core_cm4.h **** }
1709:Drivers/CMSIS/Include/core_cm4.h **** 
1710:Drivers/CMSIS/Include/core_cm4.h **** 
1711:Drivers/CMSIS/Include/core_cm4.h **** /**
1712:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1713:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1716:Drivers/CMSIS/Include/core_cm4.h ****  */
1717:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:Drivers/CMSIS/Include/core_cm4.h **** {
1719:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1720:Drivers/CMSIS/Include/core_cm4.h ****   {
1721:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1722:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1723:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1724:Drivers/CMSIS/Include/core_cm4.h ****   }
1725:Drivers/CMSIS/Include/core_cm4.h **** }
1726:Drivers/CMSIS/Include/core_cm4.h **** 
1727:Drivers/CMSIS/Include/core_cm4.h **** 
1728:Drivers/CMSIS/Include/core_cm4.h **** /**
1729:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1730:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1734:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1735:Drivers/CMSIS/Include/core_cm4.h ****  */
1736:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:Drivers/CMSIS/Include/core_cm4.h **** {
1738:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:Drivers/CMSIS/Include/core_cm4.h ****   {
1740:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 32


1741:Drivers/CMSIS/Include/core_cm4.h ****   }
1742:Drivers/CMSIS/Include/core_cm4.h ****   else
1743:Drivers/CMSIS/Include/core_cm4.h ****   {
1744:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1745:Drivers/CMSIS/Include/core_cm4.h ****   }
1746:Drivers/CMSIS/Include/core_cm4.h **** }
1747:Drivers/CMSIS/Include/core_cm4.h **** 
1748:Drivers/CMSIS/Include/core_cm4.h **** 
1749:Drivers/CMSIS/Include/core_cm4.h **** /**
1750:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1751:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1754:Drivers/CMSIS/Include/core_cm4.h ****  */
1755:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:Drivers/CMSIS/Include/core_cm4.h **** {
1757:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:Drivers/CMSIS/Include/core_cm4.h ****   {
1759:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:Drivers/CMSIS/Include/core_cm4.h ****   }
1761:Drivers/CMSIS/Include/core_cm4.h **** }
1762:Drivers/CMSIS/Include/core_cm4.h **** 
1763:Drivers/CMSIS/Include/core_cm4.h **** 
1764:Drivers/CMSIS/Include/core_cm4.h **** /**
1765:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1766:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1769:Drivers/CMSIS/Include/core_cm4.h ****  */
1770:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:Drivers/CMSIS/Include/core_cm4.h **** {
1772:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1773:Drivers/CMSIS/Include/core_cm4.h ****   {
1774:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1775:Drivers/CMSIS/Include/core_cm4.h ****   }
1776:Drivers/CMSIS/Include/core_cm4.h **** }
1777:Drivers/CMSIS/Include/core_cm4.h **** 
1778:Drivers/CMSIS/Include/core_cm4.h **** 
1779:Drivers/CMSIS/Include/core_cm4.h **** /**
1780:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1781:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1784:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1785:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1786:Drivers/CMSIS/Include/core_cm4.h ****  */
1787:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:Drivers/CMSIS/Include/core_cm4.h **** {
1789:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:Drivers/CMSIS/Include/core_cm4.h ****   {
1791:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:Drivers/CMSIS/Include/core_cm4.h ****   }
1793:Drivers/CMSIS/Include/core_cm4.h ****   else
1794:Drivers/CMSIS/Include/core_cm4.h ****   {
1795:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1796:Drivers/CMSIS/Include/core_cm4.h ****   }
1797:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 33


1798:Drivers/CMSIS/Include/core_cm4.h **** 
1799:Drivers/CMSIS/Include/core_cm4.h **** 
1800:Drivers/CMSIS/Include/core_cm4.h **** /**
1801:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1802:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1804:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1805:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1807:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:Drivers/CMSIS/Include/core_cm4.h ****  */
1809:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:Drivers/CMSIS/Include/core_cm4.h **** {
1811:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1812:Drivers/CMSIS/Include/core_cm4.h ****   {
1813:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1814:Drivers/CMSIS/Include/core_cm4.h ****   }
1815:Drivers/CMSIS/Include/core_cm4.h ****   else
1816:Drivers/CMSIS/Include/core_cm4.h ****   {
1817:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1818:Drivers/CMSIS/Include/core_cm4.h ****   }
1819:Drivers/CMSIS/Include/core_cm4.h **** }
1820:Drivers/CMSIS/Include/core_cm4.h **** 
1821:Drivers/CMSIS/Include/core_cm4.h **** 
1822:Drivers/CMSIS/Include/core_cm4.h **** /**
1823:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1824:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1825:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1826:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1827:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1828:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1829:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1830:Drivers/CMSIS/Include/core_cm4.h ****  */
1831:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1832:Drivers/CMSIS/Include/core_cm4.h **** {
1833:Drivers/CMSIS/Include/core_cm4.h **** 
1834:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1835:Drivers/CMSIS/Include/core_cm4.h ****   {
1836:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1837:Drivers/CMSIS/Include/core_cm4.h ****   }
1838:Drivers/CMSIS/Include/core_cm4.h ****   else
1839:Drivers/CMSIS/Include/core_cm4.h ****   {
1840:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1841:Drivers/CMSIS/Include/core_cm4.h ****   }
1842:Drivers/CMSIS/Include/core_cm4.h **** }
1843:Drivers/CMSIS/Include/core_cm4.h **** 
1844:Drivers/CMSIS/Include/core_cm4.h **** 
1845:Drivers/CMSIS/Include/core_cm4.h **** /**
1846:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1847:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1848:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1849:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1850:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1851:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1852:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1853:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1854:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 34


1855:Drivers/CMSIS/Include/core_cm4.h ****  */
1856:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1857:Drivers/CMSIS/Include/core_cm4.h **** {
1858:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1859:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1860:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1861:Drivers/CMSIS/Include/core_cm4.h **** 
1862:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1863:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1864:Drivers/CMSIS/Include/core_cm4.h **** 
1865:Drivers/CMSIS/Include/core_cm4.h ****   return (
1866:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1867:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1868:Drivers/CMSIS/Include/core_cm4.h ****          );
1869:Drivers/CMSIS/Include/core_cm4.h **** }
1870:Drivers/CMSIS/Include/core_cm4.h **** 
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h **** /**
1873:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1874:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1875:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1876:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1877:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1878:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1879:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1880:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1881:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1882:Drivers/CMSIS/Include/core_cm4.h ****  */
1883:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1884:Drivers/CMSIS/Include/core_cm4.h **** {
1885:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1886:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1887:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1888:Drivers/CMSIS/Include/core_cm4.h **** 
1889:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1890:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1891:Drivers/CMSIS/Include/core_cm4.h **** 
1892:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1893:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1894:Drivers/CMSIS/Include/core_cm4.h **** }
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h **** 
1897:Drivers/CMSIS/Include/core_cm4.h **** /**
1898:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1899:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1900:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1901:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1902:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1903:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1904:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1905:Drivers/CMSIS/Include/core_cm4.h ****  */
1906:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1907:Drivers/CMSIS/Include/core_cm4.h **** {
1908:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
1909:Drivers/CMSIS/Include/core_cm4.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
1910:Drivers/CMSIS/Include/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1911:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 35


1912:Drivers/CMSIS/Include/core_cm4.h **** 
1913:Drivers/CMSIS/Include/core_cm4.h **** 
1914:Drivers/CMSIS/Include/core_cm4.h **** /**
1915:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1916:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1917:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1918:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1919:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1920:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1921:Drivers/CMSIS/Include/core_cm4.h ****  */
1922:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1923:Drivers/CMSIS/Include/core_cm4.h **** {
1924:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
1925:Drivers/CMSIS/Include/core_cm4.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
1926:Drivers/CMSIS/Include/core_cm4.h **** }
1927:Drivers/CMSIS/Include/core_cm4.h **** 
1928:Drivers/CMSIS/Include/core_cm4.h **** 
1929:Drivers/CMSIS/Include/core_cm4.h **** /**
1930:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1931:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1932:Drivers/CMSIS/Include/core_cm4.h ****  */
1933:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1934:Drivers/CMSIS/Include/core_cm4.h **** {
  29              		.loc 2 1934 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1935:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  35              		.loc 2 1935 3 view .LVU1
  36              	.LBB6:
  37              	.LBI6:
  38              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 36


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 37


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 38


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 39


 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 40


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 41


 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 42


 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 43


 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 44


 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 45


 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 46


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 47


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 48


 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 49


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 50


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 51


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 52


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  39              		.loc 3 944 27 view .LVU2
  40              	.LBB7:
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  41              		.loc 3 946 3 view .LVU3
  42              		.syntax unified
  43              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 BFF34F8F 		dsb 0xF
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.LBE7:
  49              	.LBE6:
1936:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1937:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  50              		.loc 2 1937 3 view .LVU4
1938:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              		.loc 2 1938 32 is_stmt 0 view .LVU5
  52 0004 0549     		ldr	r1, .L3
  53 0006 CA68     		ldr	r2, [r1, #12]
  54              		.loc 2 1938 40 view .LVU6
  55 0008 02F4E062 		and	r2, r2, #1792
1937:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  56              		.loc 2 1937 17 view .LVU7
  57 000c 044B     		ldr	r3, .L3+4
  58 000e 1343     		orrs	r3, r3, r2
1937:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  59              		.loc 2 1937 15 view .LVU8
  60 0010 CB60     		str	r3, [r1, #12]
1939:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1940:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  61              		.loc 2 1940 3 is_stmt 1 view .LVU9
  62              	.LBB8:
  63              	.LBI8:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  64              		.loc 3 944 27 view .LVU10
  65              	.LBB9:
  66              		.loc 3 946 3 view .LVU11
  67              		.syntax unified
  68              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  69 0012 BFF34F8F 		dsb 0xF
  70              	@ 0 "" 2
  71              		.thumb
  72              		.syntax unified
  73              	.L2:
  74              	.LBE9:
  75              	.LBE8:
1941:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 53


1942:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  76              		.loc 2 1942 3 view .LVU12
1943:Drivers/CMSIS/Include/core_cm4.h ****   {
1944:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
  77              		.loc 2 1944 5 discriminator 1 view .LVU13
  78              		.syntax unified
  79              	@ 1944 "Drivers/CMSIS/Include/core_cm4.h" 1
  80 0016 00BF     		nop
  81              	@ 0 "" 2
1942:Drivers/CMSIS/Include/core_cm4.h ****   {
  82              		.loc 2 1942 3 view .LVU14
  83              		.thumb
  84              		.syntax unified
  85 0018 FDE7     		b	.L2
  86              	.L4:
  87 001a 00BF     		.align	2
  88              	.L3:
  89 001c 00ED00E0 		.word	-536810240
  90 0020 0400FA05 		.word	100270084
  91              		.cfi_endproc
  92              	.LFE119:
  94              		.section	.text.CAN_ConfigureFilters,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	CAN_ConfigureFilters:
 101              	.LFB293:
   1:Core/Src/can_manager.c **** /* USER CODE BEGIN Header */
   2:Core/Src/can_manager.c **** /**
   3:Core/Src/can_manager.c ****   ******************************************************************************
   4:Core/Src/can_manager.c ****   * @file           : can_manager.c
   5:Core/Src/can_manager.c ****   * @brief          : CAN bus manager implementation
   6:Core/Src/can_manager.c ****   ******************************************************************************
   7:Core/Src/can_manager.c ****   * @attention
   8:Core/Src/can_manager.c ****   *
   9:Core/Src/can_manager.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/can_manager.c ****   * All rights reserved.
  11:Core/Src/can_manager.c ****   *
  12:Core/Src/can_manager.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/can_manager.c ****   * in the root directory of this software component.
  14:Core/Src/can_manager.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/can_manager.c ****   *
  16:Core/Src/can_manager.c ****   ******************************************************************************
  17:Core/Src/can_manager.c ****   */
  18:Core/Src/can_manager.c **** /* USER CODE END Header */
  19:Core/Src/can_manager.c **** 
  20:Core/Src/can_manager.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/can_manager.c **** #include "can_manager.h"
  22:Core/Src/can_manager.c **** #include "main.h"
  23:Core/Src/can_manager.c **** #include "error_manager.h"
  24:Core/Src/can_manager.c **** #include "config_manager.h"
  25:Core/Src/can_manager.c **** #include "bq_handler.h"
  26:Core/Src/can_manager.c **** 
  27:Core/Src/can_manager.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/can_manager.c **** osMessageQueueId_t CANTxQueueHandle = NULL;
  29:Core/Src/can_manager.c **** osMessageQueueId_t CANRxQueueHandle = NULL;
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 54


  30:Core/Src/can_manager.c **** 
  31:Core/Src/can_manager.c **** static CAN_RxCallback_t rx_callback = NULL;
  32:Core/Src/can_manager.c **** static CAN_Statistics_t can_stats = {0};
  33:Core/Src/can_manager.c **** 
  34:Core/Src/can_manager.c **** /* Private function prototypes -----------------------------------------------*/
  35:Core/Src/can_manager.c **** static void CAN_ProcessTxQueue(void);
  36:Core/Src/can_manager.c **** static void CAN_ProcessRxMessage(CAN_Message_t *msg);
  37:Core/Src/can_manager.c **** static HAL_StatusTypeDef CAN_TransmitMessage(CAN_Message_t *msg);
  38:Core/Src/can_manager.c **** static void CAN_ConfigureFilters(void);
  39:Core/Src/can_manager.c **** static void CAN_ConfigureFilters(void);
  40:Core/Src/can_manager.c **** 
  41:Core/Src/can_manager.c **** /* Function Implementations --------------------------------------------------*/
  42:Core/Src/can_manager.c **** 
  43:Core/Src/can_manager.c **** /**
  44:Core/Src/can_manager.c ****   * @brief  Initialize CAN manager
  45:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
  46:Core/Src/can_manager.c ****   */
  47:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_Manager_Init(void)
  48:Core/Src/can_manager.c **** {
  49:Core/Src/can_manager.c ****     // Create TX message queue
  50:Core/Src/can_manager.c ****     CANTxQueueHandle = osMessageQueueNew(CAN_TX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
  51:Core/Src/can_manager.c ****     if (CANTxQueueHandle == NULL) {
  52:Core/Src/can_manager.c ****         return HAL_ERROR;
  53:Core/Src/can_manager.c ****     }
  54:Core/Src/can_manager.c ****     
  55:Core/Src/can_manager.c ****     // Create RX message queue
  56:Core/Src/can_manager.c ****     CANRxQueueHandle = osMessageQueueNew(CAN_RX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
  57:Core/Src/can_manager.c ****     if (CANRxQueueHandle == NULL) {
  58:Core/Src/can_manager.c ****         return HAL_ERROR;
  59:Core/Src/can_manager.c ****     }
  60:Core/Src/can_manager.c ****     
  61:Core/Src/can_manager.c ****     // NOTE: CAN filter is now configured in MX_CAN1_Init() BEFORE HAL_CAN_Start()
  62:Core/Src/can_manager.c ****     // This is critical - filters must be configured before starting CAN!
  63:Core/Src/can_manager.c ****     
  64:Core/Src/can_manager.c ****     // Activate CAN RX FIFO notifications (CAN must already be started)
  65:Core/Src/can_manager.c ****     if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | 
  66:Core/Src/can_manager.c ****                                               CAN_IT_RX_FIFO1_MSG_PENDING |
  67:Core/Src/can_manager.c ****                                               CAN_IT_ERROR |
  68:Core/Src/can_manager.c ****                                               CAN_IT_BUSOFF) != HAL_OK) {
  69:Core/Src/can_manager.c ****         return HAL_ERROR;
  70:Core/Src/can_manager.c ****     }
  71:Core/Src/can_manager.c ****     
  72:Core/Src/can_manager.c ****     // Reset statistics
  73:Core/Src/can_manager.c ****     CAN_ResetStatistics();
  74:Core/Src/can_manager.c ****     
  75:Core/Src/can_manager.c ****     return HAL_OK;
  76:Core/Src/can_manager.c **** }
  77:Core/Src/can_manager.c **** 
  78:Core/Src/can_manager.c **** /**
  79:Core/Src/can_manager.c ****   * @brief  Configure CAN filters to accept messages for current module ID
  80:Core/Src/can_manager.c ****   * @retval None
  81:Core/Src/can_manager.c ****   * @note   TEMPORARY: Accept ALL extended CAN messages for debugging
  82:Core/Src/can_manager.c ****   *         TODO: Restore module-specific filtering once RX is working
  83:Core/Src/can_manager.c ****   */
  84:Core/Src/can_manager.c **** static void CAN_ConfigureFilters(void)
  85:Core/Src/can_manager.c **** {
 102              		.loc 1 85 1 view -0
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 55


 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 40
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106 0000 00B5     		push	{lr}
 107              		.cfi_def_cfa_offset 4
 108              		.cfi_offset 14, -4
 109 0002 8BB0     		sub	sp, sp, #44
 110              		.cfi_def_cfa_offset 48
  86:Core/Src/can_manager.c ****     CAN_FilterTypeDef filterConfig;
 111              		.loc 1 86 5 view .LVU16
  87:Core/Src/can_manager.c ****     
  88:Core/Src/can_manager.c ****     // TEMPORARY DEBUG: Accept ALL extended CAN IDs
  89:Core/Src/can_manager.c ****     // This disables filtering to verify RX path is working
  90:Core/Src/can_manager.c ****     
  91:Core/Src/can_manager.c ****     filterConfig.FilterBank = 0;
 112              		.loc 1 91 5 view .LVU17
 113              		.loc 1 91 29 is_stmt 0 view .LVU18
 114 0004 0023     		movs	r3, #0
 115 0006 0593     		str	r3, [sp, #20]
  92:Core/Src/can_manager.c ****     filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 116              		.loc 1 92 5 is_stmt 1 view .LVU19
 117              		.loc 1 92 29 is_stmt 0 view .LVU20
 118 0008 0693     		str	r3, [sp, #24]
  93:Core/Src/can_manager.c ****     filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 119              		.loc 1 93 5 is_stmt 1 view .LVU21
 120              		.loc 1 93 30 is_stmt 0 view .LVU22
 121 000a 0122     		movs	r2, #1
 122 000c 0792     		str	r2, [sp, #28]
  94:Core/Src/can_manager.c ****     
  95:Core/Src/can_manager.c ****     // Accept all extended IDs: ID=0, Mask=0 means "don't care about any bits"
  96:Core/Src/can_manager.c ****     filterConfig.FilterIdHigh = 0x0000;
 123              		.loc 1 96 5 is_stmt 1 view .LVU23
 124              		.loc 1 96 31 is_stmt 0 view .LVU24
 125 000e 0093     		str	r3, [sp]
  97:Core/Src/can_manager.c ****     filterConfig.FilterIdLow = 0x0004;   // Only IDE bit set (extended ID)
 126              		.loc 1 97 5 is_stmt 1 view .LVU25
 127              		.loc 1 97 30 is_stmt 0 view .LVU26
 128 0010 0421     		movs	r1, #4
 129 0012 0191     		str	r1, [sp, #4]
  98:Core/Src/can_manager.c ****     filterConfig.FilterMaskIdHigh = 0x0000;  // Don't care about any ID bits
 130              		.loc 1 98 5 is_stmt 1 view .LVU27
 131              		.loc 1 98 35 is_stmt 0 view .LVU28
 132 0014 0293     		str	r3, [sp, #8]
  99:Core/Src/can_manager.c ****     filterConfig.FilterMaskIdLow = 0x0004;   // But we DO care about IDE bit (only extended)
 133              		.loc 1 99 5 is_stmt 1 view .LVU29
 134              		.loc 1 99 34 is_stmt 0 view .LVU30
 135 0016 0391     		str	r1, [sp, #12]
 100:Core/Src/can_manager.c ****     
 101:Core/Src/can_manager.c ****     filterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 136              		.loc 1 101 5 is_stmt 1 view .LVU31
 137              		.loc 1 101 39 is_stmt 0 view .LVU32
 138 0018 0493     		str	r3, [sp, #16]
 102:Core/Src/can_manager.c ****     filterConfig.FilterActivation = ENABLE;
 139              		.loc 1 102 5 is_stmt 1 view .LVU33
 140              		.loc 1 102 35 is_stmt 0 view .LVU34
 141 001a 0892     		str	r2, [sp, #32]
 103:Core/Src/can_manager.c ****     filterConfig.SlaveStartFilterBank = 14;
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 56


 142              		.loc 1 103 5 is_stmt 1 view .LVU35
 143              		.loc 1 103 39 is_stmt 0 view .LVU36
 144 001c 0E23     		movs	r3, #14
 145 001e 0993     		str	r3, [sp, #36]
 104:Core/Src/can_manager.c ****     
 105:Core/Src/can_manager.c ****     HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 146              		.loc 1 105 5 is_stmt 1 view .LVU37
 147 0020 6946     		mov	r1, sp
 148 0022 0348     		ldr	r0, .L7
 149 0024 FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 150              	.LVL0:
 106:Core/Src/can_manager.c **** }
 151              		.loc 1 106 1 is_stmt 0 view .LVU38
 152 0028 0BB0     		add	sp, sp, #44
 153              		.cfi_def_cfa_offset 4
 154              		@ sp needed
 155 002a 5DF804FB 		ldr	pc, [sp], #4
 156              	.L8:
 157 002e 00BF     		.align	2
 158              	.L7:
 159 0030 00000000 		.word	hcan1
 160              		.cfi_endproc
 161              	.LFE293:
 163              		.section	.text.CAN_TransmitMessage,"ax",%progbits
 164              		.align	1
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	CAN_TransmitMessage:
 170              	.LVL1:
 171              	.LFB297:
 107:Core/Src/can_manager.c **** 
 108:Core/Src/can_manager.c **** /**
 109:Core/Src/can_manager.c ****   * @brief  Reconfigure CAN filters for new module ID
 110:Core/Src/can_manager.c ****   * @note   Call this after changing module ID to update RX filters
 111:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 112:Core/Src/can_manager.c ****   */
 113:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_ReconfigureFilters(void)
 114:Core/Src/can_manager.c **** {
 115:Core/Src/can_manager.c ****     // Reconfigure filters with new module ID
 116:Core/Src/can_manager.c ****     CAN_ConfigureFilters();
 117:Core/Src/can_manager.c ****     return HAL_OK;
 118:Core/Src/can_manager.c **** }
 119:Core/Src/can_manager.c **** 
 120:Core/Src/can_manager.c **** /**
 121:Core/Src/can_manager.c ****   * @brief  Send CAN message (non-blocking, queues message)
 122:Core/Src/can_manager.c ****   * @param  id: CAN message ID (29-bit extended, max 0x1FFFFFFF)
 123:Core/Src/can_manager.c ****   * @param  data: Pointer to data buffer (up to 8 bytes)
 124:Core/Src/can_manager.c ****   * @param  length: Data length (0-8 bytes)
 125:Core/Src/can_manager.c ****   * @param  priority: Message priority (0 = highest, 3 = lowest)
 126:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 127:Core/Src/can_manager.c ****   */
 128:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendMessage(uint32_t id, uint8_t *data, uint8_t length, uint8_t priority)
 129:Core/Src/can_manager.c **** {
 130:Core/Src/can_manager.c ****     CAN_Message_t msg;
 131:Core/Src/can_manager.c ****     
 132:Core/Src/can_manager.c ****     // Validate inputs (29-bit extended ID max)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 57


 133:Core/Src/can_manager.c ****     if (length > 8 || id > 0x1FFFFFFF) {
 134:Core/Src/can_manager.c ****         return HAL_ERROR;
 135:Core/Src/can_manager.c ****     }
 136:Core/Src/can_manager.c ****     
 137:Core/Src/can_manager.c ****     // ID is already configured with module offset at startup
 138:Core/Src/can_manager.c ****     // No need to apply offset here anymore
 139:Core/Src/can_manager.c ****     
 140:Core/Src/can_manager.c ****     // Prepare message
 141:Core/Src/can_manager.c ****     msg.id = id;
 142:Core/Src/can_manager.c ****     msg.length = length;
 143:Core/Src/can_manager.c ****     msg.priority = priority;
 144:Core/Src/can_manager.c ****     msg.timestamp = osKernelGetTickCount();
 145:Core/Src/can_manager.c ****     
 146:Core/Src/can_manager.c ****     // Copy data
 147:Core/Src/can_manager.c ****     if (data != NULL && length > 0) {
 148:Core/Src/can_manager.c ****         memcpy(msg.data, data, length);
 149:Core/Src/can_manager.c ****     }
 150:Core/Src/can_manager.c ****     
 151:Core/Src/can_manager.c ****     // Add to queue (non-blocking with timeout in ms)
 152:Core/Src/can_manager.c ****     if (osMessageQueuePut(CANTxQueueHandle, &msg, priority, CAN_TX_TIMEOUT_MS) != osOK) {
 153:Core/Src/can_manager.c ****         can_stats.tx_queue_full_count++;
 154:Core/Src/can_manager.c ****         return HAL_ERROR;
 155:Core/Src/can_manager.c ****     }
 156:Core/Src/can_manager.c ****     
 157:Core/Src/can_manager.c ****     return HAL_OK;
 158:Core/Src/can_manager.c **** }
 159:Core/Src/can_manager.c **** 
 160:Core/Src/can_manager.c **** /**
 161:Core/Src/can_manager.c ****   * @brief  Send CAN message with extended ID (legacy compatibility)
 162:Core/Src/can_manager.c ****   * @note   All IDs are extended in this application, this calls CAN_SendMessage
 163:Core/Src/can_manager.c ****   * @param  id: Extended CAN message ID (29-bit)
 164:Core/Src/can_manager.c ****   * @param  data: Pointer to data buffer (up to 8 bytes)
 165:Core/Src/can_manager.c ****   * @param  length: Data length (0-8 bytes)
 166:Core/Src/can_manager.c ****   * @param  priority: Message priority (0 = highest, 3 = lowest)
 167:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 168:Core/Src/can_manager.c ****   */
 169:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendMessageExt(uint32_t id, uint8_t *data, uint8_t length, uint8_t priority)
 170:Core/Src/can_manager.c **** {
 171:Core/Src/can_manager.c ****     // Simply call CAN_SendMessage since all IDs are extended
 172:Core/Src/can_manager.c ****     return CAN_SendMessage(id, data, length, priority);
 173:Core/Src/can_manager.c **** }
 174:Core/Src/can_manager.c **** 
 175:Core/Src/can_manager.c **** /**
 176:Core/Src/can_manager.c ****   * @brief  Transmit single message to CAN hardware
 177:Core/Src/can_manager.c ****   * @param  msg: Pointer to message structure
 178:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 179:Core/Src/can_manager.c ****   */
 180:Core/Src/can_manager.c **** static HAL_StatusTypeDef CAN_TransmitMessage(CAN_Message_t *msg)
 181:Core/Src/can_manager.c **** {
 172              		.loc 1 181 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 32
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		.loc 1 181 1 is_stmt 0 view .LVU40
 177 0000 30B5     		push	{r4, r5, lr}
 178              		.cfi_def_cfa_offset 12
 179              		.cfi_offset 4, -12
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 58


 180              		.cfi_offset 5, -8
 181              		.cfi_offset 14, -4
 182 0002 89B0     		sub	sp, sp, #36
 183              		.cfi_def_cfa_offset 48
 184 0004 0546     		mov	r5, r0
 182:Core/Src/can_manager.c ****     CAN_TxHeaderTypeDef TxHeader;
 185              		.loc 1 182 5 is_stmt 1 view .LVU41
 183:Core/Src/can_manager.c ****     uint32_t TxMailbox;
 186              		.loc 1 183 5 view .LVU42
 184:Core/Src/can_manager.c ****     HAL_StatusTypeDef status;
 187              		.loc 1 184 5 view .LVU43
 185:Core/Src/can_manager.c ****     uint8_t retry_count = 0;
 188              		.loc 1 185 5 view .LVU44
 189              	.LVL2:
 186:Core/Src/can_manager.c ****     
 187:Core/Src/can_manager.c ****     // Configure TX header for extended ID
 188:Core/Src/can_manager.c ****     TxHeader.ExtId = msg->id;
 190              		.loc 1 188 5 view .LVU45
 191              		.loc 1 188 25 is_stmt 0 view .LVU46
 192 0006 0368     		ldr	r3, [r0]
 193              		.loc 1 188 20 view .LVU47
 194 0008 0393     		str	r3, [sp, #12]
 189:Core/Src/can_manager.c ****     TxHeader.StdId = 0;
 195              		.loc 1 189 5 is_stmt 1 view .LVU48
 196              		.loc 1 189 20 is_stmt 0 view .LVU49
 197 000a 0024     		movs	r4, #0
 198 000c 0294     		str	r4, [sp, #8]
 190:Core/Src/can_manager.c ****     TxHeader.RTR = CAN_RTR_DATA;
 199              		.loc 1 190 5 is_stmt 1 view .LVU50
 200              		.loc 1 190 18 is_stmt 0 view .LVU51
 201 000e 0594     		str	r4, [sp, #20]
 191:Core/Src/can_manager.c ****     TxHeader.IDE = CAN_ID_EXT;
 202              		.loc 1 191 5 is_stmt 1 view .LVU52
 203              		.loc 1 191 18 is_stmt 0 view .LVU53
 204 0010 0423     		movs	r3, #4
 205 0012 0493     		str	r3, [sp, #16]
 192:Core/Src/can_manager.c ****     TxHeader.DLC = msg->length;
 206              		.loc 1 192 5 is_stmt 1 view .LVU54
 207              		.loc 1 192 23 is_stmt 0 view .LVU55
 208 0014 037B     		ldrb	r3, [r0, #12]	@ zero_extendqisi2
 209              		.loc 1 192 18 view .LVU56
 210 0016 0693     		str	r3, [sp, #24]
 193:Core/Src/can_manager.c ****     TxHeader.TransmitGlobalTime = DISABLE;
 211              		.loc 1 193 5 is_stmt 1 view .LVU57
 212              		.loc 1 193 33 is_stmt 0 view .LVU58
 213 0018 8DF81C40 		strb	r4, [sp, #28]
 194:Core/Src/can_manager.c ****     
 195:Core/Src/can_manager.c ****     // Attempt transmission with retries
 196:Core/Src/can_manager.c ****     while (retry_count < CAN_MAX_RETRIES) {
 214              		.loc 1 196 5 is_stmt 1 view .LVU59
 215              	.LVL3:
 216              	.L10:
 217              		.loc 1 196 24 view .LVU60
 218 001c 022C     		cmp	r4, #2
 219 001e 14D8     		bhi	.L13
 197:Core/Src/can_manager.c ****         status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, msg->data, &TxMailbox);
 220              		.loc 1 197 9 view .LVU61
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 59


 221              		.loc 1 197 18 is_stmt 0 view .LVU62
 222 0020 01AB     		add	r3, sp, #4
 223 0022 2A1D     		adds	r2, r5, #4
 224 0024 02A9     		add	r1, sp, #8
 225 0026 0D48     		ldr	r0, .L17
 226 0028 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 227              	.LVL4:
 198:Core/Src/can_manager.c ****         
 199:Core/Src/can_manager.c ****         if (status == HAL_OK) {
 228              		.loc 1 199 9 is_stmt 1 view .LVU63
 229              		.loc 1 199 12 is_stmt 0 view .LVU64
 230 002c 0346     		mov	r3, r0
 231 002e 38B1     		cbz	r0, .L16
 200:Core/Src/can_manager.c ****             can_stats.tx_success_count++;
 201:Core/Src/can_manager.c ****             return HAL_OK;
 202:Core/Src/can_manager.c ****         }
 203:Core/Src/can_manager.c ****         
 204:Core/Src/can_manager.c ****         retry_count++;
 232              		.loc 1 204 9 is_stmt 1 view .LVU65
 233              		.loc 1 204 20 is_stmt 0 view .LVU66
 234 0030 0134     		adds	r4, r4, #1
 235              	.LVL5:
 236              		.loc 1 204 20 view .LVU67
 237 0032 E4B2     		uxtb	r4, r4
 238              	.LVL6:
 205:Core/Src/can_manager.c ****         
 206:Core/Src/can_manager.c ****         // Brief delay before retry (1ms)
 207:Core/Src/can_manager.c ****         if (retry_count < CAN_MAX_RETRIES) {
 239              		.loc 1 207 9 is_stmt 1 view .LVU68
 240              		.loc 1 207 12 is_stmt 0 view .LVU69
 241 0034 022C     		cmp	r4, #2
 242 0036 08D8     		bhi	.L13
 208:Core/Src/can_manager.c ****             osDelay(1);
 243              		.loc 1 208 13 is_stmt 1 view .LVU70
 244 0038 0120     		movs	r0, #1
 245              	.LVL7:
 246              		.loc 1 208 13 is_stmt 0 view .LVU71
 247 003a FFF7FEFF 		bl	osDelay
 248              	.LVL8:
 249              		.loc 1 208 13 view .LVU72
 250 003e EDE7     		b	.L10
 251              	.LVL9:
 252              	.L16:
 200:Core/Src/can_manager.c ****             can_stats.tx_success_count++;
 253              		.loc 1 200 13 is_stmt 1 view .LVU73
 200:Core/Src/can_manager.c ****             can_stats.tx_success_count++;
 254              		.loc 1 200 22 is_stmt 0 view .LVU74
 255 0040 0749     		ldr	r1, .L17+4
 256 0042 0A68     		ldr	r2, [r1]
 200:Core/Src/can_manager.c ****             can_stats.tx_success_count++;
 257              		.loc 1 200 39 view .LVU75
 258 0044 0132     		adds	r2, r2, #1
 259 0046 0A60     		str	r2, [r1]
 201:Core/Src/can_manager.c ****         }
 260              		.loc 1 201 13 is_stmt 1 view .LVU76
 201:Core/Src/can_manager.c ****         }
 261              		.loc 1 201 20 is_stmt 0 view .LVU77
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 60


 262 0048 04E0     		b	.L12
 263              	.LVL10:
 264              	.L13:
 209:Core/Src/can_manager.c ****         }
 210:Core/Src/can_manager.c ****     }
 211:Core/Src/can_manager.c ****     
 212:Core/Src/can_manager.c ****     // All retries failed
 213:Core/Src/can_manager.c ****     can_stats.tx_error_count++;
 265              		.loc 1 213 5 is_stmt 1 view .LVU78
 266              		.loc 1 213 14 is_stmt 0 view .LVU79
 267 004a 054A     		ldr	r2, .L17+4
 268 004c 5368     		ldr	r3, [r2, #4]
 269              		.loc 1 213 29 view .LVU80
 270 004e 0133     		adds	r3, r3, #1
 271 0050 5360     		str	r3, [r2, #4]
 214:Core/Src/can_manager.c ****     return HAL_ERROR;
 272              		.loc 1 214 5 is_stmt 1 view .LVU81
 273              		.loc 1 214 12 is_stmt 0 view .LVU82
 274 0052 0123     		movs	r3, #1
 275              	.L12:
 215:Core/Src/can_manager.c **** }
 276              		.loc 1 215 1 view .LVU83
 277 0054 1846     		mov	r0, r3
 278 0056 09B0     		add	sp, sp, #36
 279              		.cfi_def_cfa_offset 12
 280              		@ sp needed
 281 0058 30BD     		pop	{r4, r5, pc}
 282              	.LVL11:
 283              	.L18:
 284              		.loc 1 215 1 view .LVU84
 285 005a 00BF     		.align	2
 286              	.L17:
 287 005c 00000000 		.word	hcan1
 288 0060 00000000 		.word	can_stats
 289              		.cfi_endproc
 290              	.LFE297:
 292              		.section	.text.CAN_ProcessTxQueue,"ax",%progbits
 293              		.align	1
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	CAN_ProcessTxQueue:
 299              	.LFB298:
 216:Core/Src/can_manager.c **** 
 217:Core/Src/can_manager.c **** /**
 218:Core/Src/can_manager.c ****   * @brief  Process TX queue and transmit messages
 219:Core/Src/can_manager.c ****   * @retval None
 220:Core/Src/can_manager.c ****   */
 221:Core/Src/can_manager.c **** static void CAN_ProcessTxQueue(void)
 222:Core/Src/can_manager.c **** {
 300              		.loc 1 222 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 24
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 00B5     		push	{lr}
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 14, -4
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 61


 307 0002 87B0     		sub	sp, sp, #28
 308              		.cfi_def_cfa_offset 32
 223:Core/Src/can_manager.c ****     CAN_Message_t msg;
 309              		.loc 1 223 5 view .LVU86
 224:Core/Src/can_manager.c ****     
 225:Core/Src/can_manager.c ****     // Try to send as many messages as possible
 226:Core/Src/can_manager.c ****     while (osMessageQueueGet(CANTxQueueHandle, &msg, NULL, 0) == osOK) {
 310              		.loc 1 226 5 view .LVU87
 311              	.L20:
 312              		.loc 1 226 63 view .LVU88
 313              		.loc 1 226 12 is_stmt 0 view .LVU89
 314 0004 0023     		movs	r3, #0
 315 0006 1A46     		mov	r2, r3
 316 0008 01A9     		add	r1, sp, #4
 317 000a 0648     		ldr	r0, .L24
 318 000c 0068     		ldr	r0, [r0]
 319 000e FFF7FEFF 		bl	osMessageQueueGet
 320              	.LVL12:
 321              		.loc 1 226 63 discriminator 1 view .LVU90
 322 0012 20B9     		cbnz	r0, .L19
 227:Core/Src/can_manager.c ****         // Transmit the message
 228:Core/Src/can_manager.c ****         if (CAN_TransmitMessage(&msg) != HAL_OK) {
 323              		.loc 1 228 9 is_stmt 1 view .LVU91
 324              		.loc 1 228 13 is_stmt 0 view .LVU92
 325 0014 01A8     		add	r0, sp, #4
 326 0016 FFF7FEFF 		bl	CAN_TransmitMessage
 327              	.LVL13:
 328              		.loc 1 228 12 discriminator 1 view .LVU93
 329 001a 0028     		cmp	r0, #0
 330 001c F2D0     		beq	.L20
 331              	.L19:
 229:Core/Src/can_manager.c ****             // If transmission failed, could re-queue message here if desired
 230:Core/Src/can_manager.c ****             // For now, we just count it as an error
 231:Core/Src/can_manager.c ****             break;  // Stop processing queue if hardware is busy
 232:Core/Src/can_manager.c ****         }
 233:Core/Src/can_manager.c ****     }
 234:Core/Src/can_manager.c **** }
 332              		.loc 1 234 1 view .LVU94
 333 001e 07B0     		add	sp, sp, #28
 334              		.cfi_def_cfa_offset 4
 335              		@ sp needed
 336 0020 5DF804FB 		ldr	pc, [sp], #4
 337              	.L25:
 338              		.align	2
 339              	.L24:
 340 0024 00000000 		.word	CANTxQueueHandle
 341              		.cfi_endproc
 342              	.LFE298:
 344              		.section	.text.CAN_ReconfigureFilters,"ax",%progbits
 345              		.align	1
 346              		.global	CAN_ReconfigureFilters
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	CAN_ReconfigureFilters:
 352              	.LFB294:
 114:Core/Src/can_manager.c ****     // Reconfigure filters with new module ID
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 62


 353              		.loc 1 114 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 08B5     		push	{r3, lr}
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 3, -8
 360              		.cfi_offset 14, -4
 116:Core/Src/can_manager.c ****     return HAL_OK;
 361              		.loc 1 116 5 view .LVU96
 362 0002 FFF7FEFF 		bl	CAN_ConfigureFilters
 363              	.LVL14:
 117:Core/Src/can_manager.c **** }
 364              		.loc 1 117 5 view .LVU97
 118:Core/Src/can_manager.c **** 
 365              		.loc 1 118 1 is_stmt 0 view .LVU98
 366 0006 0020     		movs	r0, #0
 367 0008 08BD     		pop	{r3, pc}
 368              		.cfi_endproc
 369              	.LFE294:
 371              		.section	.text.CAN_SendMessage,"ax",%progbits
 372              		.align	1
 373              		.global	CAN_SendMessage
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	CAN_SendMessage:
 379              	.LVL15:
 380              	.LFB295:
 129:Core/Src/can_manager.c ****     CAN_Message_t msg;
 381              		.loc 1 129 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 24
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 130:Core/Src/can_manager.c ****     
 385              		.loc 1 130 5 view .LVU100
 133:Core/Src/can_manager.c ****         return HAL_ERROR;
 386              		.loc 1 133 5 view .LVU101
 133:Core/Src/can_manager.c ****         return HAL_ERROR;
 387              		.loc 1 133 8 is_stmt 0 view .LVU102
 388 0000 082A     		cmp	r2, #8
 389 0002 2AD8     		bhi	.L31
 129:Core/Src/can_manager.c ****     CAN_Message_t msg;
 390              		.loc 1 129 1 view .LVU103
 391 0004 70B5     		push	{r4, r5, r6, lr}
 392              		.cfi_def_cfa_offset 16
 393              		.cfi_offset 4, -16
 394              		.cfi_offset 5, -12
 395              		.cfi_offset 6, -8
 396              		.cfi_offset 14, -4
 397 0006 86B0     		sub	sp, sp, #24
 398              		.cfi_def_cfa_offset 40
 399 0008 0E46     		mov	r6, r1
 400 000a 1446     		mov	r4, r2
 401 000c 1D46     		mov	r5, r3
 133:Core/Src/can_manager.c ****         return HAL_ERROR;
 402              		.loc 1 133 20 discriminator 1 view .LVU104
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 63


 403 000e B0F1005F 		cmp	r0, #536870912
 404 0012 02D3     		bcc	.L38
 134:Core/Src/can_manager.c ****     }
 405              		.loc 1 134 16 view .LVU105
 406 0014 0120     		movs	r0, #1
 407              	.LVL16:
 408              	.L29:
 158:Core/Src/can_manager.c **** 
 409              		.loc 1 158 1 view .LVU106
 410 0016 06B0     		add	sp, sp, #24
 411              		.cfi_remember_state
 412              		.cfi_def_cfa_offset 16
 413              		@ sp needed
 414 0018 70BD     		pop	{r4, r5, r6, pc}
 415              	.LVL17:
 416              	.L38:
 417              		.cfi_restore_state
 141:Core/Src/can_manager.c ****     msg.length = length;
 418              		.loc 1 141 5 is_stmt 1 view .LVU107
 141:Core/Src/can_manager.c ****     msg.length = length;
 419              		.loc 1 141 12 is_stmt 0 view .LVU108
 420 001a 0190     		str	r0, [sp, #4]
 142:Core/Src/can_manager.c ****     msg.priority = priority;
 421              		.loc 1 142 5 is_stmt 1 view .LVU109
 142:Core/Src/can_manager.c ****     msg.priority = priority;
 422              		.loc 1 142 16 is_stmt 0 view .LVU110
 423 001c 8DF81020 		strb	r2, [sp, #16]
 143:Core/Src/can_manager.c ****     msg.timestamp = osKernelGetTickCount();
 424              		.loc 1 143 5 is_stmt 1 view .LVU111
 143:Core/Src/can_manager.c ****     msg.timestamp = osKernelGetTickCount();
 425              		.loc 1 143 18 is_stmt 0 view .LVU112
 426 0020 8DF81130 		strb	r3, [sp, #17]
 144:Core/Src/can_manager.c ****     
 427              		.loc 1 144 5 is_stmt 1 view .LVU113
 144:Core/Src/can_manager.c ****     
 428              		.loc 1 144 21 is_stmt 0 view .LVU114
 429 0024 FFF7FEFF 		bl	osKernelGetTickCount
 430              	.LVL18:
 144:Core/Src/can_manager.c ****     
 431              		.loc 1 144 19 discriminator 1 view .LVU115
 432 0028 0590     		str	r0, [sp, #20]
 147:Core/Src/can_manager.c ****         memcpy(msg.data, data, length);
 433              		.loc 1 147 5 is_stmt 1 view .LVU116
 147:Core/Src/can_manager.c ****         memcpy(msg.data, data, length);
 434              		.loc 1 147 8 is_stmt 0 view .LVU117
 435 002a 06B1     		cbz	r6, .L30
 147:Core/Src/can_manager.c ****         memcpy(msg.data, data, length);
 436              		.loc 1 147 22 discriminator 1 view .LVU118
 437 002c 4CB9     		cbnz	r4, .L39
 438              	.L30:
 152:Core/Src/can_manager.c ****         can_stats.tx_queue_full_count++;
 439              		.loc 1 152 5 is_stmt 1 view .LVU119
 152:Core/Src/can_manager.c ****         can_stats.tx_queue_full_count++;
 440              		.loc 1 152 9 is_stmt 0 view .LVU120
 441 002e 6423     		movs	r3, #100
 442 0030 2A46     		mov	r2, r5
 443 0032 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 64


 444 0034 0A48     		ldr	r0, .L41
 445 0036 0068     		ldr	r0, [r0]
 446 0038 FFF7FEFF 		bl	osMessageQueuePut
 447              	.LVL19:
 152:Core/Src/can_manager.c ****         can_stats.tx_queue_full_count++;
 448              		.loc 1 152 8 discriminator 1 view .LVU121
 449 003c 38B9     		cbnz	r0, .L40
 157:Core/Src/can_manager.c **** }
 450              		.loc 1 157 12 view .LVU122
 451 003e 0020     		movs	r0, #0
 452 0040 E9E7     		b	.L29
 453              	.L39:
 148:Core/Src/can_manager.c ****     }
 454              		.loc 1 148 9 is_stmt 1 view .LVU123
 455 0042 2246     		mov	r2, r4
 456 0044 3146     		mov	r1, r6
 457 0046 02A8     		add	r0, sp, #8
 458 0048 FFF7FEFF 		bl	memcpy
 459              	.LVL20:
 460 004c EFE7     		b	.L30
 461              	.L40:
 153:Core/Src/can_manager.c ****         return HAL_ERROR;
 462              		.loc 1 153 9 view .LVU124
 153:Core/Src/can_manager.c ****         return HAL_ERROR;
 463              		.loc 1 153 18 is_stmt 0 view .LVU125
 464 004e 054A     		ldr	r2, .L41+4
 465 0050 9368     		ldr	r3, [r2, #8]
 153:Core/Src/can_manager.c ****         return HAL_ERROR;
 466              		.loc 1 153 38 view .LVU126
 467 0052 0133     		adds	r3, r3, #1
 468 0054 9360     		str	r3, [r2, #8]
 154:Core/Src/can_manager.c ****     }
 469              		.loc 1 154 9 is_stmt 1 view .LVU127
 154:Core/Src/can_manager.c ****     }
 470              		.loc 1 154 16 is_stmt 0 view .LVU128
 471 0056 0120     		movs	r0, #1
 472 0058 DDE7     		b	.L29
 473              	.LVL21:
 474              	.L31:
 475              		.cfi_def_cfa_offset 0
 476              		.cfi_restore 4
 477              		.cfi_restore 5
 478              		.cfi_restore 6
 479              		.cfi_restore 14
 134:Core/Src/can_manager.c ****     }
 480              		.loc 1 134 16 view .LVU129
 481 005a 0120     		movs	r0, #1
 482              	.LVL22:
 158:Core/Src/can_manager.c **** 
 483              		.loc 1 158 1 view .LVU130
 484 005c 7047     		bx	lr
 485              	.L42:
 486 005e 00BF     		.align	2
 487              	.L41:
 488 0060 00000000 		.word	CANTxQueueHandle
 489 0064 00000000 		.word	can_stats
 490              		.cfi_endproc
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 65


 491              	.LFE295:
 493              		.section	.text.CAN_SendMessageExt,"ax",%progbits
 494              		.align	1
 495              		.global	CAN_SendMessageExt
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
 500              	CAN_SendMessageExt:
 501              	.LVL23:
 502              	.LFB296:
 170:Core/Src/can_manager.c ****     // Simply call CAN_SendMessage since all IDs are extended
 503              		.loc 1 170 1 is_stmt 1 view -0
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 170:Core/Src/can_manager.c ****     // Simply call CAN_SendMessage since all IDs are extended
 507              		.loc 1 170 1 is_stmt 0 view .LVU132
 508 0000 08B5     		push	{r3, lr}
 509              		.cfi_def_cfa_offset 8
 510              		.cfi_offset 3, -8
 511              		.cfi_offset 14, -4
 172:Core/Src/can_manager.c **** }
 512              		.loc 1 172 5 is_stmt 1 view .LVU133
 172:Core/Src/can_manager.c **** }
 513              		.loc 1 172 12 is_stmt 0 view .LVU134
 514 0002 FFF7FEFF 		bl	CAN_SendMessage
 515              	.LVL24:
 173:Core/Src/can_manager.c **** 
 516              		.loc 1 173 1 view .LVU135
 517 0006 08BD     		pop	{r3, pc}
 518              		.cfi_endproc
 519              	.LFE296:
 521              		.section	.text.CAN_RegisterRxCallback,"ax",%progbits
 522              		.align	1
 523              		.global	CAN_RegisterRxCallback
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 528              	CAN_RegisterRxCallback:
 529              	.LVL25:
 530              	.LFB301:
 235:Core/Src/can_manager.c **** 
 236:Core/Src/can_manager.c **** /**
 237:Core/Src/can_manager.c ****   * @brief  Process received CAN message
 238:Core/Src/can_manager.c ****   * @param  msg: Pointer to received message
 239:Core/Src/can_manager.c ****   * @retval None
 240:Core/Src/can_manager.c ****   */
 241:Core/Src/can_manager.c **** static void CAN_ProcessRxMessage(CAN_Message_t *msg)
 242:Core/Src/can_manager.c **** {
 243:Core/Src/can_manager.c ****     // RX messages not for this module are filtered out
 244:Core/Src/can_manager.c ****     // in the HAL callback function
 245:Core/Src/can_manager.c **** 
 246:Core/Src/can_manager.c ****     can_stats.rx_message_count++;
 247:Core/Src/can_manager.c **** 
 248:Core/Src/can_manager.c ****     // Check for debug info request FIRST (broadcast message)
 249:Core/Src/can_manager.c ****     if (msg->id == CAN_DEBUG_REQUEST_ID) {
 250:Core/Src/can_manager.c ****         // Send debug info response
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 66


 251:Core/Src/can_manager.c ****         CAN_SendDebugInfo();
 252:Core/Src/can_manager.c ****         // Also send I2C diagnostics
 253:Core/Src/can_manager.c ****         CAN_SendI2CDiagnostics();
 254:Core/Src/can_manager.c ****         return;
 255:Core/Src/can_manager.c ****     }
 256:Core/Src/can_manager.c **** 
 257:Core/Src/can_manager.c ****     // Strip module ID to get base message ID (for message type identification)
 258:Core/Src/can_manager.c ****     uint32_t base_id = msg->id & 0xFFFF0FFF;
 259:Core/Src/can_manager.c **** 
 260:Core/Src/can_manager.c ****     // Check for configuration command message
 261:Core/Src/can_manager.c ****     if (base_id == (CAN_CONFIG_CMD_BASE & 0xFFFF0FFF)) {
 262:Core/Src/can_manager.c ****         Config_ProcessCANCommand(msg->data, msg->length);
 263:Core/Src/can_manager.c ****         return;
 264:Core/Src/can_manager.c ****     }
 265:Core/Src/can_manager.c ****     
 266:Core/Src/can_manager.c ****     // Check for reset command message
 267:Core/Src/can_manager.c ****     if (base_id == (CAN_RESET_CMD_BASE & 0xFFFF0FFF)) {
 268:Core/Src/can_manager.c ****         // Reset command - trigger NVIC system reset
 269:Core/Src/can_manager.c ****         NVIC_SystemReset();
 270:Core/Src/can_manager.c ****         return;  // Never reached, but good practice
 271:Core/Src/can_manager.c ****     }
 272:Core/Src/can_manager.c ****     
 273:Core/Src/can_manager.c ****     // Check for BMS chip reset command message
 274:Core/Src/can_manager.c ****     if (base_id == (CAN_BMS_RESET_CMD_BASE & 0xFFFF0FFF)) {
 275:Core/Src/can_manager.c ****         // BMS chip reset command - signal reset handler task via semaphore
 276:Core/Src/can_manager.c ****         // This prevents blocking the CAN manager during the 600ms reset sequence
 277:Core/Src/can_manager.c ****         uint8_t ack_data[8] = {0};
 278:Core/Src/can_manager.c ****         osStatus_t sem_result = osOK;
 279:Core/Src/can_manager.c ****         
 280:Core/Src/can_manager.c ****         // Signal the BMS reset handler task (non-blocking)
 281:Core/Src/can_manager.c ****         if (BMSResetSemHandle != NULL) {
 282:Core/Src/can_manager.c ****             sem_result = osSemaphoreRelease(BMSResetSemHandle);
 283:Core/Src/can_manager.c ****         } else {
 284:Core/Src/can_manager.c ****             sem_result = osError;
 285:Core/Src/can_manager.c ****         }
 286:Core/Src/can_manager.c ****         
 287:Core/Src/can_manager.c ****         // Prepare acknowledgement message
 288:Core/Src/can_manager.c ****         // Byte 0: Status (0x00 = success/queued, 0x01 = fail/already pending)
 289:Core/Src/can_manager.c ****         // Bytes 1-7: Reserved
 290:Core/Src/can_manager.c ****         ack_data[0] = (sem_result == osOK) ? 0x00 : 0x01;
 291:Core/Src/can_manager.c ****         ack_data[1] = 0x00;
 292:Core/Src/can_manager.c ****         ack_data[2] = 0x00;
 293:Core/Src/can_manager.c ****         ack_data[3] = 0x00;
 294:Core/Src/can_manager.c ****         ack_data[4] = 0x00;
 295:Core/Src/can_manager.c ****         ack_data[5] = 0x00;
 296:Core/Src/can_manager.c ****         ack_data[6] = 0x00;
 297:Core/Src/can_manager.c ****         ack_data[7] = 0x00;
 298:Core/Src/can_manager.c ****         
 299:Core/Src/can_manager.c ****         // Send acknowledgement
 300:Core/Src/can_manager.c ****         CAN_SendMessage(CAN_BMS_RESET_ACK_ID, ack_data, 8, CAN_PRIORITY_HIGH);
 301:Core/Src/can_manager.c ****         return;
 302:Core/Src/can_manager.c ****     }
 303:Core/Src/can_manager.c ****     
 304:Core/Src/can_manager.c ****     // Call registered callback if available
 305:Core/Src/can_manager.c ****     if (rx_callback != NULL) {
 306:Core/Src/can_manager.c ****         rx_callback(msg);
 307:Core/Src/can_manager.c ****     }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 67


 308:Core/Src/can_manager.c ****     
 309:Core/Src/can_manager.c **** }
 310:Core/Src/can_manager.c **** 
 311:Core/Src/can_manager.c **** /**
 312:Core/Src/can_manager.c ****   * @brief  Main CAN manager task
 313:Core/Src/can_manager.c ****   * @param  argument: Not used
 314:Core/Src/can_manager.c ****   * @retval None
 315:Core/Src/can_manager.c ****   */
 316:Core/Src/can_manager.c **** void CAN_ManagerTask(void *argument)
 317:Core/Src/can_manager.c **** {
 318:Core/Src/can_manager.c ****     CAN_Message_t rx_msg;
 319:Core/Src/can_manager.c ****     uint32_t last_heartbeat_tick = 0;
 320:Core/Src/can_manager.c ****     uint32_t last_stats_tick = 0;
 321:Core/Src/can_manager.c ****     uint32_t last_uptime_tick = 0;
 322:Core/Src/can_manager.c ****     uint32_t current_tick = 0;
 323:Core/Src/can_manager.c ****     
 324:Core/Src/can_manager.c ****     // Wait 100ms for system to stabilize
 325:Core/Src/can_manager.c ****     osDelay(100);
 326:Core/Src/can_manager.c ****     
 327:Core/Src/can_manager.c ****     // Initialize timing
 328:Core/Src/can_manager.c ****     last_heartbeat_tick = osKernelGetTickCount();
 329:Core/Src/can_manager.c ****     last_stats_tick = osKernelGetTickCount();
 330:Core/Src/can_manager.c ****     last_uptime_tick = osKernelGetTickCount();
 331:Core/Src/can_manager.c ****     
 332:Core/Src/can_manager.c ****     /* Infinite loop */
 333:Core/Src/can_manager.c ****     for(;;)
 334:Core/Src/can_manager.c ****     {
 335:Core/Src/can_manager.c ****         current_tick = osKernelGetTickCount();
 336:Core/Src/can_manager.c ****         
 337:Core/Src/can_manager.c ****         // Process any received messages from RX queue
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 339:Core/Src/can_manager.c ****             CAN_ProcessRxMessage(&rx_msg);
 340:Core/Src/can_manager.c ****         }
 341:Core/Src/can_manager.c ****         
 342:Core/Src/can_manager.c ****         // Process TX queue and send pending messages
 343:Core/Src/can_manager.c ****         CAN_ProcessTxQueue();
 344:Core/Src/can_manager.c ****         
 345:Core/Src/can_manager.c ****         // Send heartbeat message at regular intervals
 346:Core/Src/can_manager.c ****         if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 347:Core/Src/can_manager.c ****             CAN_SendHeartbeat();
 348:Core/Src/can_manager.c ****             last_heartbeat_tick = current_tick;
 349:Core/Src/can_manager.c ****         }
 350:Core/Src/can_manager.c ****         
 351:Core/Src/can_manager.c ****         // Send statistics message at regular intervals (every 1 second)
 352:Core/Src/can_manager.c ****         if ((current_tick - last_stats_tick) >= 1000) {
 353:Core/Src/can_manager.c ****             CAN_SendStatistics();
 354:Core/Src/can_manager.c ****             last_stats_tick = current_tick;
 355:Core/Src/can_manager.c ****         }
 356:Core/Src/can_manager.c ****         
 357:Core/Src/can_manager.c ****         // Update uptime counter every second
 358:Core/Src/can_manager.c ****         if ((current_tick - last_uptime_tick) >= 1000) {
 359:Core/Src/can_manager.c ****             ErrorMgr_UpdateUptime();
 360:Core/Src/can_manager.c ****             last_uptime_tick = current_tick;
 361:Core/Src/can_manager.c ****         }
 362:Core/Src/can_manager.c ****         
 363:Core/Src/can_manager.c ****         // Small delay to prevent task from hogging CPU (10ms)
 364:Core/Src/can_manager.c ****         // The task will wake up on new messages or periodically
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 68


 365:Core/Src/can_manager.c ****         osDelay(10);
 366:Core/Src/can_manager.c ****     }
 367:Core/Src/can_manager.c **** }
 368:Core/Src/can_manager.c **** 
 369:Core/Src/can_manager.c **** /**
 370:Core/Src/can_manager.c ****   * @brief  Register callback for received CAN messages
 371:Core/Src/can_manager.c ****   * @param  callback: Function to call when message is received
 372:Core/Src/can_manager.c ****   * @retval None
 373:Core/Src/can_manager.c ****   */
 374:Core/Src/can_manager.c **** void CAN_RegisterRxCallback(CAN_RxCallback_t callback)
 375:Core/Src/can_manager.c **** {
 531              		.loc 1 375 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535              		@ link register save eliminated.
 376:Core/Src/can_manager.c ****     rx_callback = callback;
 536              		.loc 1 376 5 view .LVU137
 537              		.loc 1 376 17 is_stmt 0 view .LVU138
 538 0000 014B     		ldr	r3, .L46
 539 0002 1860     		str	r0, [r3]
 377:Core/Src/can_manager.c **** }
 540              		.loc 1 377 1 view .LVU139
 541 0004 7047     		bx	lr
 542              	.L47:
 543 0006 00BF     		.align	2
 544              	.L46:
 545 0008 00000000 		.word	rx_callback
 546              		.cfi_endproc
 547              	.LFE301:
 549              		.section	.text.CAN_GetStatistics,"ax",%progbits
 550              		.align	1
 551              		.global	CAN_GetStatistics
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 556              	CAN_GetStatistics:
 557              	.LVL26:
 558              	.LFB302:
 378:Core/Src/can_manager.c **** 
 379:Core/Src/can_manager.c **** /**
 380:Core/Src/can_manager.c ****   * @brief  Get CAN statistics
 381:Core/Src/can_manager.c ****   * @param  stats: Pointer to statistics structure
 382:Core/Src/can_manager.c ****   * @retval None
 383:Core/Src/can_manager.c ****   */
 384:Core/Src/can_manager.c **** void CAN_GetStatistics(CAN_Statistics_t *stats)
 385:Core/Src/can_manager.c **** {
 559              		.loc 1 385 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		@ link register save eliminated.
 386:Core/Src/can_manager.c ****     if (stats != NULL) {
 564              		.loc 1 386 5 view .LVU141
 565              		.loc 1 386 8 is_stmt 0 view .LVU142
 566 0000 98B1     		cbz	r0, .L51
 385:Core/Src/can_manager.c ****     if (stats != NULL) {
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 69


 567              		.loc 1 385 1 view .LVU143
 568 0002 10B4     		push	{r4}
 569              		.cfi_def_cfa_offset 4
 570              		.cfi_offset 4, -4
 571 0004 8446     		mov	ip, r0
 387:Core/Src/can_manager.c ****         memcpy(stats, &can_stats, sizeof(CAN_Statistics_t));
 572              		.loc 1 387 9 is_stmt 1 view .LVU144
 573 0006 094C     		ldr	r4, .L54
 574 0008 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 575              	.LVL27:
 576              		.loc 1 387 9 is_stmt 0 view .LVU145
 577 000a CCF80000 		str	r0, [ip]	@ unaligned
 578 000e CCF80410 		str	r1, [ip, #4]	@ unaligned
 579 0012 CCF80820 		str	r2, [ip, #8]	@ unaligned
 580 0016 CCF80C30 		str	r3, [ip, #12]	@ unaligned
 581 001a 03CC     		ldmia	r4!, {r0, r1}
 582 001c CCF81000 		str	r0, [ip, #16]	@ unaligned
 583 0020 CCF81410 		str	r1, [ip, #20]	@ unaligned
 388:Core/Src/can_manager.c ****     }
 389:Core/Src/can_manager.c **** }
 584              		.loc 1 389 1 view .LVU146
 585 0024 5DF8044B 		ldr	r4, [sp], #4
 586              		.cfi_restore 4
 587              		.cfi_def_cfa_offset 0
 588 0028 7047     		bx	lr
 589              	.LVL28:
 590              	.L51:
 591              		.loc 1 389 1 view .LVU147
 592 002a 7047     		bx	lr
 593              	.L55:
 594              		.align	2
 595              	.L54:
 596 002c 00000000 		.word	can_stats
 597              		.cfi_endproc
 598              	.LFE302:
 600              		.section	.text.CAN_ResetStatistics,"ax",%progbits
 601              		.align	1
 602              		.global	CAN_ResetStatistics
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	CAN_ResetStatistics:
 608              	.LFB303:
 390:Core/Src/can_manager.c **** 
 391:Core/Src/can_manager.c **** /**
 392:Core/Src/can_manager.c ****   * @brief  Reset CAN statistics
 393:Core/Src/can_manager.c ****   * @retval None
 394:Core/Src/can_manager.c ****   */
 395:Core/Src/can_manager.c **** void CAN_ResetStatistics(void)
 396:Core/Src/can_manager.c **** {
 609              		.loc 1 396 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 397:Core/Src/can_manager.c ****     memset(&can_stats, 0, sizeof(CAN_Statistics_t));
 614              		.loc 1 397 5 view .LVU149
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 70


 615 0000 044B     		ldr	r3, .L57
 616 0002 0022     		movs	r2, #0
 617 0004 1A60     		str	r2, [r3]
 618 0006 5A60     		str	r2, [r3, #4]
 619 0008 9A60     		str	r2, [r3, #8]
 620 000a DA60     		str	r2, [r3, #12]
 621 000c 1A61     		str	r2, [r3, #16]
 622 000e 5A61     		str	r2, [r3, #20]
 398:Core/Src/can_manager.c **** }
 623              		.loc 1 398 1 is_stmt 0 view .LVU150
 624 0010 7047     		bx	lr
 625              	.L58:
 626 0012 00BF     		.align	2
 627              	.L57:
 628 0014 00000000 		.word	can_stats
 629              		.cfi_endproc
 630              	.LFE303:
 632              		.section	.text.CAN_Manager_Init,"ax",%progbits
 633              		.align	1
 634              		.global	CAN_Manager_Init
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 639              	CAN_Manager_Init:
 640              	.LFB292:
  48:Core/Src/can_manager.c ****     // Create TX message queue
 641              		.loc 1 48 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645 0000 10B5     		push	{r4, lr}
 646              		.cfi_def_cfa_offset 8
 647              		.cfi_offset 4, -8
 648              		.cfi_offset 14, -4
  50:Core/Src/can_manager.c ****     if (CANTxQueueHandle == NULL) {
 649              		.loc 1 50 5 view .LVU152
  50:Core/Src/can_manager.c ****     if (CANTxQueueHandle == NULL) {
 650              		.loc 1 50 24 is_stmt 0 view .LVU153
 651 0002 0022     		movs	r2, #0
 652 0004 1421     		movs	r1, #20
 653 0006 4020     		movs	r0, #64
 654 0008 FFF7FEFF 		bl	osMessageQueueNew
 655              	.LVL29:
  50:Core/Src/can_manager.c ****     if (CANTxQueueHandle == NULL) {
 656              		.loc 1 50 22 discriminator 1 view .LVU154
 657 000c 0D4B     		ldr	r3, .L66
 658 000e 1860     		str	r0, [r3]
  51:Core/Src/can_manager.c ****         return HAL_ERROR;
 659              		.loc 1 51 5 is_stmt 1 view .LVU155
  51:Core/Src/can_manager.c ****         return HAL_ERROR;
 660              		.loc 1 51 8 is_stmt 0 view .LVU156
 661 0010 98B1     		cbz	r0, .L61
  56:Core/Src/can_manager.c ****     if (CANRxQueueHandle == NULL) {
 662              		.loc 1 56 5 is_stmt 1 view .LVU157
  56:Core/Src/can_manager.c ****     if (CANRxQueueHandle == NULL) {
 663              		.loc 1 56 24 is_stmt 0 view .LVU158
 664 0012 0022     		movs	r2, #0
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 71


 665 0014 1421     		movs	r1, #20
 666 0016 2020     		movs	r0, #32
 667 0018 FFF7FEFF 		bl	osMessageQueueNew
 668              	.LVL30:
  56:Core/Src/can_manager.c ****     if (CANRxQueueHandle == NULL) {
 669              		.loc 1 56 22 discriminator 1 view .LVU159
 670 001c 0A4B     		ldr	r3, .L66+4
 671 001e 1860     		str	r0, [r3]
  57:Core/Src/can_manager.c ****         return HAL_ERROR;
 672              		.loc 1 57 5 is_stmt 1 view .LVU160
  57:Core/Src/can_manager.c ****         return HAL_ERROR;
 673              		.loc 1 57 8 is_stmt 0 view .LVU161
 674 0020 70B1     		cbz	r0, .L62
  65:Core/Src/can_manager.c ****                                               CAN_IT_RX_FIFO1_MSG_PENDING |
 675              		.loc 1 65 5 is_stmt 1 view .LVU162
  65:Core/Src/can_manager.c ****                                               CAN_IT_RX_FIFO1_MSG_PENDING |
 676              		.loc 1 65 9 is_stmt 0 view .LVU163
 677 0022 48F21241 		movw	r1, #33810
 678 0026 0948     		ldr	r0, .L66+8
 679 0028 FFF7FEFF 		bl	HAL_CAN_ActivateNotification
 680              	.LVL31:
  65:Core/Src/can_manager.c ****                                               CAN_IT_RX_FIFO1_MSG_PENDING |
 681              		.loc 1 65 8 discriminator 1 view .LVU164
 682 002c 0446     		mov	r4, r0
 683 002e 08B1     		cbz	r0, .L65
  69:Core/Src/can_manager.c ****     }
 684              		.loc 1 69 16 view .LVU165
 685 0030 0124     		movs	r4, #1
 686 0032 03E0     		b	.L60
 687              	.L65:
  73:Core/Src/can_manager.c ****     
 688              		.loc 1 73 5 is_stmt 1 view .LVU166
 689 0034 FFF7FEFF 		bl	CAN_ResetStatistics
 690              	.LVL32:
  75:Core/Src/can_manager.c **** }
 691              		.loc 1 75 5 view .LVU167
  75:Core/Src/can_manager.c **** }
 692              		.loc 1 75 12 is_stmt 0 view .LVU168
 693 0038 00E0     		b	.L60
 694              	.L61:
  52:Core/Src/can_manager.c ****     }
 695              		.loc 1 52 16 view .LVU169
 696 003a 0124     		movs	r4, #1
 697              	.L60:
  76:Core/Src/can_manager.c **** 
 698              		.loc 1 76 1 view .LVU170
 699 003c 2046     		mov	r0, r4
 700 003e 10BD     		pop	{r4, pc}
 701              	.L62:
  58:Core/Src/can_manager.c ****     }
 702              		.loc 1 58 16 view .LVU171
 703 0040 0124     		movs	r4, #1
 704 0042 FBE7     		b	.L60
 705              	.L67:
 706              		.align	2
 707              	.L66:
 708 0044 00000000 		.word	CANTxQueueHandle
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 72


 709 0048 00000000 		.word	CANRxQueueHandle
 710 004c 00000000 		.word	hcan1
 711              		.cfi_endproc
 712              	.LFE292:
 714              		.section	.text.CAN_GetTxQueueCount,"ax",%progbits
 715              		.align	1
 716              		.global	CAN_GetTxQueueCount
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	CAN_GetTxQueueCount:
 722              	.LFB304:
 399:Core/Src/can_manager.c **** 
 400:Core/Src/can_manager.c **** /**
 401:Core/Src/can_manager.c ****   * @brief  Get TX queue fill level
 402:Core/Src/can_manager.c ****   * @retval Number of messages waiting in TX queue
 403:Core/Src/can_manager.c ****   */
 404:Core/Src/can_manager.c **** uint32_t CAN_GetTxQueueCount(void)
 405:Core/Src/can_manager.c **** {
 723              		.loc 1 405 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727 0000 08B5     		push	{r3, lr}
 728              		.cfi_def_cfa_offset 8
 729              		.cfi_offset 3, -8
 730              		.cfi_offset 14, -4
 406:Core/Src/can_manager.c ****     return osMessageQueueGetCount(CANTxQueueHandle);
 731              		.loc 1 406 5 view .LVU173
 732              		.loc 1 406 12 is_stmt 0 view .LVU174
 733 0002 024B     		ldr	r3, .L70
 734 0004 1868     		ldr	r0, [r3]
 735 0006 FFF7FEFF 		bl	osMessageQueueGetCount
 736              	.LVL33:
 407:Core/Src/can_manager.c **** }
 737              		.loc 1 407 1 view .LVU175
 738 000a 08BD     		pop	{r3, pc}
 739              	.L71:
 740              		.align	2
 741              	.L70:
 742 000c 00000000 		.word	CANTxQueueHandle
 743              		.cfi_endproc
 744              	.LFE304:
 746              		.section	.text.CAN_GetRxQueueCount,"ax",%progbits
 747              		.align	1
 748              		.global	CAN_GetRxQueueCount
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	CAN_GetRxQueueCount:
 754              	.LFB305:
 408:Core/Src/can_manager.c **** 
 409:Core/Src/can_manager.c **** /**
 410:Core/Src/can_manager.c ****   * @brief  Get RX queue fill level
 411:Core/Src/can_manager.c ****   * @retval Number of unprocessed received messages
 412:Core/Src/can_manager.c ****   */
 413:Core/Src/can_manager.c **** uint32_t CAN_GetRxQueueCount(void)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 73


 414:Core/Src/can_manager.c **** {
 755              		.loc 1 414 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759 0000 08B5     		push	{r3, lr}
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 3, -8
 762              		.cfi_offset 14, -4
 415:Core/Src/can_manager.c ****     return osMessageQueueGetCount(CANRxQueueHandle);
 763              		.loc 1 415 5 view .LVU177
 764              		.loc 1 415 12 is_stmt 0 view .LVU178
 765 0002 024B     		ldr	r3, .L74
 766 0004 1868     		ldr	r0, [r3]
 767 0006 FFF7FEFF 		bl	osMessageQueueGetCount
 768              	.LVL34:
 416:Core/Src/can_manager.c **** }
 769              		.loc 1 416 1 view .LVU179
 770 000a 08BD     		pop	{r3, pc}
 771              	.L75:
 772              		.align	2
 773              	.L74:
 774 000c 00000000 		.word	CANRxQueueHandle
 775              		.cfi_endproc
 776              	.LFE305:
 778              		.section	.text.CAN_FlushTxQueue,"ax",%progbits
 779              		.align	1
 780              		.global	CAN_FlushTxQueue
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 785              	CAN_FlushTxQueue:
 786              	.LFB306:
 417:Core/Src/can_manager.c **** 
 418:Core/Src/can_manager.c **** /**
 419:Core/Src/can_manager.c ****   * @brief  Flush TX queue (clear all pending messages)
 420:Core/Src/can_manager.c ****   * @retval Number of messages flushed
 421:Core/Src/can_manager.c ****   */
 422:Core/Src/can_manager.c **** uint32_t CAN_FlushTxQueue(void)
 423:Core/Src/can_manager.c **** {
 787              		.loc 1 423 1 is_stmt 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 24
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791 0000 10B5     		push	{r4, lr}
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 4, -8
 794              		.cfi_offset 14, -4
 795 0002 86B0     		sub	sp, sp, #24
 796              		.cfi_def_cfa_offset 32
 424:Core/Src/can_manager.c ****     CAN_Message_t dummy_msg;
 797              		.loc 1 424 5 view .LVU181
 425:Core/Src/can_manager.c ****     uint32_t count = 0;
 798              		.loc 1 425 5 view .LVU182
 799              	.LVL35:
 426:Core/Src/can_manager.c ****     
 427:Core/Src/can_manager.c ****     while (osMessageQueueGet(CANTxQueueHandle, &dummy_msg, NULL, 0) == osOK) {
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 74


 800              		.loc 1 427 5 view .LVU183
 425:Core/Src/can_manager.c ****     uint32_t count = 0;
 801              		.loc 1 425 14 is_stmt 0 view .LVU184
 802 0004 0024     		movs	r4, #0
 803              		.loc 1 427 11 view .LVU185
 804 0006 00E0     		b	.L77
 805              	.LVL36:
 806              	.L78:
 428:Core/Src/can_manager.c ****         count++;
 807              		.loc 1 428 9 is_stmt 1 view .LVU186
 808              		.loc 1 428 14 is_stmt 0 view .LVU187
 809 0008 0134     		adds	r4, r4, #1
 810              	.LVL37:
 811              	.L77:
 427:Core/Src/can_manager.c ****         count++;
 812              		.loc 1 427 69 is_stmt 1 view .LVU188
 427:Core/Src/can_manager.c ****         count++;
 813              		.loc 1 427 12 is_stmt 0 view .LVU189
 814 000a 0023     		movs	r3, #0
 815 000c 1A46     		mov	r2, r3
 816 000e 01A9     		add	r1, sp, #4
 817 0010 0448     		ldr	r0, .L80
 818 0012 0068     		ldr	r0, [r0]
 819 0014 FFF7FEFF 		bl	osMessageQueueGet
 820              	.LVL38:
 427:Core/Src/can_manager.c ****         count++;
 821              		.loc 1 427 69 discriminator 1 view .LVU190
 822 0018 0028     		cmp	r0, #0
 823 001a F5D0     		beq	.L78
 429:Core/Src/can_manager.c ****     }
 430:Core/Src/can_manager.c ****     
 431:Core/Src/can_manager.c ****     return count;
 824              		.loc 1 431 5 is_stmt 1 view .LVU191
 432:Core/Src/can_manager.c **** }
 825              		.loc 1 432 1 is_stmt 0 view .LVU192
 826 001c 2046     		mov	r0, r4
 827 001e 06B0     		add	sp, sp, #24
 828              		.cfi_def_cfa_offset 8
 829              		@ sp needed
 830 0020 10BD     		pop	{r4, pc}
 831              	.LVL39:
 832              	.L81:
 833              		.loc 1 432 1 view .LVU193
 834 0022 00BF     		.align	2
 835              	.L80:
 836 0024 00000000 		.word	CANTxQueueHandle
 837              		.cfi_endproc
 838              	.LFE306:
 840              		.section	.text.CAN_IsMessageForThisModule,"ax",%progbits
 841              		.align	1
 842              		.global	CAN_IsMessageForThisModule
 843              		.syntax unified
 844              		.thumb
 845              		.thumb_func
 847              	CAN_IsMessageForThisModule:
 848              	.LVL40:
 849              	.LFB309:
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 75


 433:Core/Src/can_manager.c **** 
 434:Core/Src/can_manager.c **** /* CAN RX Interrupt Callbacks ------------------------------------------------*/
 435:Core/Src/can_manager.c **** 
 436:Core/Src/can_manager.c **** /**
 437:Core/Src/can_manager.c ****   * @brief  CAN RX FIFO 0 message pending callback
 438:Core/Src/can_manager.c ****   * @param  hcan: pointer to CAN handle
 439:Core/Src/can_manager.c ****   * @retval None
 440:Core/Src/can_manager.c ****   */
 441:Core/Src/can_manager.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 442:Core/Src/can_manager.c **** {
 443:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 444:Core/Src/can_manager.c ****     CAN_Message_t msg;
 445:Core/Src/can_manager.c ****     
 446:Core/Src/can_manager.c ****     // Get message from FIFO
 447:Core/Src/can_manager.c ****     if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, msg.data) == HAL_OK) {
 448:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 449:Core/Src/can_manager.c ****         msg.id = RxHeader.ExtId;
 450:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 451:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 452:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 453:Core/Src/can_manager.c ****         
 454:Core/Src/can_manager.c ****         // Ignore all messages not for this module
 455:Core/Src/can_manager.c ****         if (CAN_IsMessageForThisModule(msg.id)) {
 456:Core/Src/can_manager.c ****                 // Add to RX queue (from ISR context)
 457:Core/Src/can_manager.c ****             if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 458:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 459:Core/Src/can_manager.c ****             }
 460:Core/Src/can_manager.c ****         }
 461:Core/Src/can_manager.c ****     }
 462:Core/Src/can_manager.c **** }
 463:Core/Src/can_manager.c **** 
 464:Core/Src/can_manager.c **** /**
 465:Core/Src/can_manager.c ****   * @brief  CAN RX FIFO 1 message pending callback
 466:Core/Src/can_manager.c ****   * @param  hcan: pointer to CAN handle
 467:Core/Src/can_manager.c ****   * @retval None
 468:Core/Src/can_manager.c ****   */
 469:Core/Src/can_manager.c **** void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
 470:Core/Src/can_manager.c **** {
 471:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 472:Core/Src/can_manager.c ****     CAN_Message_t msg;
 473:Core/Src/can_manager.c **** 
 474:Core/Src/can_manager.c **** 
 475:Core/Src/can_manager.c ****     // Get message from FIFO
 476:Core/Src/can_manager.c ****     if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, msg.data) == HAL_OK) {
 477:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 478:Core/Src/can_manager.c ****         msg.id = RxHeader.ExtId;
 479:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 480:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 481:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 482:Core/Src/can_manager.c ****         
 483:Core/Src/can_manager.c ****         // Ignore all messages not for this module
 484:Core/Src/can_manager.c ****         if (CAN_IsMessageForThisModule(msg.id)) {
 485:Core/Src/can_manager.c ****             // Add to RX queue (from ISR context)
 486:Core/Src/can_manager.c ****             if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 487:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 488:Core/Src/can_manager.c ****             }
 489:Core/Src/can_manager.c ****         }
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 76


 490:Core/Src/can_manager.c **** 
 491:Core/Src/can_manager.c ****     }
 492:Core/Src/can_manager.c **** }
 493:Core/Src/can_manager.c **** 
 494:Core/Src/can_manager.c **** /**
 495:Core/Src/can_manager.c ****   * @brief  Check if CAN message is meant for this module through ID
 496:Core/Src/can_manager.c ****   * @param  hcan: pointer to CAN handle
 497:Core/Src/can_manager.c ****   * @retval None
 498:Core/Src/can_manager.c ****   */
 499:Core/Src/can_manager.c **** bool CAN_IsMessageForThisModule(uint32_t can_id) {
 850              		.loc 1 499 50 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 854              		.loc 1 499 50 is_stmt 0 view .LVU195
 855 0000 10B5     		push	{r4, lr}
 856              		.cfi_def_cfa_offset 8
 857              		.cfi_offset 4, -8
 858              		.cfi_offset 14, -4
 859 0002 0446     		mov	r4, r0
 500:Core/Src/can_manager.c ****     // Module ID is encoded in bits 12:15 of rx can id
 501:Core/Src/can_manager.c ****     // TODO: handle messages that might not have this format?
 502:Core/Src/can_manager.c ****     uint8_t this_module_id = Config_GetModuleID();
 860              		.loc 1 502 5 is_stmt 1 view .LVU196
 861              		.loc 1 502 30 is_stmt 0 view .LVU197
 862 0004 FFF7FEFF 		bl	Config_GetModuleID
 863              	.LVL41:
 503:Core/Src/can_manager.c ****     uint8_t rx_module_id = (can_id >> 12) & 0x0F;
 864              		.loc 1 503 5 is_stmt 1 view .LVU198
 865              		.loc 1 503 13 is_stmt 0 view .LVU199
 866 0008 C4F30333 		ubfx	r3, r4, #12, #4
 867              	.LVL42:
 504:Core/Src/can_manager.c ****     
 505:Core/Src/can_manager.c ****     return (
 868              		.loc 1 505 5 is_stmt 1 view .LVU200
 506:Core/Src/can_manager.c ****         rx_module_id == this_module_id ||   // Specifically for this module
 869              		.loc 1 506 40 is_stmt 0 view .LVU201
 870 000c 9842     		cmp	r0, r3
 871 000e 06D0     		beq	.L84
 872              		.loc 1 506 40 discriminator 2 view .LVU202
 873 0010 044B     		ldr	r3, .L88
 874              	.LVL43:
 875              		.loc 1 506 40 discriminator 2 view .LVU203
 876 0012 9C42     		cmp	r4, r3
 877 0014 01D0     		beq	.L87
 878              		.loc 1 506 40 discriminator 4 view .LVU204
 879 0016 0020     		movs	r0, #0
 880              	.LVL44:
 881              	.L83:
 507:Core/Src/can_manager.c ****         can_id == CAN_DEBUG_REQUEST_ID      // Debug ID (all modules)
 508:Core/Src/can_manager.c ****     );
 509:Core/Src/can_manager.c **** }
 882              		.loc 1 509 1 view .LVU205
 883 0018 10BD     		pop	{r4, pc}
 884              	.LVL45:
 885              	.L87:
 506:Core/Src/can_manager.c ****         rx_module_id == this_module_id ||   // Specifically for this module
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 77


 886              		.loc 1 506 40 discriminator 3 view .LVU206
 887 001a 0120     		movs	r0, #1
 888              	.LVL46:
 506:Core/Src/can_manager.c ****         rx_module_id == this_module_id ||   // Specifically for this module
 889              		.loc 1 506 40 discriminator 3 view .LVU207
 890 001c FCE7     		b	.L83
 891              	.LVL47:
 892              	.L84:
 506:Core/Src/can_manager.c ****         rx_module_id == this_module_id ||   // Specifically for this module
 893              		.loc 1 506 40 discriminator 3 view .LVU208
 894 001e 0120     		movs	r0, #1
 895              	.LVL48:
 506:Core/Src/can_manager.c ****         rx_module_id == this_module_id ||   // Specifically for this module
 896              		.loc 1 506 40 discriminator 3 view .LVU209
 897 0020 FAE7     		b	.L83
 898              	.L89:
 899 0022 00BF     		.align	2
 900              	.L88:
 901 0024 100FF008 		.word	149950224
 902              		.cfi_endproc
 903              	.LFE309:
 905              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
 906              		.align	1
 907              		.global	HAL_CAN_RxFifo0MsgPendingCallback
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 912              	HAL_CAN_RxFifo0MsgPendingCallback:
 913              	.LVL49:
 914              	.LFB307:
 442:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 915              		.loc 1 442 1 is_stmt 1 view -0
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 48
 918              		@ frame_needed = 0, uses_anonymous_args = 0
 442:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 919              		.loc 1 442 1 is_stmt 0 view .LVU211
 920 0000 00B5     		push	{lr}
 921              		.cfi_def_cfa_offset 4
 922              		.cfi_offset 14, -4
 923 0002 8DB0     		sub	sp, sp, #52
 924              		.cfi_def_cfa_offset 56
 443:Core/Src/can_manager.c ****     CAN_Message_t msg;
 925              		.loc 1 443 5 is_stmt 1 view .LVU212
 444:Core/Src/can_manager.c ****     
 926              		.loc 1 444 5 view .LVU213
 447:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 927              		.loc 1 447 5 view .LVU214
 447:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 928              		.loc 1 447 9 is_stmt 0 view .LVU215
 929 0004 01AB     		add	r3, sp, #4
 930 0006 05AA     		add	r2, sp, #20
 931 0008 0021     		movs	r1, #0
 932 000a FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 933              	.LVL50:
 447:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 934              		.loc 1 447 8 discriminator 1 view .LVU216
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 78


 935 000e 10B1     		cbz	r0, .L93
 936              	.L90:
 462:Core/Src/can_manager.c **** 
 937              		.loc 1 462 1 view .LVU217
 938 0010 0DB0     		add	sp, sp, #52
 939              		.cfi_remember_state
 940              		.cfi_def_cfa_offset 4
 941              		@ sp needed
 942 0012 5DF804FB 		ldr	pc, [sp], #4
 943              	.L93:
 944              		.cfi_restore_state
 449:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 945              		.loc 1 449 9 is_stmt 1 view .LVU218
 449:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 946              		.loc 1 449 26 is_stmt 0 view .LVU219
 947 0016 069B     		ldr	r3, [sp, #24]
 449:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 948              		.loc 1 449 16 view .LVU220
 949 0018 0093     		str	r3, [sp]
 450:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 950              		.loc 1 450 9 is_stmt 1 view .LVU221
 450:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 951              		.loc 1 450 30 is_stmt 0 view .LVU222
 952 001a 099B     		ldr	r3, [sp, #36]
 450:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 953              		.loc 1 450 20 view .LVU223
 954 001c 8DF80C30 		strb	r3, [sp, #12]
 451:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 955              		.loc 1 451 9 is_stmt 1 view .LVU224
 451:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 956              		.loc 1 451 22 is_stmt 0 view .LVU225
 957 0020 0023     		movs	r3, #0
 958 0022 8DF80D30 		strb	r3, [sp, #13]
 452:Core/Src/can_manager.c ****         
 959              		.loc 1 452 9 is_stmt 1 view .LVU226
 452:Core/Src/can_manager.c ****         
 960              		.loc 1 452 25 is_stmt 0 view .LVU227
 961 0026 FFF7FEFF 		bl	osKernelGetTickCount
 962              	.LVL51:
 452:Core/Src/can_manager.c ****         
 963              		.loc 1 452 23 discriminator 1 view .LVU228
 964 002a 0490     		str	r0, [sp, #16]
 455:Core/Src/can_manager.c ****                 // Add to RX queue (from ISR context)
 965              		.loc 1 455 9 is_stmt 1 view .LVU229
 455:Core/Src/can_manager.c ****                 // Add to RX queue (from ISR context)
 966              		.loc 1 455 13 is_stmt 0 view .LVU230
 967 002c 0098     		ldr	r0, [sp]
 968 002e FFF7FEFF 		bl	CAN_IsMessageForThisModule
 969              	.LVL52:
 455:Core/Src/can_manager.c ****                 // Add to RX queue (from ISR context)
 970              		.loc 1 455 12 discriminator 1 view .LVU231
 971 0032 0028     		cmp	r0, #0
 972 0034 ECD0     		beq	.L90
 457:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 973              		.loc 1 457 13 is_stmt 1 view .LVU232
 457:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 974              		.loc 1 457 17 is_stmt 0 view .LVU233
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 79


 975 0036 0023     		movs	r3, #0
 976 0038 1A46     		mov	r2, r3
 977 003a 6946     		mov	r1, sp
 978 003c 0548     		ldr	r0, .L94
 979 003e 0068     		ldr	r0, [r0]
 980 0040 FFF7FEFF 		bl	osMessageQueuePut
 981              	.LVL53:
 457:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 982              		.loc 1 457 16 discriminator 1 view .LVU234
 983 0044 0028     		cmp	r0, #0
 984 0046 E3D0     		beq	.L90
 458:Core/Src/can_manager.c ****             }
 985              		.loc 1 458 17 is_stmt 1 view .LVU235
 458:Core/Src/can_manager.c ****             }
 986              		.loc 1 458 26 is_stmt 0 view .LVU236
 987 0048 034A     		ldr	r2, .L94+4
 988 004a 1369     		ldr	r3, [r2, #16]
 458:Core/Src/can_manager.c ****             }
 989              		.loc 1 458 46 view .LVU237
 990 004c 0133     		adds	r3, r3, #1
 991 004e 1361     		str	r3, [r2, #16]
 462:Core/Src/can_manager.c **** 
 992              		.loc 1 462 1 view .LVU238
 993 0050 DEE7     		b	.L90
 994              	.L95:
 995 0052 00BF     		.align	2
 996              	.L94:
 997 0054 00000000 		.word	CANRxQueueHandle
 998 0058 00000000 		.word	can_stats
 999              		.cfi_endproc
 1000              	.LFE307:
 1002              		.section	.text.HAL_CAN_RxFifo1MsgPendingCallback,"ax",%progbits
 1003              		.align	1
 1004              		.global	HAL_CAN_RxFifo1MsgPendingCallback
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	HAL_CAN_RxFifo1MsgPendingCallback:
 1010              	.LVL54:
 1011              	.LFB308:
 470:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 1012              		.loc 1 470 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 48
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 470:Core/Src/can_manager.c ****     CAN_RxHeaderTypeDef RxHeader;
 1016              		.loc 1 470 1 is_stmt 0 view .LVU240
 1017 0000 00B5     		push	{lr}
 1018              		.cfi_def_cfa_offset 4
 1019              		.cfi_offset 14, -4
 1020 0002 8DB0     		sub	sp, sp, #52
 1021              		.cfi_def_cfa_offset 56
 471:Core/Src/can_manager.c ****     CAN_Message_t msg;
 1022              		.loc 1 471 5 is_stmt 1 view .LVU241
 472:Core/Src/can_manager.c **** 
 1023              		.loc 1 472 5 view .LVU242
 476:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 80


 1024              		.loc 1 476 5 view .LVU243
 476:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 1025              		.loc 1 476 9 is_stmt 0 view .LVU244
 1026 0004 01AB     		add	r3, sp, #4
 1027 0006 05AA     		add	r2, sp, #20
 1028 0008 0121     		movs	r1, #1
 1029 000a FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 1030              	.LVL55:
 476:Core/Src/can_manager.c ****         // Store message details (all messages are extended ID)
 1031              		.loc 1 476 8 discriminator 1 view .LVU245
 1032 000e 10B1     		cbz	r0, .L99
 1033              	.L96:
 492:Core/Src/can_manager.c **** 
 1034              		.loc 1 492 1 view .LVU246
 1035 0010 0DB0     		add	sp, sp, #52
 1036              		.cfi_remember_state
 1037              		.cfi_def_cfa_offset 4
 1038              		@ sp needed
 1039 0012 5DF804FB 		ldr	pc, [sp], #4
 1040              	.L99:
 1041              		.cfi_restore_state
 478:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 1042              		.loc 1 478 9 is_stmt 1 view .LVU247
 478:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 1043              		.loc 1 478 26 is_stmt 0 view .LVU248
 1044 0016 069B     		ldr	r3, [sp, #24]
 478:Core/Src/can_manager.c ****         msg.length = RxHeader.DLC;
 1045              		.loc 1 478 16 view .LVU249
 1046 0018 0093     		str	r3, [sp]
 479:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 1047              		.loc 1 479 9 is_stmt 1 view .LVU250
 479:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 1048              		.loc 1 479 30 is_stmt 0 view .LVU251
 1049 001a 099B     		ldr	r3, [sp, #36]
 479:Core/Src/can_manager.c ****         msg.priority = 0;  // RX messages don't have priority
 1050              		.loc 1 479 20 view .LVU252
 1051 001c 8DF80C30 		strb	r3, [sp, #12]
 480:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 1052              		.loc 1 480 9 is_stmt 1 view .LVU253
 480:Core/Src/can_manager.c ****         msg.timestamp = osKernelGetTickCount();
 1053              		.loc 1 480 22 is_stmt 0 view .LVU254
 1054 0020 0023     		movs	r3, #0
 1055 0022 8DF80D30 		strb	r3, [sp, #13]
 481:Core/Src/can_manager.c ****         
 1056              		.loc 1 481 9 is_stmt 1 view .LVU255
 481:Core/Src/can_manager.c ****         
 1057              		.loc 1 481 25 is_stmt 0 view .LVU256
 1058 0026 FFF7FEFF 		bl	osKernelGetTickCount
 1059              	.LVL56:
 481:Core/Src/can_manager.c ****         
 1060              		.loc 1 481 23 discriminator 1 view .LVU257
 1061 002a 0490     		str	r0, [sp, #16]
 484:Core/Src/can_manager.c ****             // Add to RX queue (from ISR context)
 1062              		.loc 1 484 9 is_stmt 1 view .LVU258
 484:Core/Src/can_manager.c ****             // Add to RX queue (from ISR context)
 1063              		.loc 1 484 13 is_stmt 0 view .LVU259
 1064 002c 0098     		ldr	r0, [sp]
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 81


 1065 002e FFF7FEFF 		bl	CAN_IsMessageForThisModule
 1066              	.LVL57:
 484:Core/Src/can_manager.c ****             // Add to RX queue (from ISR context)
 1067              		.loc 1 484 12 discriminator 1 view .LVU260
 1068 0032 0028     		cmp	r0, #0
 1069 0034 ECD0     		beq	.L96
 486:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 1070              		.loc 1 486 13 is_stmt 1 view .LVU261
 486:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 1071              		.loc 1 486 17 is_stmt 0 view .LVU262
 1072 0036 0023     		movs	r3, #0
 1073 0038 1A46     		mov	r2, r3
 1074 003a 6946     		mov	r1, sp
 1075 003c 0548     		ldr	r0, .L100
 1076 003e 0068     		ldr	r0, [r0]
 1077 0040 FFF7FEFF 		bl	osMessageQueuePut
 1078              	.LVL58:
 486:Core/Src/can_manager.c ****                 can_stats.rx_queue_full_count++;
 1079              		.loc 1 486 16 discriminator 1 view .LVU263
 1080 0044 0028     		cmp	r0, #0
 1081 0046 E3D0     		beq	.L96
 487:Core/Src/can_manager.c ****             }
 1082              		.loc 1 487 17 is_stmt 1 view .LVU264
 487:Core/Src/can_manager.c ****             }
 1083              		.loc 1 487 26 is_stmt 0 view .LVU265
 1084 0048 034A     		ldr	r2, .L100+4
 1085 004a 1369     		ldr	r3, [r2, #16]
 487:Core/Src/can_manager.c ****             }
 1086              		.loc 1 487 46 view .LVU266
 1087 004c 0133     		adds	r3, r3, #1
 1088 004e 1361     		str	r3, [r2, #16]
 492:Core/Src/can_manager.c **** 
 1089              		.loc 1 492 1 view .LVU267
 1090 0050 DEE7     		b	.L96
 1091              	.L101:
 1092 0052 00BF     		.align	2
 1093              	.L100:
 1094 0054 00000000 		.word	CANRxQueueHandle
 1095 0058 00000000 		.word	can_stats
 1096              		.cfi_endproc
 1097              	.LFE308:
 1099              		.section	.text.HAL_CAN_ErrorCallback,"ax",%progbits
 1100              		.align	1
 1101              		.global	HAL_CAN_ErrorCallback
 1102              		.syntax unified
 1103              		.thumb
 1104              		.thumb_func
 1106              	HAL_CAN_ErrorCallback:
 1107              	.LVL59:
 1108              	.LFB310:
 510:Core/Src/can_manager.c **** 
 511:Core/Src/can_manager.c **** /**
 512:Core/Src/can_manager.c ****   * @brief  CAN error callback
 513:Core/Src/can_manager.c ****   * @param  hcan: pointer to CAN handle
 514:Core/Src/can_manager.c ****   * @retval None
 515:Core/Src/can_manager.c ****   */
 516:Core/Src/can_manager.c **** void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 82


 517:Core/Src/can_manager.c **** {
 1109              		.loc 1 517 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		.loc 1 517 1 is_stmt 0 view .LVU269
 1114 0000 08B5     		push	{r3, lr}
 1115              		.cfi_def_cfa_offset 8
 1116              		.cfi_offset 3, -8
 1117              		.cfi_offset 14, -4
 518:Core/Src/can_manager.c ****     uint32_t error = HAL_CAN_GetError(hcan);
 1118              		.loc 1 518 5 is_stmt 1 view .LVU270
 1119              		.loc 1 518 22 is_stmt 0 view .LVU271
 1120 0002 FFF7FEFF 		bl	HAL_CAN_GetError
 1121              	.LVL60:
 519:Core/Src/can_manager.c ****     
 520:Core/Src/can_manager.c ****     // Check for bus-off condition
 521:Core/Src/can_manager.c ****     if (error & HAL_CAN_ERROR_BOF) {
 1122              		.loc 1 521 5 is_stmt 1 view .LVU272
 1123              		.loc 1 521 8 is_stmt 0 view .LVU273
 1124 0006 10F0040F 		tst	r0, #4
 1125 000a 00D1     		bne	.L105
 1126              	.LVL61:
 1127              	.L102:
 522:Core/Src/can_manager.c ****         can_stats.bus_off_count++;
 523:Core/Src/can_manager.c ****         
 524:Core/Src/can_manager.c ****         // Set CAN bus-off error flag
 525:Core/Src/can_manager.c ****         ErrorMgr_SetError(ERROR_CAN_BUS_OFF);
 526:Core/Src/can_manager.c ****         
 527:Core/Src/can_manager.c ****         // Attempt to recover from bus-off
 528:Core/Src/can_manager.c ****         // Note: May need to stop and restart CAN peripheral
 529:Core/Src/can_manager.c ****     }
 530:Core/Src/can_manager.c ****     
 531:Core/Src/can_manager.c ****     // Handle other errors as needed
 532:Core/Src/can_manager.c **** }
 1128              		.loc 1 532 1 view .LVU274
 1129 000c 08BD     		pop	{r3, pc}
 1130              	.LVL62:
 1131              	.L105:
 522:Core/Src/can_manager.c ****         can_stats.bus_off_count++;
 1132              		.loc 1 522 9 is_stmt 1 view .LVU275
 522:Core/Src/can_manager.c ****         can_stats.bus_off_count++;
 1133              		.loc 1 522 18 is_stmt 0 view .LVU276
 1134 000e 044A     		ldr	r2, .L106
 1135 0010 5369     		ldr	r3, [r2, #20]
 522:Core/Src/can_manager.c ****         can_stats.bus_off_count++;
 1136              		.loc 1 522 32 view .LVU277
 1137 0012 0133     		adds	r3, r3, #1
 1138 0014 5361     		str	r3, [r2, #20]
 525:Core/Src/can_manager.c ****         
 1139              		.loc 1 525 9 is_stmt 1 view .LVU278
 1140 0016 4FF08070 		mov	r0, #16777216
 1141              	.LVL63:
 525:Core/Src/can_manager.c ****         
 1142              		.loc 1 525 9 is_stmt 0 view .LVU279
 1143 001a FFF7FEFF 		bl	ErrorMgr_SetError
 1144              	.LVL64:
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 83


 1145              		.loc 1 532 1 view .LVU280
 1146 001e F5E7     		b	.L102
 1147              	.L107:
 1148              		.align	2
 1149              	.L106:
 1150 0020 00000000 		.word	can_stats
 1151              		.cfi_endproc
 1152              	.LFE310:
 1154              		.section	.text.CAN_SendHeartbeat,"ax",%progbits
 1155              		.align	1
 1156              		.global	CAN_SendHeartbeat
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1161              	CAN_SendHeartbeat:
 1162              	.LFB311:
 533:Core/Src/can_manager.c **** 
 534:Core/Src/can_manager.c **** /**
 535:Core/Src/can_manager.c ****   * @brief  Send BMS heartbeat message
 536:Core/Src/can_manager.c ****   * @note   Heartbeat format (8 bytes):
 537:Core/Src/can_manager.c ****   *         Byte 0: BMS State
 538:Core/Src/can_manager.c ****   *         Byte 1: Error flags byte 0 (Temperature errors)
 539:Core/Src/can_manager.c ****   *         Byte 2: Error flags byte 1 (Voltage errors)
 540:Core/Src/can_manager.c ****   *         Byte 3: Error flags byte 2 (Current errors)
 541:Core/Src/can_manager.c ****   *         Byte 4: Error flags byte 3 (Communication errors)
 542:Core/Src/can_manager.c ****   *         Byte 5: Warning flags summary (any warnings = 0xFF, none = 0x00)
 543:Core/Src/can_manager.c ****   *         Byte 6-7: Fault count (16-bit)
 544:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 545:Core/Src/can_manager.c ****   */
 546:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendHeartbeat(void)
 547:Core/Src/can_manager.c **** {
 1163              		.loc 1 547 1 is_stmt 1 view -0
 1164              		.cfi_startproc
 1165              		@ args = 0, pretend = 0, frame = 32
 1166              		@ frame_needed = 0, uses_anonymous_args = 0
 1167 0000 00B5     		push	{lr}
 1168              		.cfi_def_cfa_offset 4
 1169              		.cfi_offset 14, -4
 1170 0002 89B0     		sub	sp, sp, #36
 1171              		.cfi_def_cfa_offset 40
 548:Core/Src/can_manager.c ****     Error_Manager_t status;
 1172              		.loc 1 548 5 view .LVU282
 549:Core/Src/can_manager.c ****     uint8_t heartbeat_data[8];
 1173              		.loc 1 549 5 view .LVU283
 550:Core/Src/can_manager.c ****     
 551:Core/Src/can_manager.c ****     // Get current error manager status
 552:Core/Src/can_manager.c ****     ErrorMgr_GetStatus(&status);
 1174              		.loc 1 552 5 view .LVU284
 1175 0004 03A8     		add	r0, sp, #12
 1176 0006 FFF7FEFF 		bl	ErrorMgr_GetStatus
 1177              	.LVL65:
 553:Core/Src/can_manager.c ****     
 554:Core/Src/can_manager.c ****     // Pack heartbeat message
 555:Core/Src/can_manager.c ****     heartbeat_data[0] = (uint8_t)status.state;                    // BMS state
 1178              		.loc 1 555 5 view .LVU285
 1179              		.loc 1 555 40 is_stmt 0 view .LVU286
 1180 000a 9DF81430 		ldrb	r3, [sp, #20]	@ zero_extendqisi2
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 84


 1181              		.loc 1 555 23 view .LVU287
 1182 000e 8DF80430 		strb	r3, [sp, #4]
 556:Core/Src/can_manager.c ****     heartbeat_data[1] = (uint8_t)(status.error_flags & 0xFF);     // Error byte 0
 1183              		.loc 1 556 5 is_stmt 1 view .LVU288
 1184              		.loc 1 556 41 is_stmt 0 view .LVU289
 1185 0012 039B     		ldr	r3, [sp, #12]
 1186              		.loc 1 556 23 view .LVU290
 1187 0014 8DF80530 		strb	r3, [sp, #5]
 557:Core/Src/can_manager.c ****     heartbeat_data[2] = (uint8_t)((status.error_flags >> 8) & 0xFF);   // Error byte 1
 1188              		.loc 1 557 5 is_stmt 1 view .LVU291
 1189              		.loc 1 557 25 is_stmt 0 view .LVU292
 1190 0018 C3F30722 		ubfx	r2, r3, #8, #8
 1191              		.loc 1 557 23 view .LVU293
 1192 001c 8DF80620 		strb	r2, [sp, #6]
 558:Core/Src/can_manager.c ****     heartbeat_data[3] = (uint8_t)((status.error_flags >> 16) & 0xFF);  // Error byte 2
 1193              		.loc 1 558 5 is_stmt 1 view .LVU294
 1194              		.loc 1 558 25 is_stmt 0 view .LVU295
 1195 0020 C3F30742 		ubfx	r2, r3, #16, #8
 1196              		.loc 1 558 23 view .LVU296
 1197 0024 8DF80720 		strb	r2, [sp, #7]
 559:Core/Src/can_manager.c ****     heartbeat_data[4] = (uint8_t)((status.error_flags >> 24) & 0xFF);  // Error byte 3
 1198              		.loc 1 559 5 is_stmt 1 view .LVU297
 1199              		.loc 1 559 25 is_stmt 0 view .LVU298
 1200 0028 1B0E     		lsrs	r3, r3, #24
 1201              		.loc 1 559 23 view .LVU299
 1202 002a 8DF80830 		strb	r3, [sp, #8]
 560:Core/Src/can_manager.c ****     heartbeat_data[5] = (status.warning_flags != 0) ? 0xFF : 0x00;     // Warning summary
 1203              		.loc 1 560 5 is_stmt 1 view .LVU300
 1204              		.loc 1 560 32 is_stmt 0 view .LVU301
 1205 002e 049B     		ldr	r3, [sp, #16]
 1206              		.loc 1 560 23 view .LVU302
 1207 0030 93B1     		cbz	r3, .L110
 1208              		.loc 1 560 23 discriminator 1 view .LVU303
 1209 0032 FF23     		movs	r3, #255
 1210              	.L109:
 1211              		.loc 1 560 23 discriminator 4 view .LVU304
 1212 0034 8DF80930 		strb	r3, [sp, #9]
 561:Core/Src/can_manager.c ****     heartbeat_data[6] = (uint8_t)(status.fault_count & 0xFF);          // Fault count low byte
 1213              		.loc 1 561 5 is_stmt 1 view .LVU305
 1214              		.loc 1 561 41 is_stmt 0 view .LVU306
 1215 0038 9DF81530 		ldrb	r3, [sp, #21]	@ zero_extendqisi2
 1216              		.loc 1 561 23 view .LVU307
 1217 003c 8DF80A30 		strb	r3, [sp, #10]
 562:Core/Src/can_manager.c ****     heartbeat_data[7] = (uint8_t)((status.fault_count >> 8) & 0xFF);   // Fault count high byte
 1218              		.loc 1 562 5 is_stmt 1 view .LVU308
 1219              		.loc 1 562 25 is_stmt 0 view .LVU309
 1220 0040 0023     		movs	r3, #0
 1221              		.loc 1 562 23 view .LVU310
 1222 0042 8DF80B30 		strb	r3, [sp, #11]
 563:Core/Src/can_manager.c ****     
 564:Core/Src/can_manager.c ****     // Send heartbeat with high priority
 565:Core/Src/can_manager.c ****     return CAN_SendMessage(CAN_BMS_HEARTBEAT_ID, heartbeat_data, 8, CAN_PRIORITY_CRITICAL);
 1223              		.loc 1 565 5 is_stmt 1 view .LVU311
 1224              		.loc 1 565 12 is_stmt 0 view .LVU312
 1225 0046 0822     		movs	r2, #8
 1226 0048 01A9     		add	r1, sp, #4
 1227 004a 0448     		ldr	r0, .L112
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 85


 1228 004c 0068     		ldr	r0, [r0]
 1229 004e FFF7FEFF 		bl	CAN_SendMessage
 1230              	.LVL66:
 566:Core/Src/can_manager.c **** }
 1231              		.loc 1 566 1 view .LVU313
 1232 0052 09B0     		add	sp, sp, #36
 1233              		.cfi_remember_state
 1234              		.cfi_def_cfa_offset 4
 1235              		@ sp needed
 1236 0054 5DF804FB 		ldr	pc, [sp], #4
 1237              	.L110:
 1238              		.cfi_restore_state
 560:Core/Src/can_manager.c ****     heartbeat_data[6] = (uint8_t)(status.fault_count & 0xFF);          // Fault count low byte
 1239              		.loc 1 560 23 discriminator 2 view .LVU314
 1240 0058 0023     		movs	r3, #0
 1241 005a EBE7     		b	.L109
 1242              	.L113:
 1243              		.align	2
 1244              	.L112:
 1245 005c 00000000 		.word	CAN_BMS_HEARTBEAT_ID
 1246              		.cfi_endproc
 1247              	.LFE311:
 1249              		.section	.text.CAN_SendStatistics,"ax",%progbits
 1250              		.align	1
 1251              		.global	CAN_SendStatistics
 1252              		.syntax unified
 1253              		.thumb
 1254              		.thumb_func
 1256              	CAN_SendStatistics:
 1257              	.LFB312:
 567:Core/Src/can_manager.c **** 
 568:Core/Src/can_manager.c **** /**
 569:Core/Src/can_manager.c ****   * @brief  Send CAN statistics message for diagnostics
 570:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 571:Core/Src/can_manager.c ****   */
 572:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendStatistics(void)
 573:Core/Src/can_manager.c **** {
 1258              		.loc 1 573 1 is_stmt 1 view -0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 8
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 1262 0000 00B5     		push	{lr}
 1263              		.cfi_def_cfa_offset 4
 1264              		.cfi_offset 14, -4
 1265 0002 83B0     		sub	sp, sp, #12
 1266              		.cfi_def_cfa_offset 16
 574:Core/Src/can_manager.c ****     uint8_t stats_data[8];
 1267              		.loc 1 574 5 view .LVU316
 575:Core/Src/can_manager.c ****     
 576:Core/Src/can_manager.c ****     // Pack CAN statistics message
 577:Core/Src/can_manager.c ****     // Bytes 0-1: RX message count (16-bit)
 578:Core/Src/can_manager.c ****     stats_data[0] = (uint8_t)(can_stats.rx_message_count & 0xFF);
 1268              		.loc 1 578 5 view .LVU317
 1269              		.loc 1 578 40 is_stmt 0 view .LVU318
 1270 0004 124B     		ldr	r3, .L116
 1271 0006 DA68     		ldr	r2, [r3, #12]
 1272              		.loc 1 578 19 view .LVU319
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 86


 1273 0008 8DF80020 		strb	r2, [sp]
 579:Core/Src/can_manager.c ****     stats_data[1] = (uint8_t)((can_stats.rx_message_count >> 8) & 0xFF);
 1274              		.loc 1 579 5 is_stmt 1 view .LVU320
 1275              		.loc 1 579 21 is_stmt 0 view .LVU321
 1276 000c C2F30722 		ubfx	r2, r2, #8, #8
 1277              		.loc 1 579 19 view .LVU322
 1278 0010 8DF80120 		strb	r2, [sp, #1]
 580:Core/Src/can_manager.c ****     
 581:Core/Src/can_manager.c ****     // Bytes 2-3: TX success count (16-bit)
 582:Core/Src/can_manager.c ****     stats_data[2] = (uint8_t)(can_stats.tx_success_count & 0xFF);
 1279              		.loc 1 582 5 is_stmt 1 view .LVU323
 1280              		.loc 1 582 40 is_stmt 0 view .LVU324
 1281 0014 1A68     		ldr	r2, [r3]
 1282              		.loc 1 582 19 view .LVU325
 1283 0016 8DF80220 		strb	r2, [sp, #2]
 583:Core/Src/can_manager.c ****     stats_data[3] = (uint8_t)((can_stats.tx_success_count >> 8) & 0xFF);
 1284              		.loc 1 583 5 is_stmt 1 view .LVU326
 1285              		.loc 1 583 21 is_stmt 0 view .LVU327
 1286 001a C2F30722 		ubfx	r2, r2, #8, #8
 1287              		.loc 1 583 19 view .LVU328
 1288 001e 8DF80320 		strb	r2, [sp, #3]
 584:Core/Src/can_manager.c ****     
 585:Core/Src/can_manager.c ****     // Byte 4: TX error count
 586:Core/Src/can_manager.c ****     stats_data[4] = (uint8_t)(can_stats.tx_error_count & 0xFF);
 1289              		.loc 1 586 5 is_stmt 1 view .LVU329
 1290              		.loc 1 586 21 is_stmt 0 view .LVU330
 1291 0022 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 1292              		.loc 1 586 19 view .LVU331
 1293 0024 8DF80420 		strb	r2, [sp, #4]
 587:Core/Src/can_manager.c ****     
 588:Core/Src/can_manager.c ****     // Byte 5: RX queue full count
 589:Core/Src/can_manager.c ****     stats_data[5] = (uint8_t)(can_stats.rx_queue_full_count & 0xFF);
 1294              		.loc 1 589 5 is_stmt 1 view .LVU332
 1295              		.loc 1 589 21 is_stmt 0 view .LVU333
 1296 0028 1A7C     		ldrb	r2, [r3, #16]	@ zero_extendqisi2
 1297              		.loc 1 589 19 view .LVU334
 1298 002a 8DF80520 		strb	r2, [sp, #5]
 590:Core/Src/can_manager.c ****     
 591:Core/Src/can_manager.c ****     // Byte 6: Bus-off count
 592:Core/Src/can_manager.c ****     stats_data[6] = (uint8_t)(can_stats.bus_off_count & 0xFF);
 1299              		.loc 1 592 5 is_stmt 1 view .LVU335
 1300              		.loc 1 592 21 is_stmt 0 view .LVU336
 1301 002e 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 1302              		.loc 1 592 19 view .LVU337
 1303 0030 8DF80620 		strb	r2, [sp, #6]
 593:Core/Src/can_manager.c ****     
 594:Core/Src/can_manager.c ****     // Byte 7: TX queue full count
 595:Core/Src/can_manager.c ****     stats_data[7] = (uint8_t)(can_stats.tx_queue_full_count & 0xFF);
 1304              		.loc 1 595 5 is_stmt 1 view .LVU338
 1305              		.loc 1 595 21 is_stmt 0 view .LVU339
 1306 0034 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1307              		.loc 1 595 19 view .LVU340
 1308 0036 8DF80730 		strb	r3, [sp, #7]
 596:Core/Src/can_manager.c ****     
 597:Core/Src/can_manager.c ****     // Send statistics with normal priority
 598:Core/Src/can_manager.c ****     return CAN_SendMessage(CAN_BMS_STATS_ID, stats_data, 8, CAN_PRIORITY_NORMAL);
 1309              		.loc 1 598 5 is_stmt 1 view .LVU341
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 87


 1310              		.loc 1 598 12 is_stmt 0 view .LVU342
 1311 003a 0223     		movs	r3, #2
 1312 003c 0822     		movs	r2, #8
 1313 003e 6946     		mov	r1, sp
 1314 0040 0448     		ldr	r0, .L116+4
 1315 0042 0068     		ldr	r0, [r0]
 1316 0044 FFF7FEFF 		bl	CAN_SendMessage
 1317              	.LVL67:
 599:Core/Src/can_manager.c **** }
 1318              		.loc 1 599 1 view .LVU343
 1319 0048 03B0     		add	sp, sp, #12
 1320              		.cfi_def_cfa_offset 4
 1321              		@ sp needed
 1322 004a 5DF804FB 		ldr	pc, [sp], #4
 1323              	.L117:
 1324 004e 00BF     		.align	2
 1325              	.L116:
 1326 0050 00000000 		.word	can_stats
 1327 0054 00000000 		.word	CAN_BMS_STATS_ID
 1328              		.cfi_endproc
 1329              	.LFE312:
 1331              		.section	.text.CAN_SendDebugInfo,"ax",%progbits
 1332              		.align	1
 1333              		.global	CAN_SendDebugInfo
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	CAN_SendDebugInfo:
 1339              	.LFB313:
 600:Core/Src/can_manager.c **** 
 601:Core/Src/can_manager.c **** /**
 602:Core/Src/can_manager.c ****   * @brief  Send debug information message
 603:Core/Src/can_manager.c ****   * @note   Debug info format (8 bytes):
 604:Core/Src/can_manager.c ****   *         Byte 0: Module ID (0-15)
 605:Core/Src/can_manager.c ****   *         Byte 1: Free heap MSB (in 256-byte units)
 606:Core/Src/can_manager.c ****   *         Byte 2: Min free heap MSB (in 256-byte units)
 607:Core/Src/can_manager.c ****   *         Byte 3: Reserved (CPU usage if implemented)
 608:Core/Src/can_manager.c ****   *         Bytes 4-7: Uptime in seconds (32-bit)
 609:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 610:Core/Src/can_manager.c ****   */
 611:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendDebugInfo(void)
 612:Core/Src/can_manager.c **** {
 1340              		.loc 1 612 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 8
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344 0000 70B5     		push	{r4, r5, r6, lr}
 1345              		.cfi_def_cfa_offset 16
 1346              		.cfi_offset 4, -16
 1347              		.cfi_offset 5, -12
 1348              		.cfi_offset 6, -8
 1349              		.cfi_offset 14, -4
 1350 0002 82B0     		sub	sp, sp, #8
 1351              		.cfi_def_cfa_offset 24
 613:Core/Src/can_manager.c ****     uint8_t debug_data[8];
 1352              		.loc 1 613 5 view .LVU345
 614:Core/Src/can_manager.c **** 
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 88


 615:Core/Src/can_manager.c ****     // Get current module ID
 616:Core/Src/can_manager.c ****     extern uint8_t Config_GetModuleID(void);
 1353              		.loc 1 616 5 view .LVU346
 617:Core/Src/can_manager.c ****     uint8_t module_id = Config_GetModuleID();
 1354              		.loc 1 617 5 view .LVU347
 1355              		.loc 1 617 25 is_stmt 0 view .LVU348
 1356 0004 FFF7FEFF 		bl	Config_GetModuleID
 1357              	.LVL68:
 1358 0008 0646     		mov	r6, r0
 1359              	.LVL69:
 618:Core/Src/can_manager.c **** 
 619:Core/Src/can_manager.c ****     // Get heap memory statistics (in bytes)
 620:Core/Src/can_manager.c ****     size_t free_heap = xPortGetFreeHeapSize();
 1360              		.loc 1 620 5 is_stmt 1 view .LVU349
 1361              		.loc 1 620 24 is_stmt 0 view .LVU350
 1362 000a FFF7FEFF 		bl	xPortGetFreeHeapSize
 1363              	.LVL70:
 1364 000e 0546     		mov	r5, r0
 1365              	.LVL71:
 621:Core/Src/can_manager.c ****     size_t min_free_heap = xPortGetMinimumEverFreeHeapSize();
 1366              		.loc 1 621 5 is_stmt 1 view .LVU351
 1367              		.loc 1 621 28 is_stmt 0 view .LVU352
 1368 0010 FFF7FEFF 		bl	xPortGetMinimumEverFreeHeapSize
 1369              	.LVL72:
 1370              		.loc 1 621 28 view .LVU353
 1371 0014 0446     		mov	r4, r0
 1372              	.LVL73:
 622:Core/Src/can_manager.c **** 
 623:Core/Src/can_manager.c ****     // Get uptime in seconds (convert from milliseconds)
 624:Core/Src/can_manager.c ****     uint32_t uptime_sec = osKernelGetTickCount() / 1000;
 1373              		.loc 1 624 5 is_stmt 1 view .LVU354
 1374              		.loc 1 624 27 is_stmt 0 view .LVU355
 1375 0016 FFF7FEFF 		bl	osKernelGetTickCount
 1376              	.LVL74:
 1377              		.loc 1 624 14 discriminator 1 view .LVU356
 1378 001a 134A     		ldr	r2, .L120
 1379 001c A2FB0023 		umull	r2, r3, r2, r0
 1380              	.LVL75:
 625:Core/Src/can_manager.c **** 
 626:Core/Src/can_manager.c ****     // Pack debug information message
 627:Core/Src/can_manager.c ****     debug_data[0] = module_id;                              // Byte 0: Module ID
 1381              		.loc 1 627 5 is_stmt 1 view .LVU357
 1382              		.loc 1 627 19 is_stmt 0 view .LVU358
 1383 0020 8DF80060 		strb	r6, [sp]
 628:Core/Src/can_manager.c ****     debug_data[1] = (uint8_t)((free_heap >> 8) & 0xFF);     // Byte 1: Free heap MSB (in 256-byte u
 1384              		.loc 1 628 5 is_stmt 1 view .LVU359
 1385              		.loc 1 628 21 is_stmt 0 view .LVU360
 1386 0024 C5F30725 		ubfx	r5, r5, #8, #8
 1387              	.LVL76:
 1388              		.loc 1 628 19 view .LVU361
 1389 0028 8DF80150 		strb	r5, [sp, #1]
 629:Core/Src/can_manager.c ****     debug_data[2] = (uint8_t)((min_free_heap >> 8) & 0xFF); // Byte 2: Min free heap MSB (in 256-by
 1390              		.loc 1 629 5 is_stmt 1 view .LVU362
 1391              		.loc 1 629 21 is_stmt 0 view .LVU363
 1392 002c C4F30724 		ubfx	r4, r4, #8, #8
 1393              	.LVL77:
 1394              		.loc 1 629 19 view .LVU364
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 89


 1395 0030 8DF80240 		strb	r4, [sp, #2]
 630:Core/Src/can_manager.c ****     debug_data[3] = 0;                                      // Byte 3: Reserved
 1396              		.loc 1 630 5 is_stmt 1 view .LVU365
 1397              		.loc 1 630 19 is_stmt 0 view .LVU366
 1398 0034 0022     		movs	r2, #0
 1399 0036 8DF80320 		strb	r2, [sp, #3]
 631:Core/Src/can_manager.c ****     debug_data[4] = (uint8_t)(uptime_sec & 0xFF);           // Byte 4: Uptime LSB
 1400              		.loc 1 631 5 is_stmt 1 view .LVU367
 1401              		.loc 1 631 21 is_stmt 0 view .LVU368
 1402 003a C3F38712 		ubfx	r2, r3, #6, #8
 1403              		.loc 1 631 19 view .LVU369
 1404 003e 8DF80420 		strb	r2, [sp, #4]
 632:Core/Src/can_manager.c ****     debug_data[5] = (uint8_t)((uptime_sec >> 8) & 0xFF);    // Byte 5: Uptime
 1405              		.loc 1 632 5 is_stmt 1 view .LVU370
 1406              		.loc 1 632 21 is_stmt 0 view .LVU371
 1407 0042 C3F38732 		ubfx	r2, r3, #14, #8
 1408              		.loc 1 632 19 view .LVU372
 1409 0046 8DF80520 		strb	r2, [sp, #5]
 633:Core/Src/can_manager.c ****     debug_data[6] = (uint8_t)((uptime_sec >> 16) & 0xFF);   // Byte 6: Uptime
 1410              		.loc 1 633 5 is_stmt 1 view .LVU373
 1411              		.loc 1 633 21 is_stmt 0 view .LVU374
 1412 004a 9B0D     		lsrs	r3, r3, #22
 1413              	.LVL78:
 1414              		.loc 1 633 19 view .LVU375
 1415 004c 8DF80630 		strb	r3, [sp, #6]
 634:Core/Src/can_manager.c ****     debug_data[7] = (uint8_t)((uptime_sec >> 24) & 0xFF);   // Byte 7: Uptime MSB
 1416              		.loc 1 634 5 is_stmt 1 view .LVU376
 1417              		.loc 1 634 21 is_stmt 0 view .LVU377
 1418 0050 0023     		movs	r3, #0
 1419              		.loc 1 634 19 view .LVU378
 1420 0052 8DF80730 		strb	r3, [sp, #7]
 635:Core/Src/can_manager.c **** 
 636:Core/Src/can_manager.c ****     // Send debug info with high priority
 637:Core/Src/can_manager.c ****     return CAN_SendMessage(CAN_DEBUG_RESPONSE_ID, debug_data, 8, CAN_PRIORITY_HIGH);
 1421              		.loc 1 637 5 is_stmt 1 view .LVU379
 1422              		.loc 1 637 12 is_stmt 0 view .LVU380
 1423 0056 0123     		movs	r3, #1
 1424 0058 0822     		movs	r2, #8
 1425 005a 6946     		mov	r1, sp
 1426 005c 0348     		ldr	r0, .L120+4
 1427              	.LVL79:
 1428              		.loc 1 637 12 view .LVU381
 1429 005e 0068     		ldr	r0, [r0]
 1430 0060 FFF7FEFF 		bl	CAN_SendMessage
 1431              	.LVL80:
 638:Core/Src/can_manager.c **** }
 1432              		.loc 1 638 1 view .LVU382
 1433 0064 02B0     		add	sp, sp, #8
 1434              		.cfi_def_cfa_offset 16
 1435              		@ sp needed
 1436 0066 70BD     		pop	{r4, r5, r6, pc}
 1437              	.LVL81:
 1438              	.L121:
 1439              		.loc 1 638 1 view .LVU383
 1440              		.align	2
 1441              	.L120:
 1442 0068 D34D6210 		.word	274877907
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 90


 1443 006c 00000000 		.word	CAN_DEBUG_RESPONSE_ID
 1444              		.cfi_endproc
 1445              	.LFE313:
 1447              		.section	.text.CAN_SendI2CDiagnostics,"ax",%progbits
 1448              		.align	1
 1449              		.global	CAN_SendI2CDiagnostics
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	CAN_SendI2CDiagnostics:
 1455              	.LFB314:
 639:Core/Src/can_manager.c **** 
 640:Core/Src/can_manager.c **** /**
 641:Core/Src/can_manager.c ****   * @brief  Send I2C diagnostics message
 642:Core/Src/can_manager.c ****   * @note   I2C Diagnostics format (8 bytes):
 643:Core/Src/can_manager.c ****   *         Byte 0: I2C1 error code (HAL_I2C_ERROR_*)
 644:Core/Src/can_manager.c ****   *         Byte 1: I2C3 error code (HAL_I2C_ERROR_*)
 645:Core/Src/can_manager.c ****   *         Byte 2: I2C1 state (HAL_I2C_STATE_*)
 646:Core/Src/can_manager.c ****   *         Byte 3: I2C3 state (HAL_I2C_STATE_*)
 647:Core/Src/can_manager.c ****   *         Bytes 4-7: Reserved for future use
 648:Core/Src/can_manager.c ****   * @retval HAL_StatusTypeDef
 649:Core/Src/can_manager.c ****   */
 650:Core/Src/can_manager.c **** HAL_StatusTypeDef CAN_SendI2CDiagnostics(void)
 651:Core/Src/can_manager.c **** {
 1456              		.loc 1 651 1 is_stmt 1 view -0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 8
 1459              		@ frame_needed = 0, uses_anonymous_args = 0
 1460 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1461              		.cfi_def_cfa_offset 24
 1462              		.cfi_offset 4, -24
 1463              		.cfi_offset 5, -20
 1464              		.cfi_offset 6, -16
 1465              		.cfi_offset 7, -12
 1466              		.cfi_offset 8, -8
 1467              		.cfi_offset 14, -4
 1468 0004 82B0     		sub	sp, sp, #8
 1469              		.cfi_def_cfa_offset 32
 652:Core/Src/can_manager.c ****     uint8_t diag_data[8] = {0};
 1470              		.loc 1 652 5 view .LVU385
 1471              		.loc 1 652 13 is_stmt 0 view .LVU386
 1472 0006 0024     		movs	r4, #0
 1473 0008 0094     		str	r4, [sp]
 1474 000a 0194     		str	r4, [sp, #4]
 653:Core/Src/can_manager.c ****     
 654:Core/Src/can_manager.c ****     // Get I2C error codes for diagnostics
 655:Core/Src/can_manager.c ****     extern I2C_HandleTypeDef hi2c1;
 1475              		.loc 1 655 5 is_stmt 1 view .LVU387
 656:Core/Src/can_manager.c ****     extern I2C_HandleTypeDef hi2c3;
 1476              		.loc 1 656 5 view .LVU388
 657:Core/Src/can_manager.c ****     extern uint32_t BQ_GetLastI2C3Error(void);
 1477              		.loc 1 657 5 view .LVU389
 658:Core/Src/can_manager.c ****     
 659:Core/Src/can_manager.c ****     uint32_t i2c1_error = HAL_I2C_GetError(&hi2c1);
 1478              		.loc 1 659 5 view .LVU390
 1479              		.loc 1 659 27 is_stmt 0 view .LVU391
 1480 000c 144D     		ldr	r5, .L124
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 91


 1481 000e 2846     		mov	r0, r5
 1482 0010 FFF7FEFF 		bl	HAL_I2C_GetError
 1483              	.LVL82:
 1484 0014 0746     		mov	r7, r0
 1485              	.LVL83:
 660:Core/Src/can_manager.c ****     uint32_t i2c3_error = BQ_GetLastI2C3Error();
 1486              		.loc 1 660 5 is_stmt 1 view .LVU392
 1487              		.loc 1 660 27 is_stmt 0 view .LVU393
 1488 0016 FFF7FEFF 		bl	BQ_GetLastI2C3Error
 1489              	.LVL84:
 1490              		.loc 1 660 27 view .LVU394
 1491 001a 0646     		mov	r6, r0
 1492              	.LVL85:
 661:Core/Src/can_manager.c ****     
 662:Core/Src/can_manager.c ****     HAL_I2C_StateTypeDef i2c1_state = HAL_I2C_GetState(&hi2c1);
 1493              		.loc 1 662 5 is_stmt 1 view .LVU395
 1494              		.loc 1 662 39 is_stmt 0 view .LVU396
 1495 001c 2846     		mov	r0, r5
 1496              	.LVL86:
 1497              		.loc 1 662 39 view .LVU397
 1498 001e FFF7FEFF 		bl	HAL_I2C_GetState
 1499              	.LVL87:
 1500 0022 0546     		mov	r5, r0
 1501              	.LVL88:
 663:Core/Src/can_manager.c ****     HAL_I2C_StateTypeDef i2c3_state = HAL_I2C_GetState(&hi2c3);
 1502              		.loc 1 663 5 is_stmt 1 view .LVU398
 1503              		.loc 1 663 39 is_stmt 0 view .LVU399
 1504 0024 0F48     		ldr	r0, .L124+4
 1505 0026 FFF7FEFF 		bl	HAL_I2C_GetState
 1506              	.LVL89:
 664:Core/Src/can_manager.c ****     
 665:Core/Src/can_manager.c ****     // Pack I2C diagnostics message
 666:Core/Src/can_manager.c ****     diag_data[0] = (uint8_t)(i2c1_error & 0xFF);        // Byte 0: I2C1 error code
 1507              		.loc 1 666 5 is_stmt 1 view .LVU400
 1508              		.loc 1 666 18 is_stmt 0 view .LVU401
 1509 002a 8DF80070 		strb	r7, [sp]
 667:Core/Src/can_manager.c ****     diag_data[1] = (uint8_t)(i2c3_error & 0xFF);        // Byte 1: I2C3 error code
 1510              		.loc 1 667 5 is_stmt 1 view .LVU402
 1511              		.loc 1 667 18 is_stmt 0 view .LVU403
 1512 002e 8DF80160 		strb	r6, [sp, #1]
 668:Core/Src/can_manager.c ****     diag_data[2] = (uint8_t)(i2c1_state & 0xFF);        // Byte 2: I2C1 state
 1513              		.loc 1 668 5 is_stmt 1 view .LVU404
 1514              		.loc 1 668 18 is_stmt 0 view .LVU405
 1515 0032 8DF80250 		strb	r5, [sp, #2]
 669:Core/Src/can_manager.c ****     diag_data[3] = (uint8_t)(i2c3_state & 0xFF);        // Byte 3: I2C3 state
 1516              		.loc 1 669 5 is_stmt 1 view .LVU406
 1517              		.loc 1 669 18 is_stmt 0 view .LVU407
 1518 0036 8DF80300 		strb	r0, [sp, #3]
 670:Core/Src/can_manager.c ****     diag_data[4] = 0;                                   // Byte 4: Reserved
 1519              		.loc 1 670 5 is_stmt 1 view .LVU408
 1520              		.loc 1 670 18 is_stmt 0 view .LVU409
 1521 003a 8DF80440 		strb	r4, [sp, #4]
 671:Core/Src/can_manager.c ****     diag_data[5] = 0;                                   // Byte 5: Reserved
 1522              		.loc 1 671 5 is_stmt 1 view .LVU410
 1523              		.loc 1 671 18 is_stmt 0 view .LVU411
 1524 003e 8DF80540 		strb	r4, [sp, #5]
 672:Core/Src/can_manager.c ****     diag_data[6] = 0;                                   // Byte 6: Reserved
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 92


 1525              		.loc 1 672 5 is_stmt 1 view .LVU412
 1526              		.loc 1 672 18 is_stmt 0 view .LVU413
 1527 0042 8DF80640 		strb	r4, [sp, #6]
 673:Core/Src/can_manager.c ****     diag_data[7] = 0;                                   // Byte 7: Reserved
 1528              		.loc 1 673 5 is_stmt 1 view .LVU414
 1529              		.loc 1 673 18 is_stmt 0 view .LVU415
 1530 0046 8DF80740 		strb	r4, [sp, #7]
 674:Core/Src/can_manager.c ****     
 675:Core/Src/can_manager.c ****     // Send I2C diagnostics with high priority
 676:Core/Src/can_manager.c ****     return CAN_SendMessage(CAN_I2C_DIAG_ID, diag_data, 8, CAN_PRIORITY_HIGH);
 1531              		.loc 1 676 5 is_stmt 1 view .LVU416
 1532              		.loc 1 676 12 is_stmt 0 view .LVU417
 1533 004a 0123     		movs	r3, #1
 1534 004c 0822     		movs	r2, #8
 1535 004e 6946     		mov	r1, sp
 1536 0050 0548     		ldr	r0, .L124+8
 1537              	.LVL90:
 1538              		.loc 1 676 12 view .LVU418
 1539 0052 0068     		ldr	r0, [r0]
 1540 0054 FFF7FEFF 		bl	CAN_SendMessage
 1541              	.LVL91:
 677:Core/Src/can_manager.c **** }...
 1542              		.loc 1 677 1 view .LVU419
 1543 0058 02B0     		add	sp, sp, #8
 1544              		.cfi_def_cfa_offset 24
 1545              		@ sp needed
 1546 005a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1547              	.LVL92:
 1548              	.L125:
 1549              		.loc 1 677 1 view .LVU420
 1550 005e 00BF     		.align	2
 1551              	.L124:
 1552 0060 00000000 		.word	hi2c1
 1553 0064 00000000 		.word	hi2c3
 1554 0068 00000000 		.word	CAN_I2C_DIAG_ID
 1555              		.cfi_endproc
 1556              	.LFE314:
 1558              		.section	.text.CAN_ProcessRxMessage,"ax",%progbits
 1559              		.align	1
 1560              		.syntax unified
 1561              		.thumb
 1562              		.thumb_func
 1564              	CAN_ProcessRxMessage:
 1565              	.LVL93:
 1566              	.LFB299:
 242:Core/Src/can_manager.c **** {
 1567              		.loc 1 242 1 is_stmt 1 view -0
 1568              		.cfi_startproc
 1569              		@ args = 0, pretend = 0, frame = 8
 1570              		@ frame_needed = 0, uses_anonymous_args = 0
 242:Core/Src/can_manager.c **** {
 1571              		.loc 1 242 1 is_stmt 0 view .LVU422
 1572 0000 00B5     		push	{lr}
 1573              		.cfi_def_cfa_offset 4
 1574              		.cfi_offset 14, -4
 1575 0002 83B0     		sub	sp, sp, #12
 1576              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 93


 246:Core/Src/can_manager.c ****     can_stats.rx_message_count++;
 1577              		.loc 1 246 5 is_stmt 1 view .LVU423
 246:Core/Src/can_manager.c ****     can_stats.rx_message_count++;
 1578              		.loc 1 246 14 is_stmt 0 view .LVU424
 1579 0004 264A     		ldr	r2, .L139
 1580 0006 D368     		ldr	r3, [r2, #12]
 246:Core/Src/can_manager.c ****     can_stats.rx_message_count++;
 1581              		.loc 1 246 31 view .LVU425
 1582 0008 0133     		adds	r3, r3, #1
 1583 000a D360     		str	r3, [r2, #12]
 249:Core/Src/can_manager.c ****     if (msg->id == CAN_DEBUG_REQUEST_ID) {
 1584              		.loc 1 249 5 is_stmt 1 view .LVU426
 249:Core/Src/can_manager.c ****     if (msg->id == CAN_DEBUG_REQUEST_ID) {
 1585              		.loc 1 249 12 is_stmt 0 view .LVU427
 1586 000c 0368     		ldr	r3, [r0]
 249:Core/Src/can_manager.c ****     if (msg->id == CAN_DEBUG_REQUEST_ID) {
 1587              		.loc 1 249 8 view .LVU428
 1588 000e 254A     		ldr	r2, .L139+4
 1589 0010 9342     		cmp	r3, r2
 1590 0012 11D0     		beq	.L135
 258:Core/Src/can_manager.c ****     uint32_t base_id = msg->id & 0xFFFF0FFF;
 1591              		.loc 1 258 5 is_stmt 1 view .LVU429
 258:Core/Src/can_manager.c ****     uint32_t base_id = msg->id & 0xFFFF0FFF;
 1592              		.loc 1 258 14 is_stmt 0 view .LVU430
 1593 0014 23F47043 		bic	r3, r3, #61440
 1594              	.LVL94:
 261:Core/Src/can_manager.c ****     if (base_id == (CAN_CONFIG_CMD_BASE & 0xFFFF0FFF)) {
 1595              		.loc 1 261 5 is_stmt 1 view .LVU431
 261:Core/Src/can_manager.c ****     if (base_id == (CAN_CONFIG_CMD_BASE & 0xFFFF0FFF)) {
 1596              		.loc 1 261 8 is_stmt 0 view .LVU432
 1597 0018 234A     		ldr	r2, .L139+8
 1598 001a 9342     		cmp	r3, r2
 1599 001c 11D0     		beq	.L136
 267:Core/Src/can_manager.c ****     if (base_id == (CAN_RESET_CMD_BASE & 0xFFFF0FFF)) {
 1600              		.loc 1 267 5 is_stmt 1 view .LVU433
 267:Core/Src/can_manager.c ****     if (base_id == (CAN_RESET_CMD_BASE & 0xFFFF0FFF)) {
 1601              		.loc 1 267 8 is_stmt 0 view .LVU434
 1602 001e 234A     		ldr	r2, .L139+12
 1603 0020 9342     		cmp	r3, r2
 1604 0022 13D0     		beq	.L137
 274:Core/Src/can_manager.c ****     if (base_id == (CAN_BMS_RESET_CMD_BASE & 0xFFFF0FFF)) {
 1605              		.loc 1 274 5 is_stmt 1 view .LVU435
 274:Core/Src/can_manager.c ****     if (base_id == (CAN_BMS_RESET_CMD_BASE & 0xFFFF0FFF)) {
 1606              		.loc 1 274 8 is_stmt 0 view .LVU436
 1607 0024 224A     		ldr	r2, .L139+16
 1608 0026 9342     		cmp	r3, r2
 1609 0028 12D0     		beq	.L138
 305:Core/Src/can_manager.c ****     if (rx_callback != NULL) {
 1610              		.loc 1 305 5 is_stmt 1 view .LVU437
 305:Core/Src/can_manager.c ****     if (rx_callback != NULL) {
 1611              		.loc 1 305 21 is_stmt 0 view .LVU438
 1612 002a 224B     		ldr	r3, .L139+20
 1613              	.LVL95:
 305:Core/Src/can_manager.c ****     if (rx_callback != NULL) {
 1614              		.loc 1 305 21 view .LVU439
 1615 002c 1B68     		ldr	r3, [r3]
 305:Core/Src/can_manager.c ****     if (rx_callback != NULL) {
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 94


 1616              		.loc 1 305 8 view .LVU440
 1617 002e 03B1     		cbz	r3, .L126
 306:Core/Src/can_manager.c ****         rx_callback(msg);
 1618              		.loc 1 306 9 is_stmt 1 view .LVU441
 1619 0030 9847     		blx	r3
 1620              	.LVL96:
 1621              	.L126:
 309:Core/Src/can_manager.c **** }
 1622              		.loc 1 309 1 is_stmt 0 view .LVU442
 1623 0032 03B0     		add	sp, sp, #12
 1624              		.cfi_remember_state
 1625              		.cfi_def_cfa_offset 4
 1626              		@ sp needed
 1627 0034 5DF804FB 		ldr	pc, [sp], #4
 1628              	.LVL97:
 1629              	.L135:
 1630              		.cfi_restore_state
 251:Core/Src/can_manager.c ****         CAN_SendDebugInfo();
 1631              		.loc 1 251 9 is_stmt 1 view .LVU443
 1632 0038 FFF7FEFF 		bl	CAN_SendDebugInfo
 1633              	.LVL98:
 253:Core/Src/can_manager.c ****         CAN_SendI2CDiagnostics();
 1634              		.loc 1 253 9 view .LVU444
 1635 003c FFF7FEFF 		bl	CAN_SendI2CDiagnostics
 1636              	.LVL99:
 254:Core/Src/can_manager.c ****         return;
 1637              		.loc 1 254 9 view .LVU445
 1638 0040 F7E7     		b	.L126
 1639              	.LVL100:
 1640              	.L136:
 262:Core/Src/can_manager.c ****         Config_ProcessCANCommand(msg->data, msg->length);
 1641              		.loc 1 262 9 view .LVU446
 1642 0042 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 1643 0044 0430     		adds	r0, r0, #4
 1644              	.LVL101:
 262:Core/Src/can_manager.c ****         Config_ProcessCANCommand(msg->data, msg->length);
 1645              		.loc 1 262 9 is_stmt 0 view .LVU447
 1646 0046 FFF7FEFF 		bl	Config_ProcessCANCommand
 1647              	.LVL102:
 263:Core/Src/can_manager.c ****         return;
 1648              		.loc 1 263 9 is_stmt 1 view .LVU448
 1649 004a F2E7     		b	.L126
 1650              	.LVL103:
 1651              	.L137:
 269:Core/Src/can_manager.c ****         NVIC_SystemReset();
 1652              		.loc 1 269 9 view .LVU449
 1653 004c FFF7FEFF 		bl	__NVIC_SystemReset
 1654              	.LVL104:
 1655              	.L138:
 1656              	.LBB10:
 277:Core/Src/can_manager.c ****         uint8_t ack_data[8] = {0};
 1657              		.loc 1 277 9 view .LVU450
 277:Core/Src/can_manager.c ****         uint8_t ack_data[8] = {0};
 1658              		.loc 1 277 17 is_stmt 0 view .LVU451
 1659 0050 0023     		movs	r3, #0
 1660              	.LVL105:
 277:Core/Src/can_manager.c ****         uint8_t ack_data[8] = {0};
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 95


 1661              		.loc 1 277 17 view .LVU452
 1662 0052 0093     		str	r3, [sp]
 1663              	.LVL106:
 277:Core/Src/can_manager.c ****         uint8_t ack_data[8] = {0};
 1664              		.loc 1 277 17 view .LVU453
 1665 0054 0193     		str	r3, [sp, #4]
 278:Core/Src/can_manager.c ****         osStatus_t sem_result = osOK;
 1666              		.loc 1 278 9 is_stmt 1 view .LVU454
 1667              	.LVL107:
 281:Core/Src/can_manager.c ****         if (BMSResetSemHandle != NULL) {
 1668              		.loc 1 281 9 view .LVU455
 281:Core/Src/can_manager.c ****         if (BMSResetSemHandle != NULL) {
 1669              		.loc 1 281 31 is_stmt 0 view .LVU456
 1670 0056 184B     		ldr	r3, .L139+24
 1671 0058 1868     		ldr	r0, [r3]
 1672              	.LVL108:
 281:Core/Src/can_manager.c ****         if (BMSResetSemHandle != NULL) {
 1673              		.loc 1 281 12 view .LVU457
 1674 005a E8B1     		cbz	r0, .L133
 282:Core/Src/can_manager.c ****             sem_result = osSemaphoreRelease(BMSResetSemHandle);
 1675              		.loc 1 282 13 is_stmt 1 view .LVU458
 282:Core/Src/can_manager.c ****             sem_result = osSemaphoreRelease(BMSResetSemHandle);
 1676              		.loc 1 282 26 is_stmt 0 view .LVU459
 1677 005c FFF7FEFF 		bl	osSemaphoreRelease
 1678              	.LVL109:
 1679              	.L132:
 290:Core/Src/can_manager.c ****         ack_data[0] = (sem_result == osOK) ? 0x00 : 0x01;
 1680              		.loc 1 290 9 is_stmt 1 view .LVU460
 290:Core/Src/can_manager.c ****         ack_data[0] = (sem_result == osOK) ? 0x00 : 0x01;
 1681              		.loc 1 290 51 is_stmt 0 view .LVU461
 1682 0060 0038     		subs	r0, r0, #0
 290:Core/Src/can_manager.c ****         ack_data[0] = (sem_result == osOK) ? 0x00 : 0x01;
 1683              		.loc 1 290 51 view .LVU462
 1684 0062 18BF     		it	ne
 1685 0064 0120     		movne	r0, #1
 1686              	.LVL110:
 290:Core/Src/can_manager.c ****         ack_data[0] = (sem_result == osOK) ? 0x00 : 0x01;
 1687              		.loc 1 290 21 view .LVU463
 1688 0066 8DF80000 		strb	r0, [sp]
 291:Core/Src/can_manager.c ****         ack_data[1] = 0x00;
 1689              		.loc 1 291 9 is_stmt 1 view .LVU464
 291:Core/Src/can_manager.c ****         ack_data[1] = 0x00;
 1690              		.loc 1 291 21 is_stmt 0 view .LVU465
 1691 006a 0023     		movs	r3, #0
 1692 006c 8DF80130 		strb	r3, [sp, #1]
 292:Core/Src/can_manager.c ****         ack_data[2] = 0x00;
 1693              		.loc 1 292 9 is_stmt 1 view .LVU466
 292:Core/Src/can_manager.c ****         ack_data[2] = 0x00;
 1694              		.loc 1 292 21 is_stmt 0 view .LVU467
 1695 0070 8DF80230 		strb	r3, [sp, #2]
 293:Core/Src/can_manager.c ****         ack_data[3] = 0x00;
 1696              		.loc 1 293 9 is_stmt 1 view .LVU468
 293:Core/Src/can_manager.c ****         ack_data[3] = 0x00;
 1697              		.loc 1 293 21 is_stmt 0 view .LVU469
 1698 0074 8DF80330 		strb	r3, [sp, #3]
 294:Core/Src/can_manager.c ****         ack_data[4] = 0x00;
 1699              		.loc 1 294 9 is_stmt 1 view .LVU470
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 96


 294:Core/Src/can_manager.c ****         ack_data[4] = 0x00;
 1700              		.loc 1 294 21 is_stmt 0 view .LVU471
 1701 0078 8DF80430 		strb	r3, [sp, #4]
 295:Core/Src/can_manager.c ****         ack_data[5] = 0x00;
 1702              		.loc 1 295 9 is_stmt 1 view .LVU472
 295:Core/Src/can_manager.c ****         ack_data[5] = 0x00;
 1703              		.loc 1 295 21 is_stmt 0 view .LVU473
 1704 007c 8DF80530 		strb	r3, [sp, #5]
 296:Core/Src/can_manager.c ****         ack_data[6] = 0x00;
 1705              		.loc 1 296 9 is_stmt 1 view .LVU474
 296:Core/Src/can_manager.c ****         ack_data[6] = 0x00;
 1706              		.loc 1 296 21 is_stmt 0 view .LVU475
 1707 0080 8DF80630 		strb	r3, [sp, #6]
 297:Core/Src/can_manager.c ****         ack_data[7] = 0x00;
 1708              		.loc 1 297 9 is_stmt 1 view .LVU476
 297:Core/Src/can_manager.c ****         ack_data[7] = 0x00;
 1709              		.loc 1 297 21 is_stmt 0 view .LVU477
 1710 0084 8DF80730 		strb	r3, [sp, #7]
 300:Core/Src/can_manager.c ****         CAN_SendMessage(CAN_BMS_RESET_ACK_ID, ack_data, 8, CAN_PRIORITY_HIGH);
 1711              		.loc 1 300 9 is_stmt 1 view .LVU478
 1712 0088 0123     		movs	r3, #1
 1713 008a 0822     		movs	r2, #8
 1714 008c 6946     		mov	r1, sp
 1715 008e 0B48     		ldr	r0, .L139+28
 1716 0090 0068     		ldr	r0, [r0]
 1717 0092 FFF7FEFF 		bl	CAN_SendMessage
 1718              	.LVL111:
 301:Core/Src/can_manager.c ****         return;
 1719              		.loc 1 301 9 view .LVU479
 1720 0096 CCE7     		b	.L126
 1721              	.LVL112:
 1722              	.L133:
 284:Core/Src/can_manager.c ****             sem_result = osError;
 1723              		.loc 1 284 24 is_stmt 0 view .LVU480
 1724 0098 4FF0FF30 		mov	r0, #-1
 1725 009c E0E7     		b	.L132
 1726              	.L140:
 1727 009e 00BF     		.align	2
 1728              	.L139:
 1729 00a0 00000000 		.word	can_stats
 1730 00a4 100FF008 		.word	149950224
 1731 00a8 000FF008 		.word	149950208
 1732 00ac 020FF008 		.word	149950210
 1733 00b0 030FF008 		.word	149950211
 1734 00b4 00000000 		.word	rx_callback
 1735 00b8 00000000 		.word	BMSResetSemHandle
 1736 00bc 00000000 		.word	CAN_BMS_RESET_ACK_ID
 1737              	.LBE10:
 1738              		.cfi_endproc
 1739              	.LFE299:
 1741              		.section	.text.CAN_ManagerTask,"ax",%progbits
 1742              		.align	1
 1743              		.global	CAN_ManagerTask
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1748              	CAN_ManagerTask:
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 97


 1749              	.LVL113:
 1750              	.LFB300:
 317:Core/Src/can_manager.c **** {
 1751              		.loc 1 317 1 is_stmt 1 view -0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 24
 1754              		@ frame_needed = 0, uses_anonymous_args = 0
 317:Core/Src/can_manager.c **** {
 1755              		.loc 1 317 1 is_stmt 0 view .LVU482
 1756 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1757              		.cfi_def_cfa_offset 24
 1758              		.cfi_offset 4, -24
 1759              		.cfi_offset 5, -20
 1760              		.cfi_offset 6, -16
 1761              		.cfi_offset 7, -12
 1762              		.cfi_offset 8, -8
 1763              		.cfi_offset 14, -4
 1764 0004 86B0     		sub	sp, sp, #24
 1765              		.cfi_def_cfa_offset 48
 318:Core/Src/can_manager.c ****     CAN_Message_t rx_msg;
 1766              		.loc 1 318 5 is_stmt 1 view .LVU483
 319:Core/Src/can_manager.c ****     uint32_t last_heartbeat_tick = 0;
 1767              		.loc 1 319 5 view .LVU484
 1768              	.LVL114:
 320:Core/Src/can_manager.c ****     uint32_t last_stats_tick = 0;
 1769              		.loc 1 320 5 view .LVU485
 321:Core/Src/can_manager.c ****     uint32_t last_uptime_tick = 0;
 1770              		.loc 1 321 5 view .LVU486
 322:Core/Src/can_manager.c ****     uint32_t current_tick = 0;
 1771              		.loc 1 322 5 view .LVU487
 325:Core/Src/can_manager.c ****     osDelay(100);
 1772              		.loc 1 325 5 view .LVU488
 1773 0006 6420     		movs	r0, #100
 1774              	.LVL115:
 325:Core/Src/can_manager.c ****     osDelay(100);
 1775              		.loc 1 325 5 is_stmt 0 view .LVU489
 1776 0008 FFF7FEFF 		bl	osDelay
 1777              	.LVL116:
 328:Core/Src/can_manager.c ****     last_heartbeat_tick = osKernelGetTickCount();
 1778              		.loc 1 328 5 is_stmt 1 view .LVU490
 328:Core/Src/can_manager.c ****     last_heartbeat_tick = osKernelGetTickCount();
 1779              		.loc 1 328 27 is_stmt 0 view .LVU491
 1780 000c FFF7FEFF 		bl	osKernelGetTickCount
 1781              	.LVL117:
 1782 0010 8046     		mov	r8, r0
 1783              	.LVL118:
 329:Core/Src/can_manager.c ****     last_stats_tick = osKernelGetTickCount();
 1784              		.loc 1 329 5 is_stmt 1 view .LVU492
 329:Core/Src/can_manager.c ****     last_stats_tick = osKernelGetTickCount();
 1785              		.loc 1 329 23 is_stmt 0 view .LVU493
 1786 0012 FFF7FEFF 		bl	osKernelGetTickCount
 1787              	.LVL119:
 329:Core/Src/can_manager.c ****     last_stats_tick = osKernelGetTickCount();
 1788              		.loc 1 329 23 view .LVU494
 1789 0016 0746     		mov	r7, r0
 1790              	.LVL120:
 330:Core/Src/can_manager.c ****     last_uptime_tick = osKernelGetTickCount();
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 98


 1791              		.loc 1 330 5 is_stmt 1 view .LVU495
 330:Core/Src/can_manager.c ****     last_uptime_tick = osKernelGetTickCount();
 1792              		.loc 1 330 24 is_stmt 0 view .LVU496
 1793 0018 FFF7FEFF 		bl	osKernelGetTickCount
 1794              	.LVL121:
 330:Core/Src/can_manager.c ****     last_uptime_tick = osKernelGetTickCount();
 1795              		.loc 1 330 24 view .LVU497
 1796 001c 0646     		mov	r6, r0
 1797 001e 20E0     		b	.L147
 1798              	.LVL122:
 1799              	.L143:
 339:Core/Src/can_manager.c ****             CAN_ProcessRxMessage(&rx_msg);
 1800              		.loc 1 339 13 is_stmt 1 view .LVU498
 1801 0020 01A8     		add	r0, sp, #4
 1802 0022 FFF7FEFF 		bl	CAN_ProcessRxMessage
 1803              	.LVL123:
 1804              	.L142:
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 1805              		.loc 1 338 70 view .LVU499
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 1806              		.loc 1 338 16 is_stmt 0 view .LVU500
 1807 0026 0023     		movs	r3, #0
 1808 0028 1A46     		mov	r2, r3
 1809 002a 01A9     		add	r1, sp, #4
 1810 002c 134C     		ldr	r4, .L151
 1811 002e 2068     		ldr	r0, [r4]
 1812 0030 FFF7FEFF 		bl	osMessageQueueGet
 1813              	.LVL124:
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 1814              		.loc 1 338 70 discriminator 1 view .LVU501
 1815 0034 0028     		cmp	r0, #0
 1816 0036 F3D0     		beq	.L143
 343:Core/Src/can_manager.c ****         CAN_ProcessTxQueue();
 1817              		.loc 1 343 9 is_stmt 1 view .LVU502
 1818 0038 FFF7FEFF 		bl	CAN_ProcessTxQueue
 1819              	.LVL125:
 346:Core/Src/can_manager.c ****         if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 1820              		.loc 1 346 9 view .LVU503
 346:Core/Src/can_manager.c ****         if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 1821              		.loc 1 346 27 is_stmt 0 view .LVU504
 1822 003c A5EB0803 		sub	r3, r5, r8
 346:Core/Src/can_manager.c ****         if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 1823              		.loc 1 346 12 view .LVU505
 1824 0040 B3F57A7F 		cmp	r3, #1000
 1825 0044 11D2     		bcs	.L149
 1826              	.L144:
 352:Core/Src/can_manager.c ****         if ((current_tick - last_stats_tick) >= 1000) {
 1827              		.loc 1 352 9 is_stmt 1 view .LVU506
 352:Core/Src/can_manager.c ****         if ((current_tick - last_stats_tick) >= 1000) {
 1828              		.loc 1 352 27 is_stmt 0 view .LVU507
 1829 0046 EB1B     		subs	r3, r5, r7
 352:Core/Src/can_manager.c ****         if ((current_tick - last_stats_tick) >= 1000) {
 1830              		.loc 1 352 12 view .LVU508
 1831 0048 B3F57A7F 		cmp	r3, #1000
 1832 004c 11D2     		bcs	.L150
 1833              	.L145:
 358:Core/Src/can_manager.c ****         if ((current_tick - last_uptime_tick) >= 1000) {
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 99


 1834              		.loc 1 358 9 is_stmt 1 view .LVU509
 358:Core/Src/can_manager.c ****         if ((current_tick - last_uptime_tick) >= 1000) {
 1835              		.loc 1 358 27 is_stmt 0 view .LVU510
 1836 004e AB1B     		subs	r3, r5, r6
 358:Core/Src/can_manager.c ****         if ((current_tick - last_uptime_tick) >= 1000) {
 1837              		.loc 1 358 12 view .LVU511
 1838 0050 B3F57A7F 		cmp	r3, #1000
 1839 0054 02D3     		bcc	.L146
 359:Core/Src/can_manager.c ****             ErrorMgr_UpdateUptime();
 1840              		.loc 1 359 13 is_stmt 1 view .LVU512
 1841 0056 FFF7FEFF 		bl	ErrorMgr_UpdateUptime
 1842              	.LVL126:
 360:Core/Src/can_manager.c ****             last_uptime_tick = current_tick;
 1843              		.loc 1 360 13 view .LVU513
 360:Core/Src/can_manager.c ****             last_uptime_tick = current_tick;
 1844              		.loc 1 360 30 is_stmt 0 view .LVU514
 1845 005a 2E46     		mov	r6, r5
 1846              	.LVL127:
 1847              	.L146:
 365:Core/Src/can_manager.c ****         osDelay(10);
 1848              		.loc 1 365 9 is_stmt 1 view .LVU515
 1849 005c 0A20     		movs	r0, #10
 1850 005e FFF7FEFF 		bl	osDelay
 1851              	.LVL128:
 333:Core/Src/can_manager.c ****     for(;;)
 1852              		.loc 1 333 5 view .LVU516
 1853              	.L147:
 333:Core/Src/can_manager.c ****     for(;;)
 1854              		.loc 1 333 5 view .LVU517
 335:Core/Src/can_manager.c ****         current_tick = osKernelGetTickCount();
 1855              		.loc 1 335 9 view .LVU518
 335:Core/Src/can_manager.c ****         current_tick = osKernelGetTickCount();
 1856              		.loc 1 335 24 is_stmt 0 view .LVU519
 1857 0062 FFF7FEFF 		bl	osKernelGetTickCount
 1858              	.LVL129:
 1859 0066 0546     		mov	r5, r0
 1860              	.LVL130:
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 1861              		.loc 1 338 9 is_stmt 1 view .LVU520
 338:Core/Src/can_manager.c ****         while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 1862              		.loc 1 338 15 is_stmt 0 view .LVU521
 1863 0068 DDE7     		b	.L142
 1864              	.LVL131:
 1865              	.L149:
 347:Core/Src/can_manager.c ****             CAN_SendHeartbeat();
 1866              		.loc 1 347 13 is_stmt 1 view .LVU522
 1867 006a FFF7FEFF 		bl	CAN_SendHeartbeat
 1868              	.LVL132:
 348:Core/Src/can_manager.c ****             last_heartbeat_tick = current_tick;
 1869              		.loc 1 348 13 view .LVU523
 348:Core/Src/can_manager.c ****             last_heartbeat_tick = current_tick;
 1870              		.loc 1 348 33 is_stmt 0 view .LVU524
 1871 006e A846     		mov	r8, r5
 1872 0070 E9E7     		b	.L144
 1873              	.LVL133:
 1874              	.L150:
 353:Core/Src/can_manager.c ****             CAN_SendStatistics();
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 100


 1875              		.loc 1 353 13 is_stmt 1 view .LVU525
 1876 0072 FFF7FEFF 		bl	CAN_SendStatistics
 1877              	.LVL134:
 354:Core/Src/can_manager.c ****             last_stats_tick = current_tick;
 1878              		.loc 1 354 13 view .LVU526
 354:Core/Src/can_manager.c ****             last_stats_tick = current_tick;
 1879              		.loc 1 354 29 is_stmt 0 view .LVU527
 1880 0076 2F46     		mov	r7, r5
 1881 0078 E9E7     		b	.L145
 1882              	.L152:
 1883 007a 00BF     		.align	2
 1884              	.L151:
 1885 007c 00000000 		.word	CANRxQueueHandle
 1886              		.cfi_endproc
 1887              	.LFE300:
 1889              		.section	.bss.can_stats,"aw",%nobits
 1890              		.align	2
 1893              	can_stats:
 1894 0000 00000000 		.space	24
 1894      00000000 
 1894      00000000 
 1894      00000000 
 1894      00000000 
 1895              		.section	.bss.rx_callback,"aw",%nobits
 1896              		.align	2
 1899              	rx_callback:
 1900 0000 00000000 		.space	4
 1901              		.global	CANRxQueueHandle
 1902              		.section	.bss.CANRxQueueHandle,"aw",%nobits
 1903              		.align	2
 1906              	CANRxQueueHandle:
 1907 0000 00000000 		.space	4
 1908              		.global	CANTxQueueHandle
 1909              		.section	.bss.CANTxQueueHandle,"aw",%nobits
 1910              		.align	2
 1913              	CANTxQueueHandle:
 1914 0000 00000000 		.space	4
 1915              		.text
 1916              	.Letext0:
 1917              		.file 4 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 1918              		.file 5 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 1919              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 1920              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1921              		.file 8 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 1922              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1923              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1924              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_can.h"
 1925              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1926              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1927              		.file 14 "Core/Inc/main.h"
 1928              		.file 15 "Core/Inc/can_ids.h"
 1929              		.file 16 "Core/Inc/can_manager.h"
 1930              		.file 17 "Core/Inc/error_manager.h"
 1931              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/include/portable.h"
 1932              		.file 19 "C:/Users/Ali/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 1933              		.file 20 "Core/Inc/config_manager.h"
 1934              		.file 21 "<built-in>"
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 101


ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 102


DEFINED SYMBOLS
                            *ABS*:00000000 can_manager.c
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:21     .text.__NVIC_SystemReset:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:26     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:89     .text.__NVIC_SystemReset:0000001c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:95     .text.CAN_ConfigureFilters:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:100    .text.CAN_ConfigureFilters:00000000 CAN_ConfigureFilters
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:159    .text.CAN_ConfigureFilters:00000030 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:164    .text.CAN_TransmitMessage:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:169    .text.CAN_TransmitMessage:00000000 CAN_TransmitMessage
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:287    .text.CAN_TransmitMessage:0000005c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1893   .bss.can_stats:00000000 can_stats
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:293    .text.CAN_ProcessTxQueue:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:298    .text.CAN_ProcessTxQueue:00000000 CAN_ProcessTxQueue
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:340    .text.CAN_ProcessTxQueue:00000024 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1913   .bss.CANTxQueueHandle:00000000 CANTxQueueHandle
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:345    .text.CAN_ReconfigureFilters:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:351    .text.CAN_ReconfigureFilters:00000000 CAN_ReconfigureFilters
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:372    .text.CAN_SendMessage:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:378    .text.CAN_SendMessage:00000000 CAN_SendMessage
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:488    .text.CAN_SendMessage:00000060 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:494    .text.CAN_SendMessageExt:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:500    .text.CAN_SendMessageExt:00000000 CAN_SendMessageExt
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:522    .text.CAN_RegisterRxCallback:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:528    .text.CAN_RegisterRxCallback:00000000 CAN_RegisterRxCallback
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:545    .text.CAN_RegisterRxCallback:00000008 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1899   .bss.rx_callback:00000000 rx_callback
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:550    .text.CAN_GetStatistics:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:556    .text.CAN_GetStatistics:00000000 CAN_GetStatistics
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:596    .text.CAN_GetStatistics:0000002c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:601    .text.CAN_ResetStatistics:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:607    .text.CAN_ResetStatistics:00000000 CAN_ResetStatistics
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:628    .text.CAN_ResetStatistics:00000014 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:633    .text.CAN_Manager_Init:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:639    .text.CAN_Manager_Init:00000000 CAN_Manager_Init
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:708    .text.CAN_Manager_Init:00000044 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1906   .bss.CANRxQueueHandle:00000000 CANRxQueueHandle
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:715    .text.CAN_GetTxQueueCount:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:721    .text.CAN_GetTxQueueCount:00000000 CAN_GetTxQueueCount
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:742    .text.CAN_GetTxQueueCount:0000000c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:747    .text.CAN_GetRxQueueCount:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:753    .text.CAN_GetRxQueueCount:00000000 CAN_GetRxQueueCount
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:774    .text.CAN_GetRxQueueCount:0000000c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:779    .text.CAN_FlushTxQueue:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:785    .text.CAN_FlushTxQueue:00000000 CAN_FlushTxQueue
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:836    .text.CAN_FlushTxQueue:00000024 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:841    .text.CAN_IsMessageForThisModule:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:847    .text.CAN_IsMessageForThisModule:00000000 CAN_IsMessageForThisModule
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:901    .text.CAN_IsMessageForThisModule:00000024 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:906    .text.HAL_CAN_RxFifo0MsgPendingCallback:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:912    .text.HAL_CAN_RxFifo0MsgPendingCallback:00000000 HAL_CAN_RxFifo0MsgPendingCallback
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:997    .text.HAL_CAN_RxFifo0MsgPendingCallback:00000054 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1003   .text.HAL_CAN_RxFifo1MsgPendingCallback:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1009   .text.HAL_CAN_RxFifo1MsgPendingCallback:00000000 HAL_CAN_RxFifo1MsgPendingCallback
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1094   .text.HAL_CAN_RxFifo1MsgPendingCallback:00000054 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1100   .text.HAL_CAN_ErrorCallback:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1106   .text.HAL_CAN_ErrorCallback:00000000 HAL_CAN_ErrorCallback
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 103


C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1150   .text.HAL_CAN_ErrorCallback:00000020 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1155   .text.CAN_SendHeartbeat:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1161   .text.CAN_SendHeartbeat:00000000 CAN_SendHeartbeat
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1245   .text.CAN_SendHeartbeat:0000005c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1250   .text.CAN_SendStatistics:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1256   .text.CAN_SendStatistics:00000000 CAN_SendStatistics
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1326   .text.CAN_SendStatistics:00000050 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1332   .text.CAN_SendDebugInfo:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1338   .text.CAN_SendDebugInfo:00000000 CAN_SendDebugInfo
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1442   .text.CAN_SendDebugInfo:00000068 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1448   .text.CAN_SendI2CDiagnostics:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1454   .text.CAN_SendI2CDiagnostics:00000000 CAN_SendI2CDiagnostics
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1552   .text.CAN_SendI2CDiagnostics:00000060 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1559   .text.CAN_ProcessRxMessage:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1564   .text.CAN_ProcessRxMessage:00000000 CAN_ProcessRxMessage
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1729   .text.CAN_ProcessRxMessage:000000a0 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1742   .text.CAN_ManagerTask:00000000 $t
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1748   .text.CAN_ManagerTask:00000000 CAN_ManagerTask
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1885   .text.CAN_ManagerTask:0000007c $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1890   .bss.can_stats:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1896   .bss.rx_callback:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1903   .bss.CANRxQueueHandle:00000000 $d
C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s:1910   .bss.CANTxQueueHandle:00000000 $d

UNDEFINED SYMBOLS
HAL_CAN_ConfigFilter
hcan1
HAL_CAN_AddTxMessage
osDelay
osMessageQueueGet
osKernelGetTickCount
osMessageQueuePut
memcpy
osMessageQueueNew
HAL_CAN_ActivateNotification
osMessageQueueGetCount
Config_GetModuleID
HAL_CAN_GetRxMessage
HAL_CAN_GetError
ErrorMgr_SetError
ErrorMgr_GetStatus
CAN_BMS_HEARTBEAT_ID
CAN_BMS_STATS_ID
xPortGetFreeHeapSize
xPortGetMinimumEverFreeHeapSize
CAN_DEBUG_RESPONSE_ID
HAL_I2C_GetError
BQ_GetLastI2C3Error
HAL_I2C_GetState
hi2c1
hi2c3
CAN_I2C_DIAG_ID
Config_ProcessCANCommand
osSemaphoreRelease
BMSResetSemHandle
CAN_BMS_RESET_ACK_ID
ErrorMgr_UpdateUptime
ARM GAS  C:\Users\Ali\AppData\Local\Temp\cc5d6sjw.s 			page 104


