 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 25 07:04:33 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/U61/Y (CLKMX2X2M)                         0.24      12.58 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.34 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.98 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      14.98 f
  U0_ALU/U33/Y (AOI222X1M)                                0.41      15.39 r
  U0_ALU/U30/Y (AOI31X2M)                                 0.14      15.53 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      12.34 f
  U0_ALU/U37/Y (AOI222X1M)                                0.31      12.64 r
  U0_ALU/U34/Y (AOI31X2M)                                 0.14      12.78 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00       9.67 f
  U0_ALU/U41/Y (AOI222X1M)                                0.44      10.11 r
  U0_ALU/U38/Y (AOI31X2M)                                 0.14      10.25 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       7.35 f
  U0_ALU/U45/Y (AOI222X1M)                                0.44       7.79 r
  U0_ALU/U42/Y (AOI31X2M)                                 0.14       7.93 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.23 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.12       6.52 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.52 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.52 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.15       6.67 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.26 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.26 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.26 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.13       6.39 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.11


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.95 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.95 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.95 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.15       6.10 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.71 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.71 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.71 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.12       5.84 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.66


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_0)            0.00       5.30 f
  U0_ALU/U49/Y (AOI222X1M)                                0.43       5.73 r
  U0_ALU/U46/Y (AOI31X2M)                                 0.14       5.87 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.29 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.29 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.29 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.15       5.44 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.05


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U113/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U12/Y (CLKXOR2X2M)                       0.30       4.74 r
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.80 f
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       5.01 f
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.20 r
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.20 r
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.20 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.12       5.32 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U4/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.53 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.17       4.70 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.70 r
  U0_ALU/mult_49/FS_1/U5/Y (INVX2M)                       0.06       4.76 f
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.81 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.81 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.81 r
  U0_ALU/U52/Y (AOI2BB2XLM)                               0.11       4.92 f
  U0_ALU/U50/Y (AOI21X2M)                                 0.17       5.09 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.09 r
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U115/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U4/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U18/Y (AND2X2M)                          0.20       4.65 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.65 f
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.71 r
  U0_ALU/mult_49/FS_1/U6/Y (XNOR2X2M)                     0.15       4.86 r
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.86 r
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.86 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       5.01 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                       14.49


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.38 r
  U0_ALU/A[1] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.87 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.43 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.43 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.58 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.58 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.58 f
  U0_ALU/U64/Y (AOI22X1M)                                 0.19       4.76 r
  U0_ALU/U61/Y (AOI31X2M)                                 0.11       4.88 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.88 f
  data arrival time                                                  4.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                       14.75


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.38       0.38 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.38 r
  U0_ALU/A[1] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.67 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.22 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.77 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.32 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.88 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.88 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.03 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.03 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.03 f
  U0_ALU/U60/Y (AOI222X1M)                                0.25       4.27 r
  U0_ALU/U57/Y (AOI31X2M)                                 0.14       4.41 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.41 f
  data arrival time                                                  4.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.22       2.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.14 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.45 f
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.26       3.70 f
  U0_ALU/div_52/quotient[5] (ALU_DW_div_uns_0)            0.00       3.70 f
  U0_ALU/U56/Y (AOI222X1M)                                0.42       4.12 r
  U0_ALU/U53/Y (AOI31X2M)                                 0.14       4.26 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: U0_SYS_CTRL/state_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[2]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U36/Y (NOR2X2M)                             0.21       0.74 r
  U0_SYS_CTRL/U35/Y (AND3X2M)                             0.32       1.06 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.06 r
  U0_ALU/EN (ALU)                                         0.00       1.06 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.06 r
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                       18.42


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U9/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U105/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U65/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U64/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U9/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U111/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U93/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U92/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U9/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U110/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U89/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U88/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U9/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U109/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U85/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U84/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U108/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U81/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U80/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U107/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U77/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U76/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U106/Y (MX4X1M)                              0.49       3.24 f
  U0_RegFile/U73/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U72/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.08       1.25 f
  U0_SYS_CTRL/U37/Y (OAI211X2M)                           0.09       1.33 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.33 r
  U2/Y (BUFX2M)                                           0.38       1.71 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.71 r
  U0_RegFile/U45/Y (INVX2M)                               0.10       1.81 f
  U0_RegFile/U10/Y (BUFX2M)                               0.16       1.98 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       2.75 r
  U0_RegFile/U71/Y (MX4X1M)                               0.49       3.24 f
  U0_RegFile/U69/Y (MX4X1M)                               0.34       3.58 f
  U0_RegFile/U68/Y (AO22X1M)                              0.32       3.90 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.73


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U16/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U216/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[5][3]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U16/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U215/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[5][2]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U16/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U214/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[5][1]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U16/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U213/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[5][0]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U212/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][7]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U211/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][6]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U210/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][5]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U209/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][4]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U208/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][3]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U207/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][2]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U206/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][1]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_SYS_CTRL/state_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_reg_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_SYS_CTRL/state_reg_reg[3]/Q (DFFRQX2M)               0.53       0.53 f
  U0_SYS_CTRL/U46/Y (NOR2X2M)                             0.23       0.76 r
  U0_SYS_CTRL/U61/Y (NAND3X2M)                            0.23       0.99 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.18       1.17 r
  U0_SYS_CTRL/U63/Y (OAI2BB2X1M)                          0.18       1.35 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.35 r
  U3/Y (BUFX2M)                                           0.61       1.96 r
  U0_RegFile/Address[1] (RegFile)                         0.00       1.96 r
  U0_RegFile/U58/Y (INVX2M)                               0.15       2.11 f
  U0_RegFile/U11/Y (BUFX2M)                               0.17       2.28 f
  U0_RegFile/U8/Y (INVX2M)                                0.38       2.67 r
  U0_RegFile/U3/Y (NOR2X2M)                               0.18       2.84 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.24       3.09 r
  U0_RegFile/U205/Y (OAI2BB2X1M)                          0.19       3.28 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00       3.28 r
  data arrival time                                                  3.28

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       1.05 r
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       1.05 r
  U0_UART/framing_error (UART)                            0.00       1.05 r
  framing_error (out)                                     0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk)         0.00       1.05 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       1.05 r
  U0_UART/parity_error (UART)                             0.00       1.05 r
  parity_error (out)                                      0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U23/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U22/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U21/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U24/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U18/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U20/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U19/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U23/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U22/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U21/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U24/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U18/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U20/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U19/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U27/Y (AOI21X1M)                              0.15       1.64 r
  U1_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.87 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U27/Y (AOI21X1M)                              0.15       1.64 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.87 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U30/Y (OR2X1M)                                0.23       1.73 f
  U1_ClkDiv/U29/Y (XNOR2X1M)                              0.17       1.90 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U30/Y (OR2X1M)                                0.23       1.72 f
  U0_ClkDiv/U29/Y (XNOR2X1M)                              0.17       1.90 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.05      54.30 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.30 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.26      54.56 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.19      54.75 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.97 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.16 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (NAND3X2M)
                                                          0.13      55.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.24      55.53 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRX1M)
                                                          0.00      55.53 r
  data arrival time                                                 55.53

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.53
  --------------------------------------------------------------------------
  slack (MET)                                                      215.24


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.05      54.30 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.30 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.26      54.56 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.19      54.75 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.97 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.16 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (NAND3X2M)
                                                          0.13      55.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI22X1M)
                                                          0.19      55.48 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRX1M)
                                                          0.00      55.48 r
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.31


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI32X1M)
                                                          0.14      55.38 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRX1M)
                                                          0.00      55.38 r
  data arrival time                                                 55.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.40


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (NOR2X2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U8/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (NOR2X2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRX1M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U63/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/Y (NOR2X2M)
                                                          0.08      55.16 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI32X1M)
                                                          0.10      55.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00      55.26 r
  data arrival time                                                 55.26

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.26
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)     0.14      55.09 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRX1M)
                                                          0.00      55.09 r
  data arrival time                                                 55.09

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.09
  --------------------------------------------------------------------------
  slack (MET)                                                      215.72


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)     0.12      55.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX1M)
                                                          0.00      55.07 r
  data arrival time                                                 55.07

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.73


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)     0.12      55.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX1M)
                                                          0.00      55.07 r
  data arrival time                                                 55.07

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.73


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U23/Y (NOR2X1M)          0.16      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00      54.82 r
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.34      55.16 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX1M)
                                                          0.00      55.16 f
  data arrival time                                                 55.16

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.74


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U68/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.13      54.95 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX1M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.88


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.05      54.30 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.30 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm)     0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U48/Y (MXI2X1M)          0.10      54.40 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U34/Y (AOI31X1M)         0.19      54.59 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U33/Y (OAI221X1M)        0.15      54.74 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00      54.74 f
  data arrival time                                                 54.74

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -54.74
  --------------------------------------------------------------------------
  slack (MET)                                                      216.15


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)     0.24       0.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)     0.15       1.23 f
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)      0.20       1.42 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX2M)        0.18       1.81 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.17       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.84


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.68       0.68 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_count[0] (uart_rx_fsm)
                                                          0.00       0.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U56/Y (CLKXOR2X2M)       0.27       0.95 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U55/Y (NOR4X1M)          0.27       1.23 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U54/Y (CLKNAND2X2M)      0.13       1.36 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U53/Y (CLKINVX1M)        0.12       1.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U51/Y (NAND3X1M)         0.13       1.61 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U25/Y (OAI31X1M)         0.24       1.86 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.94


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)     0.24       0.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)     0.15       1.23 f
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)      0.20       1.42 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)      0.20       1.83 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRX1M)
                                                          0.63       0.63 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer)
                                                          0.00       0.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U24/Y (NOR2BX1M)     0.24       0.87 f
  U0_UART/U0_UART_RX/U0_deserializer/U25/Y (OAI2B2X1M)
                                                          0.21       1.08 r
  U0_UART/U0_UART_RX/U0_deserializer/U29/Y (NAND3X1M)     0.15       1.23 f
  U0_UART/U0_UART_RX/U0_deserializer/U33/Y (NOR4X1M)      0.20       1.42 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.63 f
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.20       1.83 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRHQX8M)         1.05       1.05 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       1.05 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX)                     0.00       1.05 r
  U0_UART/TX_OUT_S (UART)                                 0.00       1.05 r
  UART_TX_O (out)                                         0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8625.04


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U4/Y (NOR2X2M)         0.15       1.70 f
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (AO22X1M)        0.33       2.03 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U102/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U101/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[1] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[1] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[1] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[1] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U99/Y (MX4X1M)                  0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U98/Y (MX2X2M)                  0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[0] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[0] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[0] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[0] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)       0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U105/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U104/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[2] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[2] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[2] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[2] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U107/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[3] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[3] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[3] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[3] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U113/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[5] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[5] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[5] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U14/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U110/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[4] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[4] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[4] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[4] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U117/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U116/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[6] (fifo_mem)            0.00       1.64 f
  U0_UART_FIFO/o_r_data[6] (Async_fifo)                   0.00       1.64 f
  U0_UART/TX_IN_P[6] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[6] (UART_TX)                  0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[6] (parity_calc)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U15/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd)             0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem)            0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U120/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U119/Y (MX2X2M)                 0.24       1.63 f
  U0_UART_FIFO/u_fifo_mem/r_data[7] (fifo_mem)            0.00       1.63 f
  U0_UART_FIFO/o_r_data[7] (Async_fifo)                   0.00       1.63 f
  U0_UART/TX_IN_P[7] (UART)                               0.00       1.63 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX)                  0.00       1.63 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[7] (parity_calc)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/U0_parity_calc/U16/Y (AO2B2X2M)      0.30       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U27/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (XOR3XLM)        0.49       0.95 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (XOR3XLM)        0.51       1.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U3/Y (OAI2BB2X1M)     0.14       1.60 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.43


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (AOI21X2M)        0.05       1.45 f
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.11       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.56 r
  data arrival time                                                  1.56

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.35    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.44


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.64


1
