**# Week 3 Mini Project - Sequence Detector FSM (1011)**



This project implements a Moore Finite State Machine (FSM) to detect the serial bit sequence **1011** with overlapping using Verilog and verifies it using a testbench.





**## Files**



seq\_det.v    : RTL design

tb\_seq\_det.v : Testbench





**## State Definitions**



s0=0       -->No match

s1=1       -->Detected '1'

s2=10      -->Detected '10'

s3=101     -->Detected '101'

s4=1011    -->Detected '1011'





**## Tools Used**



Verilog HDL

Simulator: EDA Playground/ModelSim





**## AUTHOR :** MARK JUSTIN





