$comment
	File created using the following command:
		vcd file Adder_4b.msim.vcd -direction
$end
$date
	Tue Feb 16 13:53:04 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module adder_4b_vhd_vec_tst $end
$var wire 1 ! A [3] $end
$var wire 1 " A [2] $end
$var wire 1 # A [1] $end
$var wire 1 $ A [0] $end
$var wire 1 % B [3] $end
$var wire 1 & B [2] $end
$var wire 1 ' B [1] $end
$var wire 1 ( B [0] $end
$var wire 1 ) Cin $end
$var wire 1 * Cout $end
$var wire 1 + S [3] $end
$var wire 1 , S [2] $end
$var wire 1 - S [1] $end
$var wire 1 . S [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_Cout $end
$var wire 1 9 ww_Cin $end
$var wire 1 : ww_A [3] $end
$var wire 1 ; ww_A [2] $end
$var wire 1 < ww_A [1] $end
$var wire 1 = ww_A [0] $end
$var wire 1 > ww_B [3] $end
$var wire 1 ? ww_B [2] $end
$var wire 1 @ ww_B [1] $end
$var wire 1 A ww_B [0] $end
$var wire 1 B ww_S [3] $end
$var wire 1 C ww_S [2] $end
$var wire 1 D ww_S [1] $end
$var wire 1 E ww_S [0] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 G \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 I \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 J \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 L \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 M \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 N \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 O \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 P \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 Q \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 R \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 S \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 T \Cout~output_o\ $end
$var wire 1 U \S[3]~output_o\ $end
$var wire 1 V \S[2]~output_o\ $end
$var wire 1 W \S[1]~output_o\ $end
$var wire 1 X \S[0]~output_o\ $end
$var wire 1 Y \A[3]~input_o\ $end
$var wire 1 Z \B[2]~input_o\ $end
$var wire 1 [ \A[2]~input_o\ $end
$var wire 1 \ \inst|inst2|inst2~0_combout\ $end
$var wire 1 ] \B[3]~input_o\ $end
$var wire 1 ^ \Cin~input_o\ $end
$var wire 1 _ \A[0]~input_o\ $end
$var wire 1 ` \inst|inst|inst2~0_combout\ $end
$var wire 1 a \B[1]~input_o\ $end
$var wire 1 b \A[1]~input_o\ $end
$var wire 1 c \B[0]~input_o\ $end
$var wire 1 d \inst|inst|inst2~1_combout\ $end
$var wire 1 e \inst|inst1|inst2~0_combout\ $end
$var wire 1 f \inst|inst2|inst2~1_combout\ $end
$var wire 1 g \inst|inst3|inst2~0_combout\ $end
$var wire 1 h \inst|inst3|inst1|inst~combout\ $end
$var wire 1 i \inst|inst2|inst1|inst~0_combout\ $end
$var wire 1 j \inst|inst1|inst1|inst~combout\ $end
$var wire 1 k \inst|inst|inst1|inst~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
0/
10
x1
12
13
14
15
16
17
08
09
0P
zQ
zR
zS
0T
1U
1V
0W
1X
0Y
1Z
1[
1\
0]
0^
1_
0`
1a
1b
0c
0d
1e
1f
0g
1h
1i
0j
1k
0!
1"
1#
1$
0%
1&
1'
0(
0:
1;
1<
1=
0>
1?
1@
0A
1B
1C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1+
1,
0-
1.
$end
#70000
1!
0#
0$
0'
1(
0=
0<
1:
1A
0@
0a
1c
1Y
0b
0_
1g
0h
0e
0U
1T
0f
0i
0B
18
0V
0+
1*
0C
0,
#110000
0!
1'
0&
0:
1@
0?
0Z
1a
0Y
0g
1h
1j
0\
1i
1V
1W
1U
0T
0h
1C
1D
1B
08
0U
1-
1,
1+
0*
0B
0+
#170000
1!
0'
1&
1#
1$
0(
0"
1=
1<
0;
1:
0A
0@
1?
1Z
0a
0c
1Y
0[
1b
1_
1h
1U
1B
1+
#350000
0!
1'
0&
0$
0=
0:
1@
0?
0Z
1a
0Y
0_
0k
0h
1e
0j
0i
0V
0W
0U
0X
1i
0C
0D
0B
0E
1V
0.
0-
0,
0+
1C
1,
#450000
1!
1&
1$
0#
1"
1%
1=
0<
1;
1:
1?
1>
1]
1Z
1Y
1[
0b
1_
1k
0e
1j
1\
1f
1g
1T
1W
1X
1h
0f
0i
18
1D
1E
0V
1U
1*
1.
1-
0C
1B
0,
1+
#540000
1#
1(
1<
1A
1c
1b
1e
0j
1d
0k
0X
0W
1j
1f
1i
0E
0D
1V
1W
0.
0-
1C
1D
1-
1,
#630000
0#
0(
0!
0&
0"
0%
0<
0;
0:
0A
0?
0>
0]
0Z
0c
0Y
0[
0b
0j
0d
1k
0\
0f
0g
0T
1X
0W
0h
0e
1j
08
1E
0D
1W
0U
0i
0*
1.
0-
1D
0B
0V
1-
0+
0C
0,
#760000
1#
0$
0=
1<
1b
0_
0k
1e
0j
0W
0X
1i
0D
0E
1V
0.
0-
1C
1,
#1000000
