{"vcs1":{"timestamp_begin":1701284414.242130217, "rt":0.71, "ut":0.33, "st":0.30}}
{"vcselab":{"timestamp_begin":1701284415.041495881, "rt":0.97, "ut":0.58, "st":0.34}}
{"link":{"timestamp_begin":1701284416.069973906, "rt":0.48, "ut":0.17, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701284413.478442352}
{"VCS_COMP_START_TIME": 1701284413.478442352}
{"VCS_COMP_END_TIME": 1701284417.499743044}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336908}}
{"stitch_vcselab": {"peak_mem": 222608}}
