<profile>

<section name = "Vivado HLS Report for 'fc_layer'" level="0">
<item name = "Date">Sat Mar 30 21:53:51 2019
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">fc_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">9.24</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 47, 12, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 1304, 776</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 25, 3002, 1617</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 474</column>
<column name="Register">-, -, 1621, 64</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">~0, 3, 2, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fc_layer_CTRL_BUS_s_axi_U">fc_layer_CTRL_BUS_s_axi, 0, 0, 264, 424</column>
<column name="fc_layer_add_64nsg8j_U5">fc_layer_add_64nsg8j, 0, 0, 295, 71</column>
<column name="fc_layer_fadd_32nbkb_U0">fc_layer_fadd_32nbkb, 0, 2, 422, 243</column>
<column name="fc_layer_fcmp_32ndEe_U2">fc_layer_fcmp_32ndEe, 0, 0, 75, 66</column>
<column name="fc_layer_fmul_32ncud_U1">fc_layer_fmul_32ncud, 0, 3, 199, 138</column>
<column name="fc_layer_mem_m_axi_U">fc_layer_mem_m_axi, 2, 0, 512, 580</column>
<column name="fc_layer_mul_31nshbi_U6">fc_layer_mul_31nshbi, 0, 4, 247, 19</column>
<column name="fc_layer_mul_31nshbi_U7">fc_layer_mul_31nshbi, 0, 4, 247, 19</column>
<column name="fc_layer_mul_31nshbi_U8">fc_layer_mul_31nshbi, 0, 4, 247, 19</column>
<column name="fc_layer_mul_32nsfYi_U4">fc_layer_mul_32nsfYi, 0, 4, 247, 19</column>
<column name="fc_layer_mul_32s_eOg_U3">fc_layer_mul_32s_eOg, 0, 4, 247, 19</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_s_fu_321_p2">+, 0, 98, 36, 31, 1</column>
<column name="grp_fu_230_p2">+, 0, 101, 37, 32, 32</column>
<column name="i_1_fu_387_p2">+, 0, 98, 36, 31, 1</column>
<column name="o_op_fu_552_p2">+, 0, 98, 36, 31, 1</column>
<column name="tmp1_fu_343_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp2_fu_296_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp3_fu_398_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp4_fu_393_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp5_fu_451_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_10_fu_402_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_16_fu_455_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_6_mid2_fu_374_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_9_fu_356_p2">+, 0, 101, 37, 32, 32</column>
<column name="ap_block_pp0_stage10_flag00000001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state42_pp0_stage9_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state78">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_767">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_779">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op211_readreq_state35">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op218_read_state42">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op227_fcmp_state46">and, 0, 0, 2, 1, 1</column>
<column name="tmp_15_fu_445_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_26_fu_500_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_31_fu_539_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_310_p2">icmp, 0, 0, 32, 64, 64</column>
<column name="notlhs1_fu_484_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notlhs8_fu_429_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notlhs_fu_523_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs1_fu_490_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="notrhs9_fu_435_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="notrhs_fu_529_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_1_fu_285_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_5_fu_382_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_7_fu_305_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_13_fu_441_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_19_fu_496_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_29_fu_535_p2">or, 0, 0, 2, 1, 1</column>
<column name="o_1_fu_558_p3">select, 0, 0, 31, 1, 31</column>
<column name="o_cast_mid2_fu_327_p3">select, 0, 0, 31, 1, 31</column>
<column name="tmp_22_fu_544_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_4_mid2_v_v_fu_334_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">225, 52, 1, 52</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">15, 3, 1, 3</column>
<column name="ap_phi_precharge_reg_pp0_iter3_tmp_25_reg_199">9, 2, 32, 64</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_WREADY">9, 2, 1, 2</column>
<column name="b_reg_165">9, 2, 31, 62</column>
<column name="grp_fu_224_opcode">15, 3, 5, 15</column>
<column name="grp_fu_224_p0">21, 4, 32, 128</column>
<column name="i_phi_fu_181_p4">9, 2, 31, 62</column>
<column name="i_reg_177">9, 2, 31, 62</column>
<column name="indvar_flatten_reg_141">9, 2, 64, 128</column>
<column name="mem_ARADDR">21, 4, 32, 128</column>
<column name="mem_WDATA">15, 3, 32, 96</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="o_reg_153">9, 2, 31, 62</column>
<column name="tmp_25_phi_fu_203_p6">9, 2, 32, 64</column>
<column name="tmp_8_phi_fu_192_p4">9, 2, 32, 64</column>
<column name="tmp_8_reg_188">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">51, 0, 51, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_precharge_reg_pp0_iter3_tmp_25_reg_199">32, 0, 32, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_i_cast_reg_721">31, 0, 32, 1</column>
<column name="ap_reg_pp0_iter1_input_element_reg_756">32, 0, 32, 0</column>
<column name="ap_reg_pp0_iter3_tmp_26_reg_805">1, 0, 1, 0</column>
<column name="b_reg_165">31, 0, 31, 0</column>
<column name="b_s_reg_652">31, 0, 31, 0</column>
<column name="bound_reg_631">64, 0, 64, 0</column>
<column name="enable_relu_read_reg_564">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_643">1, 0, 1, 0</column>
<column name="i_1_reg_730">31, 0, 31, 0</column>
<column name="i_cast_reg_721">31, 0, 32, 1</column>
<column name="i_reg_177">31, 0, 31, 0</column>
<column name="indvar_flatten_next_reg_647">64, 0, 64, 0</column>
<column name="indvar_flatten_reg_141">64, 0, 64, 0</column>
<column name="input_element_reg_756">32, 0, 32, 0</column>
<column name="notlhs1_reg_790">1, 0, 1, 0</column>
<column name="notlhs8_reg_763">1, 0, 1, 0</column>
<column name="notlhs_reg_814">1, 0, 1, 0</column>
<column name="notrhs1_reg_795">1, 0, 1, 0</column>
<column name="notrhs9_reg_768">1, 0, 1, 0</column>
<column name="notrhs_reg_819">1, 0, 1, 0</column>
<column name="num_inputs_read_reg_577">32, 0, 32, 0</column>
<column name="num_outputs_read_reg_569">32, 0, 32, 0</column>
<column name="num_weights_reg_609">32, 0, 32, 0</column>
<column name="o_cast_mid2_cast_reg_668">31, 0, 32, 1</column>
<column name="o_cast_mid2_reg_657">31, 0, 31, 0</column>
<column name="o_op_reg_839">31, 0, 31, 0</column>
<column name="o_reg_153">31, 0, 31, 0</column>
<column name="output_element_reg_706">32, 0, 32, 0</column>
<column name="reg_234">32, 0, 32, 0</column>
<column name="tmp1_reg_674">32, 0, 32, 0</column>
<column name="tmp2_reg_626">32, 0, 32, 0</column>
<column name="tmp3_reg_740">32, 0, 32, 0</column>
<column name="tmp4_reg_735">32, 0, 32, 0</column>
<column name="tmp_10_reg_745">32, 0, 32, 0</column>
<column name="tmp_15_reg_773">1, 0, 1, 0</column>
<column name="tmp_1_reg_605">1, 0, 1, 0</column>
<column name="tmp_21_reg_800">1, 0, 1, 0</column>
<column name="tmp_22_reg_829">32, 0, 32, 0</column>
<column name="tmp_24_reg_809">32, 0, 32, 0</column>
<column name="tmp_26_reg_805">1, 0, 1, 0</column>
<column name="tmp_2_reg_590">30, 0, 30, 0</column>
<column name="tmp_30_reg_824">1, 0, 1, 0</column>
<column name="tmp_3_reg_615">30, 0, 32, 2</column>
<column name="tmp_4_mid2_reg_711">32, 0, 32, 0</column>
<column name="tmp_4_mid2_v_reg_679">31, 0, 32, 1</column>
<column name="tmp_4_mid2_v_v_reg_662">31, 0, 31, 0</column>
<column name="tmp_4_reg_621">30, 0, 32, 2</column>
<column name="tmp_5_reg_726">1, 0, 1, 0</column>
<column name="tmp_6_mid2_reg_701">32, 0, 32, 0</column>
<column name="tmp_6_mid2_v_reg_696">32, 0, 32, 0</column>
<column name="tmp_7_reg_636">1, 0, 1, 0</column>
<column name="tmp_8_reg_188">32, 0, 32, 0</column>
<column name="tmp_9_reg_685">32, 0, 32, 0</column>
<column name="tmp_reg_585">30, 0, 30, 0</column>
<column name="tmp_s_reg_716">32, 0, 32, 0</column>
<column name="weight_element_reg_783">32, 0, 32, 0</column>
<column name="tmp_15_reg_773">64, 32, 1, 0</column>
<column name="tmp_5_reg_726">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fc_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">9.24</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp5', ../fc_test/fc_layer.cpp:38">add, 2.85, 2.85, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_16', ../fc_test/fc_layer.cpp:38">add, 2.89, 5.74, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'mem_addr_2', ../fc_test/fc_layer.cpp:38">getelementptr, 0.00, 5.74, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'weight_element_req', ../fc_test/fc_layer.cpp:38">readreq, 3.50, 9.24, -, -, -, m_axi, request, &apos;mem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
