00 0 1 0 0 0 0 0 0 00 00 00  # alu_q = 1, reg_in = 1
00 0 1 0 0 0 0 0 0 11 00 00  # alu_q = 1, reg_in = 1, route reg_we to R3
00 0 1 1 0 0 0 0 0 11 00 00  # alu_q = 1, reg_in = 1, clock R3
00 0 1 0 0 0 0 0 0 11 00 00  # alu_q = 1, reg_in = 1, falling edge on R3 reg_we
