# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 18:57:48  February 15, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rra_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY rra
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:57:48  FEBRUARY 15, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_R10 -to i_key_row[0]
set_location_assignment PIN_U13 -to i_key_row[1]
set_location_assignment PIN_Y13 -to i_key_row[2]
set_location_assignment PIN_V14 -to i_key_row[3]
set_location_assignment PIN_B12 -to clk
set_location_assignment PIN_V5 -to o_key_col[0]
set_location_assignment PIN_W7 -to o_key_col[1]
set_location_assignment PIN_T8 -to o_key_col[2]
set_location_assignment PIN_Y10 -to o_key_col[3]
set_location_assignment PIN_AA4 -to l1
set_location_assignment PIN_W6 -to l1_i
set_location_assignment PIN_D2 -to speed[3]
set_location_assignment PIN_E4 -to speed[2]
set_location_assignment PIN_E3 -to speed[1]
set_location_assignment PIN_H7 -to speed[0]
set_location_assignment PIN_V8 -to m1
set_location_assignment PIN_V11 -to m1_i
set_location_assignment PIN_V12 -to u1
set_location_assignment PIN_W13 -to u1_i
set_location_assignment PIN_F1 -to rst
set_location_assignment PIN_B1 -to leds[9]
set_location_assignment PIN_B10 -to w1_i
set_location_assignment PIN_B2 -to leds[8]
set_location_assignment PIN_C2 -to leds[7]
set_location_assignment PIN_C1 -to leds[6]
set_location_assignment PIN_E1 -to leds[5]
set_location_assignment PIN_F2 -to leds[4]
set_location_assignment PIN_H1 -to leds[3]
set_location_assignment PIN_J3 -to leds[2]
set_location_assignment PIN_J2 -to leds[1]
set_location_assignment PIN_J1 -to leds[0]
set_location_assignment PIN_E11 -to segment7_1[6]
set_location_assignment PIN_F11 -to segment7_1[5]
set_location_assignment PIN_H12 -to segment7_1[4]
set_location_assignment PIN_H13 -to segment7_1[3]
set_location_assignment PIN_G12 -to segment7_1[2]
set_location_assignment PIN_F12 -to segment7_1[1]
set_location_assignment PIN_F13 -to segment7_1[0]
set_location_assignment PIN_A13 -to segment7_2[6]
set_location_assignment PIN_B13 -to segment7_2[5]
set_location_assignment PIN_C13 -to segment7_2[4]
set_location_assignment PIN_A14 -to segment7_2[3]
set_location_assignment PIN_B14 -to segment7_2[2]
set_location_assignment PIN_E14 -to segment7_2[1]
set_location_assignment PIN_A15 -to segment7_2[0]
set_location_assignment PIN_D15 -to segment7_3[6]
set_location_assignment PIN_A16 -to segment7_3[5]
set_location_assignment PIN_B16 -to segment7_3[4]
set_location_assignment PIN_E15 -to segment7_3[3]
set_location_assignment PIN_A17 -to segment7_3[2]
set_location_assignment PIN_B17 -to segment7_3[1]
set_location_assignment PIN_F14 -to segment7_3[0]
set_location_assignment PIN_B18 -to segment7_4[6]
set_location_assignment PIN_F15 -to segment7_4[5]
set_location_assignment PIN_A19 -to segment7_4[4]
set_location_assignment PIN_B19 -to segment7_4[3]
set_location_assignment PIN_C19 -to segment7_4[2]
set_location_assignment PIN_D19 -to segment7_4[1]
set_location_assignment PIN_G15 -to segment7_4[0]
set_location_assignment PIN_H6 -to mode[1]
set_location_assignment PIN_H5 -to mode[0]
set_location_assignment PIN_J7 -to display_id[2]
set_location_assignment PIN_G5 -to display_id[1]
set_location_assignment PIN_G4 -to display_id[0]
set_global_assignment -name VHDL_FILE ../rra_feedback.vhd
set_global_assignment -name VHDL_FILE ../rra_7seg.vhd
set_global_assignment -name VHDL_FILE ../rra_servo_controller.vhd
set_global_assignment -name VHDL_FILE ../rra_memory.vhd
set_global_assignment -name VHDL_FILE ../rra_key_in.vhd
set_global_assignment -name VHDL_FILE ../rra_controller.vhd
set_global_assignment -name VHDL_FILE ../rra.vhd
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name ENABLE_DRC_SETTINGS ON
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII NORMAL
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_location_assignment PIN_J6 -to led_sel
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top