0.6
2016.4
Jan 23 2017
19:37:30
C:/vlsi/code_samples/RippleCarryadder/project_1/project_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/vlsi/code_samples/RippleCarryadder/project_1/project_1.srcs/sim_1/new/Ripplecarry_tb.v,1505504425,verilog,,,,Ripplecarry_tb,,,,,,,,
C:/vlsi/code_samples/RippleCarryadder/project_1/project_1.srcs/sources_1/new/Ripplecarry.v,1505190874,verilog,,,,Ripplecarry;full_addr;half_addr,,,,,,,,
