# **Md. Ishtiaq Ahamed Fahim 2012518642**
`CSE231.14L`

## Task 1:
![Q1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Question_1.png)

Truth Table

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Truth_Table.jpg)

Logisim

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Logisim.png)

Description And Discussion

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Description.jpg)

## Task 2:

![Q2](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_2/Question_2.png)

Truth Table

![Task_2](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_2/Truth_Table.jpg)

Logisim

![Task_2](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_2/Logisim.png)

Description And Discussion

![Task_2](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_2/Description.jpg)

## task 3:

![Q3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Question_3.png)
![Q3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Question_3.png)

Truth Table

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Truth_Table.jpg)

Logisim

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Logisim.png)

Description And Discussion

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Description.jpg)

## Task 4:

Is it possible to make a 3-input NAND or NOR gate with 2-input NAND or NOR gates? Justify your answer
![Q3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_4/Question_4.png)

Proof

![Task_4](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_4/Proof_1.jpg)

![Task_4](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_4/Proof_2.jpg)

Logisim

![Task_4](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_4/Logisim.png)

Description And Discussion

![Task_4](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_4/Description.jpg)
