--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    6.206(R)|    0.460(R)|clk_BUFGP         |   0.000|
HALL11      |    4.169(R)|   -0.028(R)|clk_BUFGP         |   0.000|
HALL12      |    5.432(R)|   -0.476(R)|clk_BUFGP         |   0.000|
HALL13      |    3.712(R)|    0.122(R)|clk_BUFGP         |   0.000|
HALL14      |    4.745(R)|   -0.520(R)|clk_BUFGP         |   0.000|
HALL21      |    3.988(R)|    0.427(R)|clk_BUFGP         |   0.000|
HALL22      |    4.943(R)|   -0.415(R)|clk_BUFGP         |   0.000|
HALL23      |    2.704(R)|    0.285(R)|clk_BUFGP         |   0.000|
HALL24      |    4.307(R)|   -0.242(R)|clk_BUFGP         |   0.000|
HALL31      |    3.551(R)|    0.245(R)|clk_BUFGP         |   0.000|
HALL32      |    4.148(R)|   -0.163(R)|clk_BUFGP         |   0.000|
HALL33      |    3.005(R)|    0.338(R)|clk_BUFGP         |   0.000|
HALL34      |    4.497(R)|   -0.187(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    6.152(R)|   -0.374(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    5.517(R)|   -0.863(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    6.114(R)|   -1.758(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    4.782(R)|    0.278(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    4.050(R)|    1.009(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    4.542(R)|   -0.005(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    4.153(R)|    0.763(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    3.828(R)|    0.876(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    3.693(R)|    0.878(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    3.598(R)|    0.957(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    4.180(R)|    0.786(R)|clk_BUFGP         |   0.000|
TXE         |    3.911(R)|   -0.771(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   10.349(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   10.131(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   10.851(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |    9.592(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.492(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    9.560(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.889(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    9.560(R)|clk_BUFGP         |   0.000|
LED<0>      |   10.451(R)|clk_BUFGP         |   0.000|
M1n1        |   13.714(R)|clk_BUFGP         |   0.000|
M1n2        |   13.979(R)|clk_BUFGP         |   0.000|
M1n3        |   13.983(R)|clk_BUFGP         |   0.000|
M1n4        |   13.096(R)|clk_BUFGP         |   0.000|
M1p1        |   13.382(R)|clk_BUFGP         |   0.000|
M1p2        |   13.764(R)|clk_BUFGP         |   0.000|
M1p3        |   14.876(R)|clk_BUFGP         |   0.000|
M1p4        |   13.634(R)|clk_BUFGP         |   0.000|
M2n1        |   13.036(R)|clk_BUFGP         |   0.000|
M2n2        |   14.596(R)|clk_BUFGP         |   0.000|
M2n3        |   13.804(R)|clk_BUFGP         |   0.000|
M2n4        |   13.315(R)|clk_BUFGP         |   0.000|
M2p1        |   12.233(R)|clk_BUFGP         |   0.000|
M2p2        |   13.282(R)|clk_BUFGP         |   0.000|
M2p3        |   12.860(R)|clk_BUFGP         |   0.000|
M2p4        |   13.028(R)|clk_BUFGP         |   0.000|
M3n1        |   13.007(R)|clk_BUFGP         |   0.000|
M3n2        |   13.276(R)|clk_BUFGP         |   0.000|
M3n3        |   13.339(R)|clk_BUFGP         |   0.000|
M3n4        |   12.966(R)|clk_BUFGP         |   0.000|
M3p1        |   12.789(R)|clk_BUFGP         |   0.000|
M3p2        |   14.723(R)|clk_BUFGP         |   0.000|
M3p3        |   12.912(R)|clk_BUFGP         |   0.000|
M3p4        |   13.088(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.718(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.889|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
HALL11         |LED<1>         |   13.000|
HALL11         |M1n1           |    9.002|
HALL11         |M1p1           |    9.216|
HALL11         |M3n1           |    9.050|
HALL11         |M3p1           |    9.342|
HALL12         |M1n2           |   10.571|
HALL12         |M1p2           |    8.834|
HALL12         |M3n2           |   10.198|
HALL12         |M3p2           |   13.077|
HALL13         |M1n3           |    9.916|
HALL13         |M1p3           |   10.433|
HALL13         |M3n3           |    9.272|
HALL13         |M3p3           |    7.921|
HALL14         |M1n4           |   10.690|
HALL14         |M1p4           |    9.450|
HALL14         |M3n4           |   10.864|
HALL14         |M3p4           |   10.015|
HALL21         |LED<2>         |   10.491|
HALL21         |M2n1           |    9.023|
HALL21         |M2p1           |    8.822|
HALL21         |M3n1           |    8.996|
HALL21         |M3p1           |    9.456|
HALL22         |M2n2           |   11.909|
HALL22         |M2p2           |    8.261|
HALL22         |M3n2           |   10.158|
HALL22         |M3p2           |   13.416|
HALL23         |M2n3           |    8.949|
HALL23         |M2p3           |    8.260|
HALL23         |M3n3           |    8.791|
HALL23         |M3p3           |    8.113|
HALL24         |M2n4           |   10.947|
HALL24         |M2p4           |    9.283|
HALL24         |M3n4           |   10.960|
HALL24         |M3p4           |    9.883|
HALL31         |LED<3>         |    9.631|
HALL31         |M1n1           |    8.761|
HALL31         |M1p1           |    8.932|
HALL31         |M2n1           |    9.080|
HALL31         |M2p1           |    9.639|
HALL32         |M1n2           |   10.903|
HALL32         |M1p2           |    9.058|
HALL32         |M2n2           |   11.614|
HALL32         |M2p2           |    8.561|
HALL33         |M1n3           |    9.759|
HALL33         |M1p3           |   10.584|
HALL33         |M2n3           |    9.578|
HALL33         |M2p3           |    7.958|
HALL34         |M1n4           |   10.870|
HALL34         |M1p4           |   11.398|
HALL34         |M2n4           |   10.817|
HALL34         |M2p4           |   10.786|
---------------+---------------+---------+


Analysis completed Sun Dec 28 19:37:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



