============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Mon May 13 11:43:05 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCD_8080ToRGB.al"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device ef2_1.db -package EF2L15LG100B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :        done        |        P76        |    gpio    
ARC-1001 :        initn       |        P77        |    gpio    
ARC-1001 :      programn      |        P81        |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P94/P90/P91/P95  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(50)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-8007 ERROR: net 'LED[0]' is constantly driven from multiple places in source/TOP.v(36)
HDL-8007 ERROR: another driver from here in source/TOP.v(119)
HDL-1007 : module 'TOP' remains a black box, due to errors in its contents in source/TOP.v(1)
HDL-8007 ERROR: TOP is a black box in source/TOP.v(1)
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(50)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (36 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061904s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (126.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 35673.7, overlap = 4.5
PHY-3002 : Step(2): len = 24969.6, overlap = 4.5
PHY-3002 : Step(3): len = 17799.2, overlap = 6.5
PHY-3002 : Step(4): len = 13750.6, overlap = 6.25
PHY-3002 : Step(5): len = 11129.5, overlap = 7.75
PHY-3002 : Step(6): len = 9561.1, overlap = 8.75
PHY-3002 : Step(7): len = 8747.9, overlap = 9.5
PHY-3002 : Step(8): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(9): len = 8488.2, overlap = 9.5
PHY-3002 : Step(10): len = 8646.6, overlap = 9.25
PHY-3002 : Step(11): len = 8498.4, overlap = 9.5
PHY-3002 : Step(12): len = 8971, overlap = 10.25
PHY-3002 : Step(13): len = 9485.7, overlap = 10
PHY-3002 : Step(14): len = 9378.4, overlap = 7.75
PHY-3002 : Step(15): len = 9038.4, overlap = 8.25
PHY-3002 : Step(16): len = 8688.7, overlap = 10.5
PHY-3002 : Step(17): len = 8561.9, overlap = 10.5
PHY-3002 : Step(18): len = 8537.4, overlap = 10.5
PHY-3002 : Step(19): len = 8591.7, overlap = 8.25
PHY-3002 : Step(20): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(21): len = 8705.9, overlap = 8.25
PHY-3002 : Step(22): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(23): len = 9414.8, overlap = 8
PHY-3002 : Step(24): len = 9452.9, overlap = 8
PHY-3002 : Step(25): len = 10136.7, overlap = 7.75
PHY-3002 : Step(26): len = 10185.3, overlap = 7.75
PHY-3002 : Step(27): len = 10449.5, overlap = 3.25
PHY-3002 : Step(28): len = 9990.1, overlap = 5.5
PHY-3002 : Step(29): len = 9777.3, overlap = 5.5
PHY-3002 : Step(30): len = 9667, overlap = 5.75
PHY-3002 : Step(31): len = 9659.2, overlap = 6.25
PHY-3002 : Step(32): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(33): len = 9691.9, overlap = 6.25
PHY-3002 : Step(34): len = 9742, overlap = 6.25
PHY-3002 : Step(35): len = 9736.6, overlap = 6.5
PHY-3002 : Step(36): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(37): len = 9736.2, overlap = 6.5
PHY-3002 : Step(38): len = 9642, overlap = 7
PHY-3002 : Step(39): len = 9637.1, overlap = 7
PHY-3002 : Step(40): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001909s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (817.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(41): len = 9363.6, overlap = 6.5
PHY-3002 : Step(42): len = 9322.4, overlap = 6.5
PHY-3002 : Step(43): len = 9078.1, overlap = 6.5
PHY-3002 : Step(44): len = 9005.4, overlap = 6.5
PHY-3002 : Step(45): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(46): len = 8860.3, overlap = 6.5
PHY-3002 : Step(47): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(48): len = 8876.3, overlap = 6.5
PHY-3002 : Step(49): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(50): len = 8922.6, overlap = 26.75
PHY-3002 : Step(51): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(52): len = 9200.4, overlap = 25.5
PHY-3002 : Step(53): len = 9200.4, overlap = 25.5
PHY-3002 : Step(54): len = 9239.3, overlap = 25.5
PHY-3002 : Step(55): len = 9277.3, overlap = 25.5
PHY-3002 : Step(56): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(57): len = 9875.8, overlap = 24.75
PHY-3002 : Step(58): len = 9967, overlap = 24.75
PHY-3002 : Step(59): len = 10114.1, overlap = 24.5
PHY-3002 : Step(60): len = 10206, overlap = 23.25
PHY-3002 : Step(61): len = 10206, overlap = 23.25
PHY-3002 : Step(62): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(63): len = 10888.5, overlap = 23
PHY-3002 : Step(64): len = 11443.6, overlap = 22.25
PHY-3002 : Step(65): len = 12010, overlap = 21.25
PHY-3002 : Step(66): len = 12134.9, overlap = 21.75
PHY-3002 : Step(67): len = 12033.1, overlap = 20
PHY-3002 : Step(68): len = 11988.9, overlap = 20
PHY-3002 : Step(69): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(70): len = 12573.3, overlap = 18.5
PHY-3002 : Step(71): len = 12924.7, overlap = 18.75
PHY-3002 : Step(72): len = 13027.9, overlap = 18.75
PHY-3002 : Step(73): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(74): len = 13654, overlap = 18.25
PHY-3002 : Step(75): len = 14060, overlap = 17.75
PHY-3002 : Step(76): len = 14207, overlap = 17.5
PHY-3002 : Step(77): len = 13871.3, overlap = 17
PHY-3002 : Step(78): len = 13772.4, overlap = 16.75
PHY-3002 : Step(79): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021016s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (148.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(80): len = 15758.4, overlap = 5.75
PHY-3002 : Step(81): len = 15523.8, overlap = 9.25
PHY-3002 : Step(82): len = 15425, overlap = 10
PHY-3002 : Step(83): len = 15492.8, overlap = 9.75
PHY-3002 : Step(84): len = 15530, overlap = 9.75
PHY-3002 : Step(85): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(86): len = 15716.7, overlap = 10
PHY-3002 : Step(87): len = 15852.5, overlap = 9
PHY-3002 : Step(88): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(89): len = 15980.5, overlap = 9.75
PHY-3002 : Step(90): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002515s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.100572s wall, 1.450809s user + 0.546003s system = 1.996813s CPU (181.4%)

RUN-1004 : used memory is 149 MB, reserved memory is 119 MB, peak memory is 157 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.174241s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (98.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.163568s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (133.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.023623s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (66.0%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.634059s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (98.4%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.304874s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (107.5%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.168756s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (101.7%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.090441s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.5%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.066648s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.6%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029961s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.1%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.017433s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (268.5%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015148s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.0%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.271145s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (166.8%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.672104s wall, 3.712824s user + 0.171601s system = 3.884425s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.056874s wall, 4.134027s user + 0.202801s system = 4.336828s CPU (106.9%)

RUN-1004 : used memory is 202 MB, reserved memory is 174 MB, peak memory is 275 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 349 valid insts, and 13282 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.036075s wall, 2.870418s user + 0.031200s system = 2.901619s CPU (280.1%)

RUN-1004 : used memory is 199 MB, reserved memory is 170 MB, peak memory is 275 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.970269s wall, 0.140401s user + 0.156001s system = 0.296402s CPU (15.0%)

RUN-1004 : used memory is 248 MB, reserved memory is 218 MB, peak memory is 275 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.270521s wall, 0.780005s user + 0.234002s system = 1.014007s CPU (31.0%)

RUN-1004 : used memory is 237 MB, reserved memory is 207 MB, peak memory is 275 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061975s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(91): len = 35673.7, overlap = 4.5
PHY-3002 : Step(92): len = 24969.6, overlap = 4.5
PHY-3002 : Step(93): len = 17799.2, overlap = 6.5
PHY-3002 : Step(94): len = 13750.6, overlap = 6.25
PHY-3002 : Step(95): len = 11129.5, overlap = 7.75
PHY-3002 : Step(96): len = 9561.1, overlap = 8.75
PHY-3002 : Step(97): len = 8747.9, overlap = 9.5
PHY-3002 : Step(98): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(99): len = 8488.2, overlap = 9.5
PHY-3002 : Step(100): len = 8646.6, overlap = 9.25
PHY-3002 : Step(101): len = 8498.4, overlap = 9.5
PHY-3002 : Step(102): len = 8971, overlap = 10.25
PHY-3002 : Step(103): len = 9485.7, overlap = 10
PHY-3002 : Step(104): len = 9378.4, overlap = 7.75
PHY-3002 : Step(105): len = 9038.4, overlap = 8.25
PHY-3002 : Step(106): len = 8688.7, overlap = 10.5
PHY-3002 : Step(107): len = 8561.9, overlap = 10.5
PHY-3002 : Step(108): len = 8537.4, overlap = 10.5
PHY-3002 : Step(109): len = 8591.7, overlap = 8.25
PHY-3002 : Step(110): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(111): len = 8705.9, overlap = 8.25
PHY-3002 : Step(112): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(113): len = 9414.8, overlap = 8
PHY-3002 : Step(114): len = 9452.9, overlap = 8
PHY-3002 : Step(115): len = 10136.7, overlap = 7.75
PHY-3002 : Step(116): len = 10185.3, overlap = 7.75
PHY-3002 : Step(117): len = 10449.5, overlap = 3.25
PHY-3002 : Step(118): len = 9990.1, overlap = 5.5
PHY-3002 : Step(119): len = 9777.3, overlap = 5.5
PHY-3002 : Step(120): len = 9667, overlap = 5.75
PHY-3002 : Step(121): len = 9659.2, overlap = 6.25
PHY-3002 : Step(122): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(123): len = 9691.9, overlap = 6.25
PHY-3002 : Step(124): len = 9742, overlap = 6.25
PHY-3002 : Step(125): len = 9736.6, overlap = 6.5
PHY-3002 : Step(126): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(127): len = 9736.2, overlap = 6.5
PHY-3002 : Step(128): len = 9642, overlap = 7
PHY-3002 : Step(129): len = 9637.1, overlap = 7
PHY-3002 : Step(130): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001531s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(131): len = 9363.6, overlap = 6.5
PHY-3002 : Step(132): len = 9322.4, overlap = 6.5
PHY-3002 : Step(133): len = 9078.1, overlap = 6.5
PHY-3002 : Step(134): len = 9005.4, overlap = 6.5
PHY-3002 : Step(135): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(136): len = 8860.3, overlap = 6.5
PHY-3002 : Step(137): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(138): len = 8876.3, overlap = 6.5
PHY-3002 : Step(139): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(140): len = 8922.6, overlap = 26.75
PHY-3002 : Step(141): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(142): len = 9200.4, overlap = 25.5
PHY-3002 : Step(143): len = 9200.4, overlap = 25.5
PHY-3002 : Step(144): len = 9239.3, overlap = 25.5
PHY-3002 : Step(145): len = 9277.3, overlap = 25.5
PHY-3002 : Step(146): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(147): len = 9875.8, overlap = 24.75
PHY-3002 : Step(148): len = 9967, overlap = 24.75
PHY-3002 : Step(149): len = 10114.1, overlap = 24.5
PHY-3002 : Step(150): len = 10206, overlap = 23.25
PHY-3002 : Step(151): len = 10206, overlap = 23.25
PHY-3002 : Step(152): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(153): len = 10888.5, overlap = 23
PHY-3002 : Step(154): len = 11443.6, overlap = 22.25
PHY-3002 : Step(155): len = 12010, overlap = 21.25
PHY-3002 : Step(156): len = 12134.9, overlap = 21.75
PHY-3002 : Step(157): len = 12033.1, overlap = 20
PHY-3002 : Step(158): len = 11988.9, overlap = 20
PHY-3002 : Step(159): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(160): len = 12573.3, overlap = 18.5
PHY-3002 : Step(161): len = 12924.7, overlap = 18.75
PHY-3002 : Step(162): len = 13027.9, overlap = 18.75
PHY-3002 : Step(163): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(164): len = 13654, overlap = 18.25
PHY-3002 : Step(165): len = 14060, overlap = 17.75
PHY-3002 : Step(166): len = 14207, overlap = 17.5
PHY-3002 : Step(167): len = 13871.3, overlap = 17
PHY-3002 : Step(168): len = 13772.4, overlap = 16.75
PHY-3002 : Step(169): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014295s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (109.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(170): len = 15758.4, overlap = 5.75
PHY-3002 : Step(171): len = 15523.8, overlap = 9.25
PHY-3002 : Step(172): len = 15425, overlap = 10
PHY-3002 : Step(173): len = 15492.8, overlap = 9.75
PHY-3002 : Step(174): len = 15530, overlap = 9.75
PHY-3002 : Step(175): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(176): len = 15716.7, overlap = 10
PHY-3002 : Step(177): len = 15852.5, overlap = 9
PHY-3002 : Step(178): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(179): len = 15980.5, overlap = 9.75
PHY-3002 : Step(180): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.328993s wall, 1.903212s user + 0.624004s system = 2.527216s CPU (190.2%)

RUN-1004 : used memory is 213 MB, reserved memory is 189 MB, peak memory is 275 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.204713s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (99.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.182105s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (111.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.030154s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (103.5%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.942491s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (97.7%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.311195s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (100.3%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.198836s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (102.0%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.096006s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.5%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.070830s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (132.1%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.031497s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.1%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018615s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (251.4%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.009769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.284857s wall, 0.358802s user + 0.046800s system = 0.405603s CPU (142.4%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.704519s wall, 2.636417s user + 0.234002s system = 2.870418s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.142293s wall, 3.088820s user + 0.249602s system = 3.338421s CPU (106.2%)

RUN-1004 : used memory is 228 MB, reserved memory is 199 MB, peak memory is 301 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.933799s wall, 0.093601s user + 0.124801s system = 0.218401s CPU (11.3%)

RUN-1004 : used memory is 256 MB, reserved memory is 227 MB, peak memory is 301 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.132978s wall, 0.655204s user + 0.140401s system = 0.795605s CPU (25.4%)

RUN-1004 : used memory is 245 MB, reserved memory is 216 MB, peak memory is 301 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.923286s wall, 0.109201s user + 0.062400s system = 0.171601s CPU (8.9%)

RUN-1004 : used memory is 256 MB, reserved memory is 227 MB, peak memory is 301 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.080602s wall, 0.577204s user + 0.171601s system = 0.748805s CPU (24.3%)

RUN-1004 : used memory is 245 MB, reserved memory is 216 MB, peak memory is 301 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056127s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (139.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 35673.7, overlap = 4.5
PHY-3002 : Step(182): len = 24969.6, overlap = 4.5
PHY-3002 : Step(183): len = 17799.2, overlap = 6.5
PHY-3002 : Step(184): len = 13750.6, overlap = 6.25
PHY-3002 : Step(185): len = 11129.5, overlap = 7.75
PHY-3002 : Step(186): len = 9561.1, overlap = 8.75
PHY-3002 : Step(187): len = 8747.9, overlap = 9.5
PHY-3002 : Step(188): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(189): len = 8488.2, overlap = 9.5
PHY-3002 : Step(190): len = 8646.6, overlap = 9.25
PHY-3002 : Step(191): len = 8498.4, overlap = 9.5
PHY-3002 : Step(192): len = 8971, overlap = 10.25
PHY-3002 : Step(193): len = 9485.7, overlap = 10
PHY-3002 : Step(194): len = 9378.4, overlap = 7.75
PHY-3002 : Step(195): len = 9038.4, overlap = 8.25
PHY-3002 : Step(196): len = 8688.7, overlap = 10.5
PHY-3002 : Step(197): len = 8561.9, overlap = 10.5
PHY-3002 : Step(198): len = 8537.4, overlap = 10.5
PHY-3002 : Step(199): len = 8591.7, overlap = 8.25
PHY-3002 : Step(200): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(201): len = 8705.9, overlap = 8.25
PHY-3002 : Step(202): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(203): len = 9414.8, overlap = 8
PHY-3002 : Step(204): len = 9452.9, overlap = 8
PHY-3002 : Step(205): len = 10136.7, overlap = 7.75
PHY-3002 : Step(206): len = 10185.3, overlap = 7.75
PHY-3002 : Step(207): len = 10449.5, overlap = 3.25
PHY-3002 : Step(208): len = 9990.1, overlap = 5.5
PHY-3002 : Step(209): len = 9777.3, overlap = 5.5
PHY-3002 : Step(210): len = 9667, overlap = 5.75
PHY-3002 : Step(211): len = 9659.2, overlap = 6.25
PHY-3002 : Step(212): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(213): len = 9691.9, overlap = 6.25
PHY-3002 : Step(214): len = 9742, overlap = 6.25
PHY-3002 : Step(215): len = 9736.6, overlap = 6.5
PHY-3002 : Step(216): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(217): len = 9736.2, overlap = 6.5
PHY-3002 : Step(218): len = 9642, overlap = 7
PHY-3002 : Step(219): len = 9637.1, overlap = 7
PHY-3002 : Step(220): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002075s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (2255.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(221): len = 9363.6, overlap = 6.5
PHY-3002 : Step(222): len = 9322.4, overlap = 6.5
PHY-3002 : Step(223): len = 9078.1, overlap = 6.5
PHY-3002 : Step(224): len = 9005.4, overlap = 6.5
PHY-3002 : Step(225): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(226): len = 8860.3, overlap = 6.5
PHY-3002 : Step(227): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(228): len = 8876.3, overlap = 6.5
PHY-3002 : Step(229): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(230): len = 8922.6, overlap = 26.75
PHY-3002 : Step(231): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(232): len = 9200.4, overlap = 25.5
PHY-3002 : Step(233): len = 9200.4, overlap = 25.5
PHY-3002 : Step(234): len = 9239.3, overlap = 25.5
PHY-3002 : Step(235): len = 9277.3, overlap = 25.5
PHY-3002 : Step(236): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(237): len = 9875.8, overlap = 24.75
PHY-3002 : Step(238): len = 9967, overlap = 24.75
PHY-3002 : Step(239): len = 10114.1, overlap = 24.5
PHY-3002 : Step(240): len = 10206, overlap = 23.25
PHY-3002 : Step(241): len = 10206, overlap = 23.25
PHY-3002 : Step(242): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(243): len = 10888.5, overlap = 23
PHY-3002 : Step(244): len = 11443.6, overlap = 22.25
PHY-3002 : Step(245): len = 12010, overlap = 21.25
PHY-3002 : Step(246): len = 12134.9, overlap = 21.75
PHY-3002 : Step(247): len = 12033.1, overlap = 20
PHY-3002 : Step(248): len = 11988.9, overlap = 20
PHY-3002 : Step(249): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(250): len = 12573.3, overlap = 18.5
PHY-3002 : Step(251): len = 12924.7, overlap = 18.75
PHY-3002 : Step(252): len = 13027.9, overlap = 18.75
PHY-3002 : Step(253): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(254): len = 13654, overlap = 18.25
PHY-3002 : Step(255): len = 14060, overlap = 17.75
PHY-3002 : Step(256): len = 14207, overlap = 17.5
PHY-3002 : Step(257): len = 13871.3, overlap = 17
PHY-3002 : Step(258): len = 13772.4, overlap = 16.75
PHY-3002 : Step(259): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016476s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(260): len = 15758.4, overlap = 5.75
PHY-3002 : Step(261): len = 15523.8, overlap = 9.25
PHY-3002 : Step(262): len = 15425, overlap = 10
PHY-3002 : Step(263): len = 15492.8, overlap = 9.75
PHY-3002 : Step(264): len = 15530, overlap = 9.75
PHY-3002 : Step(265): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(266): len = 15716.7, overlap = 10
PHY-3002 : Step(267): len = 15852.5, overlap = 9
PHY-3002 : Step(268): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(269): len = 15980.5, overlap = 9.75
PHY-3002 : Step(270): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.334667s wall, 1.762811s user + 0.655204s system = 2.418016s CPU (181.2%)

RUN-1004 : used memory is 246 MB, reserved memory is 216 MB, peak memory is 301 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.201815s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (100.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.169977s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (128.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.035107s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.9%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.750211s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (97.7%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.326087s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (95.7%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.192561s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (89.1%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.114009s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (109.5%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.066489s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.9%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036716s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (170.0%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.020413s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.4%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.009065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.292652s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (175.9%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.634574s wall, 2.776818s user + 0.109201s system = 2.886019s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.054345s wall, 3.229221s user + 0.109201s system = 3.338421s CPU (109.3%)

RUN-1004 : used memory is 253 MB, reserved memory is 217 MB, peak memory is 327 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.929914s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (7.3%)

RUN-1004 : used memory is 279 MB, reserved memory is 241 MB, peak memory is 327 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.150180s wall, 0.624004s user + 0.171601s system = 0.795605s CPU (25.3%)

RUN-1004 : used memory is 269 MB, reserved memory is 231 MB, peak memory is 327 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.942296s wall, 0.218401s user + 0.062400s system = 0.280802s CPU (14.5%)

RUN-1004 : used memory is 280 MB, reserved memory is 242 MB, peak memory is 327 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.079661s wall, 0.748805s user + 0.109201s system = 0.858005s CPU (27.9%)

RUN-1004 : used memory is 270 MB, reserved memory is 232 MB, peak memory is 327 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m program_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.437134s wall, 1.466409s user + 0.405603s system = 1.872012s CPU (6.8%)

RUN-1004 : used memory is 323 MB, reserved memory is 286 MB, peak memory is 327 MB
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m verify_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.479606s wall, 0.156001s user + 0.046800s system = 0.202801s CPU (3.1%)

RUN-1004 : used memory is 275 MB, reserved memory is 239 MB, peak memory is 327 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.191402s wall, 2.636417s user + 0.499203s system = 3.135620s CPU (8.9%)

RUN-1004 : used memory is 264 MB, reserved memory is 230 MB, peak memory is 327 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055197s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (141.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(271): len = 35673.7, overlap = 4.5
PHY-3002 : Step(272): len = 24969.6, overlap = 4.5
PHY-3002 : Step(273): len = 17799.2, overlap = 6.5
PHY-3002 : Step(274): len = 13750.6, overlap = 6.25
PHY-3002 : Step(275): len = 11129.5, overlap = 7.75
PHY-3002 : Step(276): len = 9561.1, overlap = 8.75
PHY-3002 : Step(277): len = 8747.9, overlap = 9.5
PHY-3002 : Step(278): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(279): len = 8488.2, overlap = 9.5
PHY-3002 : Step(280): len = 8646.6, overlap = 9.25
PHY-3002 : Step(281): len = 8498.4, overlap = 9.5
PHY-3002 : Step(282): len = 8971, overlap = 10.25
PHY-3002 : Step(283): len = 9485.7, overlap = 10
PHY-3002 : Step(284): len = 9378.4, overlap = 7.75
PHY-3002 : Step(285): len = 9038.4, overlap = 8.25
PHY-3002 : Step(286): len = 8688.7, overlap = 10.5
PHY-3002 : Step(287): len = 8561.9, overlap = 10.5
PHY-3002 : Step(288): len = 8537.4, overlap = 10.5
PHY-3002 : Step(289): len = 8591.7, overlap = 8.25
PHY-3002 : Step(290): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(291): len = 8705.9, overlap = 8.25
PHY-3002 : Step(292): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(293): len = 9414.8, overlap = 8
PHY-3002 : Step(294): len = 9452.9, overlap = 8
PHY-3002 : Step(295): len = 10136.7, overlap = 7.75
PHY-3002 : Step(296): len = 10185.3, overlap = 7.75
PHY-3002 : Step(297): len = 10449.5, overlap = 3.25
PHY-3002 : Step(298): len = 9990.1, overlap = 5.5
PHY-3002 : Step(299): len = 9777.3, overlap = 5.5
PHY-3002 : Step(300): len = 9667, overlap = 5.75
PHY-3002 : Step(301): len = 9659.2, overlap = 6.25
PHY-3002 : Step(302): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(303): len = 9691.9, overlap = 6.25
PHY-3002 : Step(304): len = 9742, overlap = 6.25
PHY-3002 : Step(305): len = 9736.6, overlap = 6.5
PHY-3002 : Step(306): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(307): len = 9736.2, overlap = 6.5
PHY-3002 : Step(308): len = 9642, overlap = 7
PHY-3002 : Step(309): len = 9637.1, overlap = 7
PHY-3002 : Step(310): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(311): len = 9363.6, overlap = 6.5
PHY-3002 : Step(312): len = 9322.4, overlap = 6.5
PHY-3002 : Step(313): len = 9078.1, overlap = 6.5
PHY-3002 : Step(314): len = 9005.4, overlap = 6.5
PHY-3002 : Step(315): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(316): len = 8860.3, overlap = 6.5
PHY-3002 : Step(317): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(318): len = 8876.3, overlap = 6.5
PHY-3002 : Step(319): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(320): len = 8922.6, overlap = 26.75
PHY-3002 : Step(321): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(322): len = 9200.4, overlap = 25.5
PHY-3002 : Step(323): len = 9200.4, overlap = 25.5
PHY-3002 : Step(324): len = 9239.3, overlap = 25.5
PHY-3002 : Step(325): len = 9277.3, overlap = 25.5
PHY-3002 : Step(326): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(327): len = 9875.8, overlap = 24.75
PHY-3002 : Step(328): len = 9967, overlap = 24.75
PHY-3002 : Step(329): len = 10114.1, overlap = 24.5
PHY-3002 : Step(330): len = 10206, overlap = 23.25
PHY-3002 : Step(331): len = 10206, overlap = 23.25
PHY-3002 : Step(332): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(333): len = 10888.5, overlap = 23
PHY-3002 : Step(334): len = 11443.6, overlap = 22.25
PHY-3002 : Step(335): len = 12010, overlap = 21.25
PHY-3002 : Step(336): len = 12134.9, overlap = 21.75
PHY-3002 : Step(337): len = 12033.1, overlap = 20
PHY-3002 : Step(338): len = 11988.9, overlap = 20
PHY-3002 : Step(339): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(340): len = 12573.3, overlap = 18.5
PHY-3002 : Step(341): len = 12924.7, overlap = 18.75
PHY-3002 : Step(342): len = 13027.9, overlap = 18.75
PHY-3002 : Step(343): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(344): len = 13654, overlap = 18.25
PHY-3002 : Step(345): len = 14060, overlap = 17.75
PHY-3002 : Step(346): len = 14207, overlap = 17.5
PHY-3002 : Step(347): len = 13871.3, overlap = 17
PHY-3002 : Step(348): len = 13772.4, overlap = 16.75
PHY-3002 : Step(349): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017988s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(350): len = 15758.4, overlap = 5.75
PHY-3002 : Step(351): len = 15523.8, overlap = 9.25
PHY-3002 : Step(352): len = 15425, overlap = 10
PHY-3002 : Step(353): len = 15492.8, overlap = 9.75
PHY-3002 : Step(354): len = 15530, overlap = 9.75
PHY-3002 : Step(355): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(356): len = 15716.7, overlap = 10
PHY-3002 : Step(357): len = 15852.5, overlap = 9
PHY-3002 : Step(358): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(359): len = 15980.5, overlap = 9.75
PHY-3002 : Step(360): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.290352s wall, 1.981213s user + 0.530403s system = 2.511616s CPU (194.6%)

RUN-1004 : used memory is 253 MB, reserved memory is 224 MB, peak memory is 327 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.182110s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (111.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.177097s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (158.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029103s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (160.8%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.696427s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.8%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.321074s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (102.0%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.175269s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (97.9%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.093849s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.7%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.068939s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (135.8%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.030824s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (101.2%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.019356s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.6%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.287913s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (151.7%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.446515s wall, 2.574016s user + 0.093601s system = 2.667617s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.852182s wall, 3.073220s user + 0.124801s system = 3.198021s CPU (112.1%)

RUN-1004 : used memory is 255 MB, reserved memory is 221 MB, peak memory is 330 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 440/153 useful/useless nets, 345/117 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 374 instances.
SYN-1015 : Optimize round 1, 686 better
SYN-1014 : Optimize round 2
SYN-1032 : 454/51 useful/useless nets, 359/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 453/0 useful/useless nets, 358/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          234
  #and                 29
  #nand                 0
  #or                  61
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                122
  #LATCH                0
#MACRO_ADD             11
#MACRO_EQ              13
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |112    |122    |25     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 488/1 useful/useless nets, 394/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 685/0 useful/useless insts
SYN-1016 : Merged 115 instances.
SYN-2501 : Optimize round 1, 355 better
SYN-2501 : Optimize round 2
SYN-1032 : 664/0 useful/useless nets, 570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1032 : 883/0 useful/useless nets, 789/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 172 (2.94), #lev = 7 (4.54)
SYN-3001 : Mapper mapped 397 instances into 174 LUTs, name keeping = 75%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 656/0 useful/useless nets, 562/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 122 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 174 LUT to BLE ...
SYN-4008 : Packed 174 LUT and 122 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 52 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 174/305 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  356   out of   1520   23.42%
#reg                  122   out of   1520    8.03%
#le                   356
  #lut only           234   out of    356   65.73%
  #reg only             0   out of    356    0.00%
  #lut&reg            122   out of    356   34.27%
#dsp                    0   out of      8    0.00%
#bram                   0   out of      6    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |356   |356   |122   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 219 instances
RUN-1001 : 89 mslices, 90 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 399 nets
RUN-1001 : 247 nets have 2 pins
RUN-1001 : 105 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 217 instances, 179 slices, 11 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1407, tnet num: 397, tinst num: 217, tnode num: 1675, tedge num: 2389.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 268 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080281s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (77.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49501.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952054
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(361): len = 36390.9, overlap = 0
PHY-3002 : Step(362): len = 27195.3, overlap = 0
PHY-3002 : Step(363): len = 21046, overlap = 0
PHY-3002 : Step(364): len = 17207, overlap = 0.25
PHY-3002 : Step(365): len = 14784.3, overlap = 1.5
PHY-3002 : Step(366): len = 12490.3, overlap = 1.5
PHY-3002 : Step(367): len = 10583.1, overlap = 0.5
PHY-3002 : Step(368): len = 10091.1, overlap = 0.75
PHY-3002 : Step(369): len = 9585.3, overlap = 0.75
PHY-3002 : Step(370): len = 9088.5, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0015161
PHY-3002 : Step(371): len = 8697.9, overlap = 0
PHY-3002 : Step(372): len = 7926.1, overlap = 0
PHY-3002 : Step(373): len = 7632.2, overlap = 0
PHY-3002 : Step(374): len = 7567.5, overlap = 0
PHY-3002 : Step(375): len = 7492.1, overlap = 0.25
PHY-3002 : Step(376): len = 7480.9, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952054
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39569e-06
PHY-3002 : Step(377): len = 7357.2, overlap = 3.25
PHY-3002 : Step(378): len = 7341.6, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07914e-05
PHY-3002 : Step(379): len = 7291.8, overlap = 3.25
PHY-3002 : Step(380): len = 7291.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15828e-05
PHY-3002 : Step(381): len = 7267.4, overlap = 3.25
PHY-3002 : Step(382): len = 7265.9, overlap = 2.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952054
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66751e-05
PHY-3002 : Step(383): len = 7263.7, overlap = 21.5
PHY-3002 : Step(384): len = 7272, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33501e-05
PHY-3002 : Step(385): len = 7335.5, overlap = 21.5
PHY-3002 : Step(386): len = 7376.9, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.67003e-05
PHY-3002 : Step(387): len = 7599.8, overlap = 20
PHY-3002 : Step(388): len = 7747.2, overlap = 19.5
PHY-3002 : Step(389): len = 7807.6, overlap = 18.75
PHY-3002 : Step(390): len = 7778.3, overlap = 19
PHY-3002 : Step(391): len = 7792.2, overlap = 18.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000132399
PHY-3002 : Step(392): len = 8141, overlap = 17.25
PHY-3002 : Step(393): len = 8561.9, overlap = 17
PHY-3002 : Step(394): len = 8712.1, overlap = 17
PHY-3002 : Step(395): len = 8527.8, overlap = 16.25
PHY-3002 : Step(396): len = 8467.6, overlap = 16.5
PHY-3002 : Step(397): len = 8536.3, overlap = 16.25
PHY-3002 : Step(398): len = 8648.1, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000264798
PHY-3002 : Step(399): len = 9094.2, overlap = 15.5
PHY-3002 : Step(400): len = 9360.3, overlap = 14.75
PHY-3002 : Step(401): len = 9543.5, overlap = 15.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000529596
PHY-3002 : Step(402): len = 9782.8, overlap = 15
PHY-3002 : Step(403): len = 10171.5, overlap = 15.25
PHY-3002 : Step(404): len = 10360.6, overlap = 14.75
PHY-3002 : Step(405): len = 10312.1, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027099s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (230.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952054
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00103346
PHY-3002 : Step(406): len = 10624.4, overlap = 4.25
PHY-3002 : Step(407): len = 10304.2, overlap = 6.5
PHY-3002 : Step(408): len = 10152.9, overlap = 7.75
PHY-3002 : Step(409): len = 10111.5, overlap = 8.25
PHY-3002 : Step(410): len = 10087.6, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00204187
PHY-3002 : Step(411): len = 10218.8, overlap = 10.25
PHY-3002 : Step(412): len = 10275.9, overlap = 10
PHY-3002 : Step(413): len = 10292.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00408374
PHY-3002 : Step(414): len = 10368.7, overlap = 9.5
PHY-3002 : Step(415): len = 10415, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003037s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (513.7%)

PHY-3001 : Legalized: Len = 10614.1, Over = 0
PHY-3001 : Final: Len = 10614.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 167 to 146
PHY-1001 : Pin misalignment score is improved from 146 to 146
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 149 to 148
PHY-1001 : Pin misalignment score is improved from 148 to 148
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.092030s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (118.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 219 instances
RUN-1001 : 89 mslices, 90 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 399 nets
RUN-1001 : 247 nets have 2 pins
RUN-1001 : 105 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 12312, over cnt = 32(0%), over = 49, worst = 4
PHY-1002 : len = 12392, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12512, over cnt = 17(0%), over = 23, worst = 2
PHY-1002 : len = 12856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1407, tnet num: 397, tinst num: 217, tnode num: 1675, tedge num: 2389.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 268 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.139385s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (134.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029441s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.0%)

PHY-1002 : len = 2584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.535784s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (101.9%)

PHY-1002 : len = 11968, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.085266s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (91.5%)

PHY-1002 : len = 11848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.030120s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (155.4%)

PHY-1002 : len = 11776, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.012462s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (250.4%)

PHY-1002 : len = 11776, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.013944s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 11776, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.011283s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 11776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.302156s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (144.6%)

PHY-1002 : len = 26376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26376
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.724363s wall, 1.778411s user + 0.124801s system = 1.903212s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.003115s wall, 2.090413s user + 0.140401s system = 2.230814s CPU (111.4%)

RUN-1004 : used memory is 266 MB, reserved memory is 230 MB, peak memory is 336 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  356   out of   1520   23.42%
#reg                  122   out of   1520    8.03%
#le                   356
  #lut only           234   out of    356   65.73%
  #reg only             0   out of    356    0.00%
  #lut&reg            122   out of    356   34.27%
#dsp                    0   out of      8    0.00%
#bram                   0   out of      6    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 219
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 399, pip num: 2742
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 327 valid insts, and 9451 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m program_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.462873s wall, 1.716011s user + 0.109201s system = 1.825212s CPU (6.6%)

RUN-1004 : used memory is 333 MB, reserved memory is 296 MB, peak memory is 336 MB
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m verify_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.515748s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (3.6%)

RUN-1004 : used memory is 287 MB, reserved memory is 249 MB, peak memory is 336 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.265917s wall, 2.839218s user + 0.280802s system = 3.120020s CPU (8.8%)

RUN-1004 : used memory is 277 MB, reserved memory is 240 MB, peak memory is 336 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070940s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (153.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(416): len = 35673.7, overlap = 4.5
PHY-3002 : Step(417): len = 24969.6, overlap = 4.5
PHY-3002 : Step(418): len = 17799.2, overlap = 6.5
PHY-3002 : Step(419): len = 13750.6, overlap = 6.25
PHY-3002 : Step(420): len = 11129.5, overlap = 7.75
PHY-3002 : Step(421): len = 9561.1, overlap = 8.75
PHY-3002 : Step(422): len = 8747.9, overlap = 9.5
PHY-3002 : Step(423): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(424): len = 8488.2, overlap = 9.5
PHY-3002 : Step(425): len = 8646.6, overlap = 9.25
PHY-3002 : Step(426): len = 8498.4, overlap = 9.5
PHY-3002 : Step(427): len = 8971, overlap = 10.25
PHY-3002 : Step(428): len = 9485.7, overlap = 10
PHY-3002 : Step(429): len = 9378.4, overlap = 7.75
PHY-3002 : Step(430): len = 9038.4, overlap = 8.25
PHY-3002 : Step(431): len = 8688.7, overlap = 10.5
PHY-3002 : Step(432): len = 8561.9, overlap = 10.5
PHY-3002 : Step(433): len = 8537.4, overlap = 10.5
PHY-3002 : Step(434): len = 8591.7, overlap = 8.25
PHY-3002 : Step(435): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(436): len = 8705.9, overlap = 8.25
PHY-3002 : Step(437): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(438): len = 9414.8, overlap = 8
PHY-3002 : Step(439): len = 9452.9, overlap = 8
PHY-3002 : Step(440): len = 10136.7, overlap = 7.75
PHY-3002 : Step(441): len = 10185.3, overlap = 7.75
PHY-3002 : Step(442): len = 10449.5, overlap = 3.25
PHY-3002 : Step(443): len = 9990.1, overlap = 5.5
PHY-3002 : Step(444): len = 9777.3, overlap = 5.5
PHY-3002 : Step(445): len = 9667, overlap = 5.75
PHY-3002 : Step(446): len = 9659.2, overlap = 6.25
PHY-3002 : Step(447): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(448): len = 9691.9, overlap = 6.25
PHY-3002 : Step(449): len = 9742, overlap = 6.25
PHY-3002 : Step(450): len = 9736.6, overlap = 6.5
PHY-3002 : Step(451): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(452): len = 9736.2, overlap = 6.5
PHY-3002 : Step(453): len = 9642, overlap = 7
PHY-3002 : Step(454): len = 9637.1, overlap = 7
PHY-3002 : Step(455): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(456): len = 9363.6, overlap = 6.5
PHY-3002 : Step(457): len = 9322.4, overlap = 6.5
PHY-3002 : Step(458): len = 9078.1, overlap = 6.5
PHY-3002 : Step(459): len = 9005.4, overlap = 6.5
PHY-3002 : Step(460): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(461): len = 8860.3, overlap = 6.5
PHY-3002 : Step(462): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(463): len = 8876.3, overlap = 6.5
PHY-3002 : Step(464): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(465): len = 8922.6, overlap = 26.75
PHY-3002 : Step(466): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(467): len = 9200.4, overlap = 25.5
PHY-3002 : Step(468): len = 9200.4, overlap = 25.5
PHY-3002 : Step(469): len = 9239.3, overlap = 25.5
PHY-3002 : Step(470): len = 9277.3, overlap = 25.5
PHY-3002 : Step(471): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(472): len = 9875.8, overlap = 24.75
PHY-3002 : Step(473): len = 9967, overlap = 24.75
PHY-3002 : Step(474): len = 10114.1, overlap = 24.5
PHY-3002 : Step(475): len = 10206, overlap = 23.25
PHY-3002 : Step(476): len = 10206, overlap = 23.25
PHY-3002 : Step(477): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(478): len = 10888.5, overlap = 23
PHY-3002 : Step(479): len = 11443.6, overlap = 22.25
PHY-3002 : Step(480): len = 12010, overlap = 21.25
PHY-3002 : Step(481): len = 12134.9, overlap = 21.75
PHY-3002 : Step(482): len = 12033.1, overlap = 20
PHY-3002 : Step(483): len = 11988.9, overlap = 20
PHY-3002 : Step(484): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(485): len = 12573.3, overlap = 18.5
PHY-3002 : Step(486): len = 12924.7, overlap = 18.75
PHY-3002 : Step(487): len = 13027.9, overlap = 18.75
PHY-3002 : Step(488): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(489): len = 13654, overlap = 18.25
PHY-3002 : Step(490): len = 14060, overlap = 17.75
PHY-3002 : Step(491): len = 14207, overlap = 17.5
PHY-3002 : Step(492): len = 13871.3, overlap = 17
PHY-3002 : Step(493): len = 13772.4, overlap = 16.75
PHY-3002 : Step(494): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015671s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (199.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(495): len = 15758.4, overlap = 5.75
PHY-3002 : Step(496): len = 15523.8, overlap = 9.25
PHY-3002 : Step(497): len = 15425, overlap = 10
PHY-3002 : Step(498): len = 15492.8, overlap = 9.75
PHY-3002 : Step(499): len = 15530, overlap = 9.75
PHY-3002 : Step(500): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(501): len = 15716.7, overlap = 10
PHY-3002 : Step(502): len = 15852.5, overlap = 9
PHY-3002 : Step(503): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(504): len = 15980.5, overlap = 9.75
PHY-3002 : Step(505): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.353313s wall, 1.903212s user + 0.670804s system = 2.574016s CPU (190.2%)

RUN-1004 : used memory is 267 MB, reserved memory is 235 MB, peak memory is 336 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.186772s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.145500s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (96.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.024461s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.8%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.681833s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (98.4%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.314129s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (109.3%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.167966s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (92.9%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.095289s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.2%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.067182s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (92.9%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.034846s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (179.1%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.019364s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.6%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010333s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.0%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.288873s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (145.8%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.394655s wall, 2.605217s user + 0.062400s system = 2.667617s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.770167s wall, 2.979619s user + 0.078001s system = 3.057620s CPU (110.4%)

RUN-1004 : used memory is 266 MB, reserved memory is 228 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
PRG-2014 : Chip validation success: EF2L15B
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
GUI-1001 : Download success!
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 478/5 useful/useless nets, 352/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 446/5 useful/useless nets, 320/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 446/0 useful/useless nets, 320/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          165
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ               4
#MACRO_MUX            129

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |114    |23     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 486/8 useful/useless nets, 361/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 472/0 useful/useless nets, 354/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 592/0 useful/useless nets, 474/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 592/0 useful/useless nets, 474/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 913/0 useful/useless nets, 795/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 156 (2.79), #lev = 5 (3.49)
SYN-3001 : Mapper mapped 302 instances into 161 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 767/0 useful/useless nets, 649/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 216 adder to BLE ...
SYN-4008 : Packed 216 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 161 LUT to BLE ...
SYN-4008 : Packed 161 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 47 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 161/343 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  443   out of   1520   29.14%
#reg                  114   out of   1520    7.50%
#le                   443
  #lut only           329   out of    443   74.27%
  #reg only             0   out of    443    0.00%
  #lut&reg            114   out of    443   25.73%
#dsp                    0   out of      8    0.00%
#bram                   1   out of      6   16.67%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |443   |443   |114   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.023741s wall, 0.858005s user + 0.187201s system = 1.045207s CPU (102.1%)

RUN-1004 : used memory is 286 MB, reserved memory is 248 MB, peak memory is 345 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (9 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 263 instances
RUN-1001 : 111 mslices, 111 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 461 nets
RUN-1001 : 319 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 261 instances, 222 slices, 17 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1522, tnet num: 459, tinst num: 261, tnode num: 1762, tedge num: 2557.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 240 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053950s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (115.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59113.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.940536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(506): len = 32187.2, overlap = 2.25
PHY-3002 : Step(507): len = 21658.2, overlap = 3
PHY-3002 : Step(508): len = 15078.7, overlap = 5.25
PHY-3002 : Step(509): len = 11660.1, overlap = 5.75
PHY-3002 : Step(510): len = 10138.7, overlap = 7.5
PHY-3002 : Step(511): len = 9615.1, overlap = 7.5
PHY-3002 : Step(512): len = 8708.2, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.12912e-05
PHY-3002 : Step(513): len = 8443.7, overlap = 8.25
PHY-3002 : Step(514): len = 8441.8, overlap = 5.5
PHY-3002 : Step(515): len = 8225.3, overlap = 6
PHY-3002 : Step(516): len = 7728.9, overlap = 6.75
PHY-3002 : Step(517): len = 7446.9, overlap = 7
PHY-3002 : Step(518): len = 7422.2, overlap = 5.75
PHY-3002 : Step(519): len = 7346.4, overlap = 6.5
PHY-3002 : Step(520): len = 7280.5, overlap = 6.5
PHY-3002 : Step(521): len = 7138.3, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122582
PHY-3002 : Step(522): len = 7129.2, overlap = 5.25
PHY-3002 : Step(523): len = 7113.2, overlap = 3
PHY-3002 : Step(524): len = 7143, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000245165
PHY-3002 : Step(525): len = 7056.3, overlap = 4.5
PHY-3002 : Step(526): len = 7058.4, overlap = 4.25
PHY-3002 : Step(527): len = 7087.5, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.940536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39247e-06
PHY-3002 : Step(528): len = 7673.2, overlap = 6.25
PHY-3002 : Step(529): len = 7673.2, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.78494e-06
PHY-3002 : Step(530): len = 7604.8, overlap = 6.25
PHY-3002 : Step(531): len = 7604.8, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75699e-05
PHY-3002 : Step(532): len = 7512.7, overlap = 6.25
PHY-3002 : Step(533): len = 7512.7, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.940536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31067e-05
PHY-3002 : Step(534): len = 7494.1, overlap = 25.25
PHY-3002 : Step(535): len = 7513.3, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62134e-05
PHY-3002 : Step(536): len = 7464.6, overlap = 25.5
PHY-3002 : Step(537): len = 7496.7, overlap = 25.5
PHY-3002 : Step(538): len = 7640.5, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24267e-05
PHY-3002 : Step(539): len = 7858.8, overlap = 24.5
PHY-3002 : Step(540): len = 8022.8, overlap = 24
PHY-3002 : Step(541): len = 8416.9, overlap = 23.25
PHY-3002 : Step(542): len = 8258.8, overlap = 22.75
PHY-3002 : Step(543): len = 8283.3, overlap = 23
PHY-3002 : Step(544): len = 8283.3, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104853
PHY-3002 : Step(545): len = 8918.1, overlap = 21.75
PHY-3002 : Step(546): len = 9268.7, overlap = 21.25
PHY-3002 : Step(547): len = 9559, overlap = 20.75
PHY-3002 : Step(548): len = 9541.8, overlap = 21.5
PHY-3002 : Step(549): len = 9562.7, overlap = 21.75
PHY-3002 : Step(550): len = 9558, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000209707
PHY-3002 : Step(551): len = 10283.3, overlap = 19.5
PHY-3002 : Step(552): len = 10739.9, overlap = 18.75
PHY-3002 : Step(553): len = 10989.4, overlap = 18
PHY-3002 : Step(554): len = 11170.9, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013801s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (226.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.940536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000652657
PHY-3002 : Step(555): len = 12391.4, overlap = 3.5
PHY-3002 : Step(556): len = 12191.8, overlap = 5.75
PHY-3002 : Step(557): len = 12137.1, overlap = 6.75
PHY-3002 : Step(558): len = 12097.3, overlap = 7.75
PHY-3002 : Step(559): len = 12080.4, overlap = 8
PHY-3002 : Step(560): len = 12072.9, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130531
PHY-3002 : Step(561): len = 12332.4, overlap = 8
PHY-3002 : Step(562): len = 12422.7, overlap = 8.5
PHY-3002 : Step(563): len = 12400.8, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00261063
PHY-3002 : Step(564): len = 12550.2, overlap = 8.25
PHY-3002 : Step(565): len = 12615.2, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12792.2, Over = 0
PHY-3001 : Final: Len = 12792.2, Over = 0
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 169 to 158
PHY-1001 : Pin misalignment score is improved from 158 to 155
PHY-1001 : Pin misalignment score is improved from 155 to 155
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 159 to 159
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.097427s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (112.1%)

PHY-1001 : Route runs in 4 thread(s)
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 14488, over cnt = 45(0%), over = 60, worst = 3
PHY-1002 : len = 14656, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 14752, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 14952, over cnt = 0(0%), over = 0, worst = 0
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1522, tnet num: 459, tinst num: 261, tnode num: 1762, tedge num: 2557.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 240 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.143466s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (130.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028161s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (166.2%)

PHY-1002 : len = 2912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.401127s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (101.1%)

PHY-1002 : len = 12200, over cnt = 31(0%), over = 32, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.169104s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (92.3%)

PHY-1002 : len = 11944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.057334s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (81.6%)

PHY-1002 : len = 11936, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.054939s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (198.8%)

PHY-1002 : len = 11920, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.036861s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.6%)

PHY-1002 : len = 11888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.020280s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (76.9%)

PHY-1002 : len = 11888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.352519s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (123.9%)

PHY-1002 : len = 28232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28232
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.931768s wall, 1.996813s user + 0.234002s system = 2.230814s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 263
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 461, pip num: 2987
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 343 valid insts, and 10961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
PRG-2014 : Chip validation success: EF2L15B
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
GUI-1001 : Download success!
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 480/9 useful/useless nets, 354/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 448/5 useful/useless nets, 322/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 448/0 useful/useless nets, 322/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          166
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ               5
#MACRO_MUX            129

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |52     |114    |24     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 488/8 useful/useless nets, 363/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 487/0 useful/useless nets, 362/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 607/0 useful/useless nets, 482/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 607/0 useful/useless nets, 482/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 928/0 useful/useless nets, 803/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 161 (2.77), #lev = 5 (3.38)
SYN-3001 : Mapper mapped 309 instances into 167 LUTs, name keeping = 84%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 780/0 useful/useless nets, 655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 216 adder to BLE ...
SYN-4008 : Packed 216 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 166 LUT to BLE ...
SYN-4008 : Packed 166 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 52 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 166/349 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  448   out of   1520   29.47%
#reg                  114   out of   1520    7.50%
#le                   448
  #lut only           334   out of    448   74.55%
  #reg only             0   out of    448    0.00%
  #lut&reg            114   out of    448   25.45%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |448   |448   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 267 instances
RUN-1001 : 112 mslices, 113 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 474 nets
RUN-1001 : 336 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 265 instances, 225 slices, 17 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1558, tnet num: 472, tinst num: 265, tnode num: 1804, tedge num: 2609.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 472 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068691s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (159.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60355.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(566): len = 34344.8, overlap = 4.5
PHY-3002 : Step(567): len = 22124, overlap = 4.5
PHY-3002 : Step(568): len = 15338.9, overlap = 6.25
PHY-3002 : Step(569): len = 11587.7, overlap = 6
PHY-3002 : Step(570): len = 10061.8, overlap = 6.75
PHY-3002 : Step(571): len = 9456.1, overlap = 6.75
PHY-3002 : Step(572): len = 8828.9, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.04524e-05
PHY-3002 : Step(573): len = 9198.1, overlap = 3.25
PHY-3002 : Step(574): len = 9095, overlap = 4.25
PHY-3002 : Step(575): len = 9107.4, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000180905
PHY-3002 : Step(576): len = 8898.1, overlap = 6.5
PHY-3002 : Step(577): len = 8856.9, overlap = 6.5
PHY-3002 : Step(578): len = 8921.6, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00036181
PHY-3002 : Step(579): len = 9027, overlap = 6.25
PHY-3002 : Step(580): len = 9042.7, overlap = 6.25
PHY-3002 : Step(581): len = 9083.1, overlap = 6.25
PHY-3002 : Step(582): len = 8991.8, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001920s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97388e-06
PHY-3002 : Step(583): len = 9276.4, overlap = 6.75
PHY-3002 : Step(584): len = 9281.1, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.94776e-06
PHY-3002 : Step(585): len = 9143.8, overlap = 6.5
PHY-3002 : Step(586): len = 9142.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58955e-05
PHY-3002 : Step(587): len = 9074.7, overlap = 6.25
PHY-3002 : Step(588): len = 9074.7, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33439e-05
PHY-3002 : Step(589): len = 9047.3, overlap = 21.5
PHY-3002 : Step(590): len = 9059.3, overlap = 21.5
PHY-3002 : Step(591): len = 8911.9, overlap = 21.5
PHY-3002 : Step(592): len = 8901.9, overlap = 21.5
PHY-3002 : Step(593): len = 8852.3, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66878e-05
PHY-3002 : Step(594): len = 8761.3, overlap = 21.25
PHY-3002 : Step(595): len = 8761.3, overlap = 21.25
PHY-3002 : Step(596): len = 8823.6, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33757e-05
PHY-3002 : Step(597): len = 9200.3, overlap = 20.75
PHY-3002 : Step(598): len = 9268.5, overlap = 20.5
PHY-3002 : Step(599): len = 9408.4, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000106751
PHY-3002 : Step(600): len = 10075.3, overlap = 19
PHY-3002 : Step(601): len = 10468.1, overlap = 18.25
PHY-3002 : Step(602): len = 10733.9, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000213503
PHY-3002 : Step(603): len = 11358.7, overlap = 17.5
PHY-3002 : Step(604): len = 11685.7, overlap = 16.5
PHY-3002 : Step(605): len = 11881.5, overlap = 15.75
PHY-3002 : Step(606): len = 11838, overlap = 16
PHY-3002 : Step(607): len = 11682.6, overlap = 16.25
PHY-3002 : Step(608): len = 11672, overlap = 16.5
PHY-3002 : Step(609): len = 11862.3, overlap = 16
PHY-3002 : Step(610): len = 12039, overlap = 16.5
PHY-3002 : Step(611): len = 12169.4, overlap = 15.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000427005
PHY-3002 : Step(612): len = 12691.5, overlap = 14.5
PHY-3002 : Step(613): len = 13016.8, overlap = 15.25
PHY-3002 : Step(614): len = 13132, overlap = 14
PHY-3002 : Step(615): len = 13018.8, overlap = 14.25
PHY-3002 : Step(616): len = 12916.3, overlap = 13.5
PHY-3002 : Step(617): len = 12908.6, overlap = 13
PHY-3002 : Step(618): len = 13051, overlap = 14
PHY-3002 : Step(619): len = 13189.8, overlap = 13.5
PHY-3002 : Step(620): len = 13223.1, overlap = 13.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000854011
PHY-3002 : Step(621): len = 13645.5, overlap = 14.25
PHY-3002 : Step(622): len = 13812.4, overlap = 14
PHY-3002 : Step(623): len = 13731.2, overlap = 13.75
PHY-3002 : Step(624): len = 13710.8, overlap = 14
PHY-3002 : Step(625): len = 13763, overlap = 13.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00161153
PHY-3002 : Step(626): len = 14115.1, overlap = 14.75
PHY-3002 : Step(627): len = 14258.2, overlap = 14.75
PHY-3002 : Step(628): len = 14302, overlap = 14.75
PHY-3002 : Step(629): len = 14252.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037124s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (126.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000790592
PHY-3002 : Step(630): len = 14333.7, overlap = 4
PHY-3002 : Step(631): len = 14122.2, overlap = 6.5
PHY-3002 : Step(632): len = 14193.6, overlap = 7.75
PHY-3002 : Step(633): len = 14255.8, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158118
PHY-3002 : Step(634): len = 14382.1, overlap = 8
PHY-3002 : Step(635): len = 14432.9, overlap = 7.75
PHY-3002 : Step(636): len = 14432.9, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00316237
PHY-3002 : Step(637): len = 14496.9, overlap = 8
PHY-3002 : Step(638): len = 14529.5, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14550.4, Over = 0
PHY-3001 : Final: Len = 14550.4, Over = 0
RUN-1003 : finish command "place" in  1.327227s wall, 1.653611s user + 0.764405s system = 2.418016s CPU (182.2%)

RUN-1004 : used memory is 287 MB, reserved memory is 251 MB, peak memory is 352 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 164 to 151
PHY-1001 : Pin misalignment score is improved from 151 to 149
PHY-1001 : Pin misalignment score is improved from 149 to 149
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 153 to 153
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.127505s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (85.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 267 instances
RUN-1001 : 112 mslices, 113 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 474 nets
RUN-1001 : 336 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 16784, over cnt = 45(0%), over = 61, worst = 4
PHY-1002 : len = 17000, over cnt = 16(0%), over = 18, worst = 3
PHY-1002 : len = 17024, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1558, tnet num: 472, tinst num: 265, tnode num: 1804, tedge num: 2609.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 472 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.189091s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (123.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029777s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.8%)

PHY-1002 : len = 2840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.529620s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (97.2%)

PHY-1002 : len = 14232, over cnt = 36(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.227328s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (109.8%)

PHY-1002 : len = 13912, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.097516s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (112.0%)

PHY-1002 : len = 13760, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.051347s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (91.1%)

PHY-1002 : len = 13752, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.045687s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (136.6%)

PHY-1002 : len = 13752, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.034584s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (135.3%)

PHY-1002 : len = 13760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.348755s wall, 0.546003s user + 0.031200s system = 0.577204s CPU (165.5%)

PHY-1002 : len = 29840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29840
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.056339s wall, 2.277615s user + 0.124801s system = 2.402415s CPU (116.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.424853s wall, 2.652017s user + 0.156001s system = 2.808018s CPU (115.8%)

RUN-1004 : used memory is 271 MB, reserved memory is 236 MB, peak memory is 352 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  448   out of   1520   29.47%
#reg                  114   out of   1520    7.50%
#le                   448
  #lut only           334   out of    448   74.55%
  #reg only             0   out of    448    0.00%
  #lut&reg            114   out of    448   25.45%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 267
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 474, pip num: 3119
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 362 valid insts, and 11257 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.957820s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (9.6%)

RUN-1004 : used memory is 299 MB, reserved memory is 263 MB, peak memory is 352 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.122134s wall, 0.639604s user + 0.140401s system = 0.780005s CPU (25.0%)

RUN-1004 : used memory is 289 MB, reserved memory is 253 MB, peak memory is 352 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 479/11 useful/useless nets, 353/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 447/5 useful/useless nets, 321/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 447/0 useful/useless nets, 321/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          165
  #and                 12
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ               5
#MACRO_MUX            129

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |51     |114    |24     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 487/8 useful/useless nets, 362/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 486/0 useful/useless nets, 361/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 606/0 useful/useless nets, 481/0 useful/useless insts
SYN-2501 : Optimize round 1, 99 better
SYN-2501 : Optimize round 2
SYN-1032 : 606/0 useful/useless nets, 481/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 927/0 useful/useless nets, 802/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 161 (2.77), #lev = 5 (3.38)
SYN-3001 : Mapper mapped 308 instances into 167 LUTs, name keeping = 85%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 781/0 useful/useless nets, 656/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 216 adder to BLE ...
SYN-4008 : Packed 216 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 167 LUT to BLE ...
SYN-4008 : Packed 167 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 53 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 167/350 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  449   out of   1520   29.54%
#reg                  114   out of   1520    7.50%
#le                   449
  #lut only           335   out of    449   74.61%
  #reg only             0   out of    449    0.00%
  #lut&reg            114   out of    449   25.39%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |449   |449   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (11 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 267 instances
RUN-1001 : 112 mslices, 113 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 475 nets
RUN-1001 : 336 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 265 instances, 225 slices, 17 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1562, tnet num: 473, tinst num: 265, tnode num: 1810, tedge num: 2614.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063058s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (123.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60178
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(639): len = 36008.2, overlap = 4.5
PHY-3002 : Step(640): len = 22892.9, overlap = 2.25
PHY-3002 : Step(641): len = 16108.9, overlap = 5.5
PHY-3002 : Step(642): len = 12091.2, overlap = 9
PHY-3002 : Step(643): len = 10438.3, overlap = 9.25
PHY-3002 : Step(644): len = 9640.2, overlap = 9.5
PHY-3002 : Step(645): len = 8872, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.81898e-05
PHY-3002 : Step(646): len = 8990.2, overlap = 7.25
PHY-3002 : Step(647): len = 9328.2, overlap = 6.25
PHY-3002 : Step(648): len = 9520, overlap = 8.25
PHY-3002 : Step(649): len = 8973.3, overlap = 4.5
PHY-3002 : Step(650): len = 8770, overlap = 6.75
PHY-3002 : Step(651): len = 8645.8, overlap = 6.75
PHY-3002 : Step(652): len = 8486.2, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145033
PHY-3002 : Step(653): len = 8648.7, overlap = 6
PHY-3002 : Step(654): len = 8673.1, overlap = 4
PHY-3002 : Step(655): len = 8691.4, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290066
PHY-3002 : Step(656): len = 8626.8, overlap = 6.25
PHY-3002 : Step(657): len = 8620.7, overlap = 6.25
PHY-3002 : Step(658): len = 8741.4, overlap = 3.25
PHY-3002 : Step(659): len = 8871.8, overlap = 5.25
PHY-3002 : Step(660): len = 8811.3, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63232e-06
PHY-3002 : Step(661): len = 9078.5, overlap = 5.5
PHY-3002 : Step(662): len = 9078.5, overlap = 5.5
PHY-3002 : Step(663): len = 8989.7, overlap = 5.75
PHY-3002 : Step(664): len = 8981, overlap = 5.75
PHY-3002 : Step(665): len = 8954.7, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26464e-06
PHY-3002 : Step(666): len = 8836.7, overlap = 6.5
PHY-3002 : Step(667): len = 8819.4, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.45293e-05
PHY-3002 : Step(668): len = 8789, overlap = 6.5
PHY-3002 : Step(669): len = 8790.7, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48084e-05
PHY-3002 : Step(670): len = 8737.3, overlap = 22.25
PHY-3002 : Step(671): len = 8737.3, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96168e-05
PHY-3002 : Step(672): len = 8750.9, overlap = 22.5
PHY-3002 : Step(673): len = 8793.5, overlap = 22.75
PHY-3002 : Step(674): len = 8865.7, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.92336e-05
PHY-3002 : Step(675): len = 9063, overlap = 21.75
PHY-3002 : Step(676): len = 9199.6, overlap = 21.5
PHY-3002 : Step(677): len = 9703.7, overlap = 20.5
PHY-3002 : Step(678): len = 9813.5, overlap = 20.5
PHY-3002 : Step(679): len = 9671.1, overlap = 20.5
PHY-3002 : Step(680): len = 9716.1, overlap = 20
PHY-3002 : Step(681): len = 9686.3, overlap = 20
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000118467
PHY-3002 : Step(682): len = 10307.8, overlap = 18.75
PHY-3002 : Step(683): len = 10665.5, overlap = 18.25
PHY-3002 : Step(684): len = 11051.9, overlap = 17.25
PHY-3002 : Step(685): len = 11231.6, overlap = 16.75
PHY-3002 : Step(686): len = 11298.5, overlap = 16.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000236934
PHY-3002 : Step(687): len = 11701.4, overlap = 15.5
PHY-3002 : Step(688): len = 12242.3, overlap = 14.5
PHY-3002 : Step(689): len = 12368, overlap = 14
PHY-3002 : Step(690): len = 12267.7, overlap = 15.25
PHY-3002 : Step(691): len = 12180.9, overlap = 15.25
PHY-3002 : Step(692): len = 12201, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016766s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (186.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.939732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000519901
PHY-3002 : Step(693): len = 13464.5, overlap = 7.25
PHY-3002 : Step(694): len = 13356.1, overlap = 7.5
PHY-3002 : Step(695): len = 13313.5, overlap = 8
PHY-3002 : Step(696): len = 13307.5, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0010226
PHY-3002 : Step(697): len = 13580, overlap = 8
PHY-3002 : Step(698): len = 13685.2, overlap = 8
PHY-3002 : Step(699): len = 13645.2, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00198954
PHY-3002 : Step(700): len = 13778.8, overlap = 8
PHY-3002 : Step(701): len = 13863.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006178s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (252.5%)

PHY-3001 : Legalized: Len = 14054.2, Over = 0
PHY-3001 : Final: Len = 14054.2, Over = 0
RUN-1003 : finish command "place" in  1.129763s wall, 1.372809s user + 0.468003s system = 1.840812s CPU (162.9%)

RUN-1004 : used memory is 289 MB, reserved memory is 253 MB, peak memory is 352 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 163 to 154
PHY-1001 : Pin misalignment score is improved from 154 to 152
PHY-1001 : Pin misalignment score is improved from 152 to 152
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 158 to 157
PHY-1001 : Pin misalignment score is improved from 157 to 157
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.119859s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (104.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 267 instances
RUN-1001 : 112 mslices, 113 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 475 nets
RUN-1001 : 336 nets have 2 pins
RUN-1001 : 91 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 16304, over cnt = 42(0%), over = 58, worst = 3
PHY-1002 : len = 16448, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 16496, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 16808, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 16840, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1562, tnet num: 473, tinst num: 265, tnode num: 1810, tedge num: 2614.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.159554s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.032851s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.0%)

PHY-1002 : len = 2848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.437606s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (99.8%)

PHY-1002 : len = 13736, over cnt = 34(0%), over = 35, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.190739s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (90.0%)

PHY-1002 : len = 13504, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.026405s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.2%)

PHY-1002 : len = 13504, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.031222s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.9%)

PHY-1002 : len = 13496, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.020947s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (148.9%)

PHY-1002 : len = 13496, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.015293s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.0%)

PHY-1002 : len = 13496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.325893s wall, 0.436803s user + 0.031200s system = 0.468003s CPU (143.6%)

PHY-1002 : len = 30048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 30048
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.755238s wall, 1.809612s user + 0.109201s system = 1.918812s CPU (109.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.083432s wall, 2.168414s user + 0.124801s system = 2.293215s CPU (110.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 234 MB, peak memory is 353 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  449   out of   1520   29.54%
#reg                  114   out of   1520    7.50%
#le                   449
  #lut only           335   out of    449   74.61%
  #reg only             0   out of    449    0.00%
  #lut&reg            114   out of    449   25.39%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 267
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 475, pip num: 3115
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 336 valid insts, and 11270 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.920288s wall, 0.109201s user + 0.046800s system = 0.156001s CPU (8.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 261 MB, peak memory is 353 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.070546s wall, 0.624004s user + 0.093601s system = 0.717605s CPU (23.4%)

RUN-1004 : used memory is 285 MB, reserved memory is 249 MB, peak memory is 353 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 484/5 useful/useless nets, 358/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 452/5 useful/useless nets, 326/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 452/0 useful/useless nets, 326/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          167
  #and                 14
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             18
#MACRO_EQ               6
#MACRO_MUX            130

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |53     |114    |26     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 492/8 useful/useless nets, 367/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 491/0 useful/useless nets, 366/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 612/0 useful/useless nets, 487/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 611/0 useful/useless nets, 486/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1032 : 949/0 useful/useless nets, 824/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 162 (2.77), #lev = 5 (3.39)
SYN-3001 : Mapper mapped 312 instances into 167 LUTs, name keeping = 85%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 799/0 useful/useless nets, 674/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 234 adder to BLE ...
SYN-4008 : Packed 234 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 167 LUT to BLE ...
SYN-4008 : Packed 167 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 53 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 167/359 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  467   out of   1520   30.72%
#reg                  114   out of   1520    7.50%
#le                   467
  #lut only           353   out of    467   75.59%
  #reg only             0   out of    467    0.00%
  #lut&reg            114   out of    467   24.41%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |467   |467   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (11 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 276 instances
RUN-1001 : 117 mslices, 117 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 484 nets
RUN-1001 : 345 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 274 instances, 234 slices, 18 macros(150 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1596, tnet num: 482, tinst num: 274, tnode num: 1844, tedge num: 2664.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.050599s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (123.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60729.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.937321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(702): len = 36067.9, overlap = 4.5
PHY-3002 : Step(703): len = 22525.8, overlap = 2.25
PHY-3002 : Step(704): len = 16777.9, overlap = 6.5
PHY-3002 : Step(705): len = 13198.7, overlap = 7.25
PHY-3002 : Step(706): len = 11492.6, overlap = 9.5
PHY-3002 : Step(707): len = 10287.7, overlap = 10.75
PHY-3002 : Step(708): len = 9638.1, overlap = 11.75
PHY-3002 : Step(709): len = 9072.7, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.21549e-05
PHY-3002 : Step(710): len = 9225.2, overlap = 9.5
PHY-3002 : Step(711): len = 9275.1, overlap = 7.75
PHY-3002 : Step(712): len = 9415.4, overlap = 6
PHY-3002 : Step(713): len = 9230.9, overlap = 8.5
PHY-3002 : Step(714): len = 9053.2, overlap = 7.75
PHY-3002 : Step(715): len = 9160.9, overlap = 6
PHY-3002 : Step(716): len = 9116.1, overlap = 2.5
PHY-3002 : Step(717): len = 9070.7, overlap = 2.5
PHY-3002 : Step(718): len = 9055.3, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.43098e-05
PHY-3002 : Step(719): len = 9006.4, overlap = 2.75
PHY-3002 : Step(720): len = 9000.1, overlap = 3
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016862
PHY-3002 : Step(721): len = 9204.4, overlap = 0.5
PHY-3002 : Step(722): len = 9204.4, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.937321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84222e-06
PHY-3002 : Step(723): len = 9238.5, overlap = 5.5
PHY-3002 : Step(724): len = 9238.5, overlap = 5.5
PHY-3002 : Step(725): len = 9150.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.68444e-06
PHY-3002 : Step(726): len = 9085.8, overlap = 5.5
PHY-3002 : Step(727): len = 9085.8, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.36889e-06
PHY-3002 : Step(728): len = 9044.4, overlap = 5.5
PHY-3002 : Step(729): len = 9035.6, overlap = 5.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.937321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.62445e-06
PHY-3002 : Step(730): len = 8995.2, overlap = 24
PHY-3002 : Step(731): len = 8995.2, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12489e-05
PHY-3002 : Step(732): len = 8978.7, overlap = 23.5
PHY-3002 : Step(733): len = 8987.1, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.05013e-05
PHY-3002 : Step(734): len = 9106.3, overlap = 22.5
PHY-3002 : Step(735): len = 9131.1, overlap = 22.75
PHY-3002 : Step(736): len = 9255.9, overlap = 21.5
PHY-3002 : Step(737): len = 9344.8, overlap = 21.75
PHY-3002 : Step(738): len = 9533.2, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.10026e-05
PHY-3002 : Step(739): len = 9593.2, overlap = 21.75
PHY-3002 : Step(740): len = 9635.7, overlap = 21.75
PHY-3002 : Step(741): len = 9711.5, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.20051e-05
PHY-3002 : Step(742): len = 10085.6, overlap = 20.25
PHY-3002 : Step(743): len = 10523.4, overlap = 20.25
PHY-3002 : Step(744): len = 10808.3, overlap = 19
PHY-3002 : Step(745): len = 10809, overlap = 19.25
PHY-3002 : Step(746): len = 10795.3, overlap = 19.25
PHY-3002 : Step(747): len = 10768.8, overlap = 19.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000160911
PHY-3002 : Step(748): len = 11214.1, overlap = 19.25
PHY-3002 : Step(749): len = 11376, overlap = 19
PHY-3002 : Step(750): len = 11790.6, overlap = 17.5
PHY-3002 : Step(751): len = 11900.2, overlap = 17.5
PHY-3002 : Step(752): len = 11969.3, overlap = 16.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000321822
PHY-3002 : Step(753): len = 12389.7, overlap = 16.75
PHY-3002 : Step(754): len = 12472.1, overlap = 16.75
PHY-3002 : Step(755): len = 12778.2, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014331s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (217.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.937321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000419835
PHY-3002 : Step(756): len = 14204.5, overlap = 8.75
PHY-3002 : Step(757): len = 14101.4, overlap = 9.75
PHY-3002 : Step(758): len = 14002.5, overlap = 10
PHY-3002 : Step(759): len = 13864.2, overlap = 10.25
PHY-3002 : Step(760): len = 13743.9, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000839671
PHY-3002 : Step(761): len = 14013.6, overlap = 10.75
PHY-3002 : Step(762): len = 14051.3, overlap = 10.25
PHY-3002 : Step(763): len = 14047.8, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167934
PHY-3002 : Step(764): len = 14156.9, overlap = 11.25
PHY-3002 : Step(765): len = 14196.8, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14335.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 0.
PHY-3001 : Final: Len = 14409.4, Over = 0
RUN-1003 : finish command "place" in  1.083530s wall, 1.154407s user + 0.702005s system = 1.856412s CPU (171.3%)

RUN-1004 : used memory is 287 MB, reserved memory is 252 MB, peak memory is 353 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 167 to 154
PHY-1001 : Pin misalignment score is improved from 154 to 154
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 160 to 159
PHY-1001 : Pin misalignment score is improved from 159 to 159
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.108064s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (115.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 276 instances
RUN-1001 : 117 mslices, 117 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 484 nets
RUN-1001 : 345 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 16864, over cnt = 42(0%), over = 51, worst = 3
PHY-1002 : len = 16968, over cnt = 15(0%), over = 19, worst = 3
PHY-1002 : len = 17024, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1596, tnet num: 482, tinst num: 274, tnode num: 1844, tedge num: 2664.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.123517s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028529s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (54.7%)

PHY-1002 : len = 3000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.518304s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (96.3%)

PHY-1002 : len = 15176, over cnt = 44(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.223852s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (97.6%)

PHY-1002 : len = 14888, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.075312s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (82.9%)

PHY-1002 : len = 14824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.040967s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (76.2%)

PHY-1002 : len = 14824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.040183s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.5%)

PHY-1002 : len = 14824, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.026345s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.4%)

PHY-1002 : len = 14824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.280155s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (133.6%)

PHY-1002 : len = 30768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 30768
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.878996s wall, 1.950012s user + 0.156001s system = 2.106013s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.157827s wall, 2.246414s user + 0.171601s system = 2.418016s CPU (112.1%)

RUN-1004 : used memory is 272 MB, reserved memory is 236 MB, peak memory is 353 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  467   out of   1520   30.72%
#reg                  114   out of   1520    7.50%
#le                   467
  #lut only           353   out of    467   75.59%
  #reg only             0   out of    467    0.00%
  #lut&reg            114   out of    467   24.41%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 276
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 484, pip num: 3201
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 358 valid insts, and 11666 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.960300s wall, 0.156001s user + 0.046800s system = 0.202801s CPU (10.3%)

RUN-1004 : used memory is 300 MB, reserved memory is 263 MB, peak memory is 353 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.152980s wall, 0.702005s user + 0.046800s system = 0.748805s CPU (23.7%)

RUN-1004 : used memory is 289 MB, reserved memory is 253 MB, peak memory is 353 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062069s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (150.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(766): len = 35673.7, overlap = 4.5
PHY-3002 : Step(767): len = 24969.6, overlap = 4.5
PHY-3002 : Step(768): len = 17799.2, overlap = 6.5
PHY-3002 : Step(769): len = 13750.6, overlap = 6.25
PHY-3002 : Step(770): len = 11129.5, overlap = 7.75
PHY-3002 : Step(771): len = 9561.1, overlap = 8.75
PHY-3002 : Step(772): len = 8747.9, overlap = 9.5
PHY-3002 : Step(773): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(774): len = 8488.2, overlap = 9.5
PHY-3002 : Step(775): len = 8646.6, overlap = 9.25
PHY-3002 : Step(776): len = 8498.4, overlap = 9.5
PHY-3002 : Step(777): len = 8971, overlap = 10.25
PHY-3002 : Step(778): len = 9485.7, overlap = 10
PHY-3002 : Step(779): len = 9378.4, overlap = 7.75
PHY-3002 : Step(780): len = 9038.4, overlap = 8.25
PHY-3002 : Step(781): len = 8688.7, overlap = 10.5
PHY-3002 : Step(782): len = 8561.9, overlap = 10.5
PHY-3002 : Step(783): len = 8537.4, overlap = 10.5
PHY-3002 : Step(784): len = 8591.7, overlap = 8.25
PHY-3002 : Step(785): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(786): len = 8705.9, overlap = 8.25
PHY-3002 : Step(787): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(788): len = 9414.8, overlap = 8
PHY-3002 : Step(789): len = 9452.9, overlap = 8
PHY-3002 : Step(790): len = 10136.7, overlap = 7.75
PHY-3002 : Step(791): len = 10185.3, overlap = 7.75
PHY-3002 : Step(792): len = 10449.5, overlap = 3.25
PHY-3002 : Step(793): len = 9990.1, overlap = 5.5
PHY-3002 : Step(794): len = 9777.3, overlap = 5.5
PHY-3002 : Step(795): len = 9667, overlap = 5.75
PHY-3002 : Step(796): len = 9659.2, overlap = 6.25
PHY-3002 : Step(797): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(798): len = 9691.9, overlap = 6.25
PHY-3002 : Step(799): len = 9742, overlap = 6.25
PHY-3002 : Step(800): len = 9736.6, overlap = 6.5
PHY-3002 : Step(801): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(802): len = 9736.2, overlap = 6.5
PHY-3002 : Step(803): len = 9642, overlap = 7
PHY-3002 : Step(804): len = 9637.1, overlap = 7
PHY-3002 : Step(805): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(806): len = 9363.6, overlap = 6.5
PHY-3002 : Step(807): len = 9322.4, overlap = 6.5
PHY-3002 : Step(808): len = 9078.1, overlap = 6.5
PHY-3002 : Step(809): len = 9005.4, overlap = 6.5
PHY-3002 : Step(810): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(811): len = 8860.3, overlap = 6.5
PHY-3002 : Step(812): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(813): len = 8876.3, overlap = 6.5
PHY-3002 : Step(814): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(815): len = 8922.6, overlap = 26.75
PHY-3002 : Step(816): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(817): len = 9200.4, overlap = 25.5
PHY-3002 : Step(818): len = 9200.4, overlap = 25.5
PHY-3002 : Step(819): len = 9239.3, overlap = 25.5
PHY-3002 : Step(820): len = 9277.3, overlap = 25.5
PHY-3002 : Step(821): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(822): len = 9875.8, overlap = 24.75
PHY-3002 : Step(823): len = 9967, overlap = 24.75
PHY-3002 : Step(824): len = 10114.1, overlap = 24.5
PHY-3002 : Step(825): len = 10206, overlap = 23.25
PHY-3002 : Step(826): len = 10206, overlap = 23.25
PHY-3002 : Step(827): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(828): len = 10888.5, overlap = 23
PHY-3002 : Step(829): len = 11443.6, overlap = 22.25
PHY-3002 : Step(830): len = 12010, overlap = 21.25
PHY-3002 : Step(831): len = 12134.9, overlap = 21.75
PHY-3002 : Step(832): len = 12033.1, overlap = 20
PHY-3002 : Step(833): len = 11988.9, overlap = 20
PHY-3002 : Step(834): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(835): len = 12573.3, overlap = 18.5
PHY-3002 : Step(836): len = 12924.7, overlap = 18.75
PHY-3002 : Step(837): len = 13027.9, overlap = 18.75
PHY-3002 : Step(838): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(839): len = 13654, overlap = 18.25
PHY-3002 : Step(840): len = 14060, overlap = 17.75
PHY-3002 : Step(841): len = 14207, overlap = 17.5
PHY-3002 : Step(842): len = 13871.3, overlap = 17
PHY-3002 : Step(843): len = 13772.4, overlap = 16.75
PHY-3002 : Step(844): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016409s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (95.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(845): len = 15758.4, overlap = 5.75
PHY-3002 : Step(846): len = 15523.8, overlap = 9.25
PHY-3002 : Step(847): len = 15425, overlap = 10
PHY-3002 : Step(848): len = 15492.8, overlap = 9.75
PHY-3002 : Step(849): len = 15530, overlap = 9.75
PHY-3002 : Step(850): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(851): len = 15716.7, overlap = 10
PHY-3002 : Step(852): len = 15852.5, overlap = 9
PHY-3002 : Step(853): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(854): len = 15980.5, overlap = 9.75
PHY-3002 : Step(855): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003083s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1012.0%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.400659s wall, 1.981213s user + 0.686404s system = 2.667617s CPU (190.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 256 MB, peak memory is 353 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.184699s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (109.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.165625s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (141.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.026365s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (177.5%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.614541s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.0%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.294463s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (95.4%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.162354s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.1%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.085832s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (90.9%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.061121s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.1%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.028608s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.1%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018619s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.8%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.009259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.258119s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (169.2%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.199104s wall, 2.246414s user + 0.140401s system = 2.386815s CPU (108.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.615827s wall, 2.714417s user + 0.202801s system = 2.917219s CPU (111.5%)

RUN-1004 : used memory is 273 MB, reserved memory is 237 MB, peak memory is 356 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.012404s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (288.1%)

RUN-1004 : used memory is 277 MB, reserved memory is 241 MB, peak memory is 356 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.945823s wall, 0.140401s user + 0.031200s system = 0.171601s CPU (8.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 264 MB, peak memory is 356 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.077305s wall, 0.655204s user + 0.046800s system = 0.702005s CPU (22.8%)

RUN-1004 : used memory is 290 MB, reserved memory is 254 MB, peak memory is 356 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in source/TOP.v(56)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 487/5 useful/useless nets, 361/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 91 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 455/5 useful/useless nets, 329/32 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 455/0 useful/useless nets, 329/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          169
  #and                 16
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             19
#MACRO_EQ               6
#MACRO_MUX            130

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |55     |114    |27     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 495/8 useful/useless nets, 370/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 494/0 useful/useless nets, 369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 615/0 useful/useless nets, 490/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 614/0 useful/useless nets, 489/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1032 : 969/0 useful/useless nets, 844/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 162 (2.77), #lev = 5 (3.39)
SYN-3001 : Mapper mapped 314 instances into 167 LUTs, name keeping = 85%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 817/0 useful/useless nets, 692/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 252 adder to BLE ...
SYN-4008 : Packed 252 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 167 LUT to BLE ...
SYN-4008 : Packed 167 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 53 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 167/368 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  485   out of   1520   31.91%
#reg                  114   out of   1520    7.50%
#le                   485
  #lut only           371   out of    485   76.49%
  #reg only             0   out of    485    0.00%
  #lut&reg            114   out of    485   23.51%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |485   |485   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (11 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 285 instances
RUN-1001 : 126 mslices, 117 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 493 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 283 instances, 243 slices, 19 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1630, tnet num: 491, tinst num: 283, tnode num: 1878, tedge num: 2714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048675s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63115.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.934911
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(856): len = 35878.3, overlap = 2.25
PHY-3002 : Step(857): len = 23204.5, overlap = 4.5
PHY-3002 : Step(858): len = 17439.7, overlap = 7.5
PHY-3002 : Step(859): len = 13914.3, overlap = 10.25
PHY-3002 : Step(860): len = 12127.7, overlap = 10.75
PHY-3002 : Step(861): len = 10969.5, overlap = 11.5
PHY-3002 : Step(862): len = 10184.3, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.23945e-05
PHY-3002 : Step(863): len = 10585.1, overlap = 11
PHY-3002 : Step(864): len = 11144.3, overlap = 9
PHY-3002 : Step(865): len = 11006.7, overlap = 4.75
PHY-3002 : Step(866): len = 11108.2, overlap = 7
PHY-3002 : Step(867): len = 10722.9, overlap = 7.25
PHY-3002 : Step(868): len = 10781.2, overlap = 7.25
PHY-3002 : Step(869): len = 10671.2, overlap = 7.5
PHY-3002 : Step(870): len = 10475.4, overlap = 7
PHY-3002 : Step(871): len = 10160, overlap = 5.5
PHY-3002 : Step(872): len = 9928.1, overlap = 5.75
PHY-3002 : Step(873): len = 9904.1, overlap = 5.75
PHY-3002 : Step(874): len = 9549.1, overlap = 6.25
PHY-3002 : Step(875): len = 9443.6, overlap = 6.5
PHY-3002 : Step(876): len = 9276.5, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000144789
PHY-3002 : Step(877): len = 9402.8, overlap = 4.25
PHY-3002 : Step(878): len = 9428, overlap = 4.25
PHY-3002 : Step(879): len = 9262.1, overlap = 6.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000289578
PHY-3002 : Step(880): len = 9373.7, overlap = 4.25
PHY-3002 : Step(881): len = 9412, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934911
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85481e-06
PHY-3002 : Step(882): len = 9239.2, overlap = 6.25
PHY-3002 : Step(883): len = 9239.2, overlap = 6.25
PHY-3002 : Step(884): len = 9118.6, overlap = 6
PHY-3002 : Step(885): len = 9113.4, overlap = 6.25
PHY-3002 : Step(886): len = 9113.4, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70961e-06
PHY-3002 : Step(887): len = 9044.2, overlap = 6
PHY-3002 : Step(888): len = 9044.2, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.41923e-06
PHY-3002 : Step(889): len = 9018.8, overlap = 6
PHY-3002 : Step(890): len = 9018.8, overlap = 6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934911
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25298e-05
PHY-3002 : Step(891): len = 8989.8, overlap = 25.5
PHY-3002 : Step(892): len = 8989.8, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50596e-05
PHY-3002 : Step(893): len = 8961.3, overlap = 24.5
PHY-3002 : Step(894): len = 9004.9, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01192e-05
PHY-3002 : Step(895): len = 9230.7, overlap = 24.5
PHY-3002 : Step(896): len = 9401.5, overlap = 23.5
PHY-3002 : Step(897): len = 9973.6, overlap = 22.25
PHY-3002 : Step(898): len = 9810, overlap = 22.75
PHY-3002 : Step(899): len = 9775.2, overlap = 23
PHY-3002 : Step(900): len = 9744.5, overlap = 22.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100238
PHY-3002 : Step(901): len = 10197.7, overlap = 21.25
PHY-3002 : Step(902): len = 10422.5, overlap = 21
PHY-3002 : Step(903): len = 10752.1, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000200477
PHY-3002 : Step(904): len = 11161.4, overlap = 20.5
PHY-3002 : Step(905): len = 11278.1, overlap = 19.25
PHY-3002 : Step(906): len = 11487.8, overlap = 17.5
PHY-3002 : Step(907): len = 11525.7, overlap = 17.25
PHY-3002 : Step(908): len = 11537, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011096s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (140.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934911
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000533067
PHY-3002 : Step(909): len = 13767.6, overlap = 8
PHY-3002 : Step(910): len = 13764.7, overlap = 9.25
PHY-3002 : Step(911): len = 13860.3, overlap = 9.5
PHY-3002 : Step(912): len = 13831.5, overlap = 9.5
PHY-3002 : Step(913): len = 13704.7, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000975002
PHY-3002 : Step(914): len = 13973.6, overlap = 8.25
PHY-3002 : Step(915): len = 14015.1, overlap = 8.5
PHY-3002 : Step(916): len = 14015.3, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00195
PHY-3002 : Step(917): len = 14118.3, overlap = 8
PHY-3002 : Step(918): len = 14185.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003199s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14365, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 14387, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 175
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.197235s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (110.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 285 instances
RUN-1001 : 126 mslices, 117 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 493 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17040, over cnt = 55(0%), over = 68, worst = 3
PHY-1002 : len = 17288, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 17336, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 17576, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1630, tnet num: 491, tinst num: 283, tnode num: 1878, tedge num: 2714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 128 clock pins, and constraint 248 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.136296s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.030583s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.0%)

PHY-1002 : len = 2840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.812063s wall, 0.733205s user + 0.062400s system = 0.795605s CPU (98.0%)

PHY-1002 : len = 14712, over cnt = 38(0%), over = 40, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.212328s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (95.5%)

PHY-1002 : len = 14440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037812s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.5%)

PHY-1002 : len = 14432, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.035675s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (131.2%)

PHY-1002 : len = 14424, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.021753s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.7%)

PHY-1002 : len = 14424, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019102s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.7%)

PHY-1002 : len = 14432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.292374s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (149.4%)

PHY-1002 : len = 30440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 30440
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.092265s wall, 2.152814s user + 0.156001s system = 2.308815s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.471560s wall, 2.542816s user + 0.202801s system = 2.745618s CPU (111.1%)

RUN-1004 : used memory is 276 MB, reserved memory is 241 MB, peak memory is 357 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  485   out of   1520   31.91%
#reg                  114   out of   1520    7.50%
#le                   485
  #lut only           371   out of    485   76.49%
  #reg only             0   out of    485    0.00%
  #lut&reg            114   out of    485   23.51%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 285
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 493, pip num: 3188
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 371 valid insts, and 11804 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.961989s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (11.9%)

RUN-1004 : used memory is 302 MB, reserved memory is 266 MB, peak memory is 357 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.108055s wall, 0.702005s user + 0.062400s system = 0.764405s CPU (24.6%)

RUN-1004 : used memory is 291 MB, reserved memory is 257 MB, peak memory is 357 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.123056s wall, 1.092007s user + 0.078001s system = 1.170008s CPU (104.2%)

RUN-1004 : used memory is 294 MB, reserved memory is 260 MB, peak memory is 357 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net PLL1/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net PLL1/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071211s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (87.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(919): len = 35673.7, overlap = 4.5
PHY-3002 : Step(920): len = 24969.6, overlap = 4.5
PHY-3002 : Step(921): len = 17799.2, overlap = 6.5
PHY-3002 : Step(922): len = 13750.6, overlap = 6.25
PHY-3002 : Step(923): len = 11129.5, overlap = 7.75
PHY-3002 : Step(924): len = 9561.1, overlap = 8.75
PHY-3002 : Step(925): len = 8747.9, overlap = 9.5
PHY-3002 : Step(926): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(927): len = 8488.2, overlap = 9.5
PHY-3002 : Step(928): len = 8646.6, overlap = 9.25
PHY-3002 : Step(929): len = 8498.4, overlap = 9.5
PHY-3002 : Step(930): len = 8971, overlap = 10.25
PHY-3002 : Step(931): len = 9485.7, overlap = 10
PHY-3002 : Step(932): len = 9378.4, overlap = 7.75
PHY-3002 : Step(933): len = 9038.4, overlap = 8.25
PHY-3002 : Step(934): len = 8688.7, overlap = 10.5
PHY-3002 : Step(935): len = 8561.9, overlap = 10.5
PHY-3002 : Step(936): len = 8537.4, overlap = 10.5
PHY-3002 : Step(937): len = 8591.7, overlap = 8.25
PHY-3002 : Step(938): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(939): len = 8705.9, overlap = 8.25
PHY-3002 : Step(940): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(941): len = 9414.8, overlap = 8
PHY-3002 : Step(942): len = 9452.9, overlap = 8
PHY-3002 : Step(943): len = 10136.7, overlap = 7.75
PHY-3002 : Step(944): len = 10185.3, overlap = 7.75
PHY-3002 : Step(945): len = 10449.5, overlap = 3.25
PHY-3002 : Step(946): len = 9990.1, overlap = 5.5
PHY-3002 : Step(947): len = 9777.3, overlap = 5.5
PHY-3002 : Step(948): len = 9667, overlap = 5.75
PHY-3002 : Step(949): len = 9659.2, overlap = 6.25
PHY-3002 : Step(950): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(951): len = 9691.9, overlap = 6.25
PHY-3002 : Step(952): len = 9742, overlap = 6.25
PHY-3002 : Step(953): len = 9736.6, overlap = 6.5
PHY-3002 : Step(954): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(955): len = 9736.2, overlap = 6.5
PHY-3002 : Step(956): len = 9642, overlap = 7
PHY-3002 : Step(957): len = 9637.1, overlap = 7
PHY-3002 : Step(958): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002158s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(959): len = 9363.6, overlap = 6.5
PHY-3002 : Step(960): len = 9322.4, overlap = 6.5
PHY-3002 : Step(961): len = 9078.1, overlap = 6.5
PHY-3002 : Step(962): len = 9005.4, overlap = 6.5
PHY-3002 : Step(963): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(964): len = 8860.3, overlap = 6.5
PHY-3002 : Step(965): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(966): len = 8876.3, overlap = 6.5
PHY-3002 : Step(967): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(968): len = 8922.6, overlap = 26.75
PHY-3002 : Step(969): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(970): len = 9200.4, overlap = 25.5
PHY-3002 : Step(971): len = 9200.4, overlap = 25.5
PHY-3002 : Step(972): len = 9239.3, overlap = 25.5
PHY-3002 : Step(973): len = 9277.3, overlap = 25.5
PHY-3002 : Step(974): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(975): len = 9875.8, overlap = 24.75
PHY-3002 : Step(976): len = 9967, overlap = 24.75
PHY-3002 : Step(977): len = 10114.1, overlap = 24.5
PHY-3002 : Step(978): len = 10206, overlap = 23.25
PHY-3002 : Step(979): len = 10206, overlap = 23.25
PHY-3002 : Step(980): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(981): len = 10888.5, overlap = 23
PHY-3002 : Step(982): len = 11443.6, overlap = 22.25
PHY-3002 : Step(983): len = 12010, overlap = 21.25
PHY-3002 : Step(984): len = 12134.9, overlap = 21.75
PHY-3002 : Step(985): len = 12033.1, overlap = 20
PHY-3002 : Step(986): len = 11988.9, overlap = 20
PHY-3002 : Step(987): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(988): len = 12573.3, overlap = 18.5
PHY-3002 : Step(989): len = 12924.7, overlap = 18.75
PHY-3002 : Step(990): len = 13027.9, overlap = 18.75
PHY-3002 : Step(991): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(992): len = 13654, overlap = 18.25
PHY-3002 : Step(993): len = 14060, overlap = 17.75
PHY-3002 : Step(994): len = 14207, overlap = 17.5
PHY-3002 : Step(995): len = 13871.3, overlap = 17
PHY-3002 : Step(996): len = 13772.4, overlap = 16.75
PHY-3002 : Step(997): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015758s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (198.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(998): len = 15758.4, overlap = 5.75
PHY-3002 : Step(999): len = 15523.8, overlap = 9.25
PHY-3002 : Step(1000): len = 15425, overlap = 10
PHY-3002 : Step(1001): len = 15492.8, overlap = 9.75
PHY-3002 : Step(1002): len = 15530, overlap = 9.75
PHY-3002 : Step(1003): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(1004): len = 15716.7, overlap = 10
PHY-3002 : Step(1005): len = 15852.5, overlap = 9
PHY-3002 : Step(1006): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(1007): len = 15980.5, overlap = 9.75
PHY-3002 : Step(1008): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002925s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.287279s wall, 1.794012s user + 0.608404s system = 2.402415s CPU (186.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 260 MB, peak memory is 357 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.182232s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 385 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.160324s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (107.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.024483s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.7%)

PHY-1002 : len = 3016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.612841s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.3%)

PHY-1002 : len = 17992, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.291198s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (101.8%)

PHY-1002 : len = 17496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.161651s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.5%)

PHY-1002 : len = 17432, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.086765s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (125.9%)

PHY-1002 : len = 17448, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.061978s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.7%)

PHY-1002 : len = 17448, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029484s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.8%)

PHY-1002 : len = 17448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.019178s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.3%)

PHY-1002 : len = 17448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.009322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.280447s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (161.3%)

PHY-1002 : len = 33272, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33272
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.220864s wall, 2.371215s user + 0.062400s system = 2.433616s CPU (109.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.610982s wall, 2.776818s user + 0.078001s system = 2.854818s CPU (109.3%)

RUN-1004 : used memory is 277 MB, reserved memory is 240 MB, peak memory is 359 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3566
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13279 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.909462s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (12.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 267 MB, peak memory is 359 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.114772s wall, 0.686404s user + 0.124801s system = 0.811205s CPU (26.0%)

RUN-1004 : used memory is 293 MB, reserved memory is 258 MB, peak memory is 359 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 516/5 useful/useless nets, 390/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/5 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          192
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |78     |114    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1070/0 useful/useless nets, 945/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.40)
SYN-3001 : Mapper mapped 343 instances into 171 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 768/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 171 LUT to BLE ...
SYN-4008 : Packed 171 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 171/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 321 instances, 281 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068345s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (137.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65147.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1009): len = 35673.7, overlap = 4.5
PHY-3002 : Step(1010): len = 24969.6, overlap = 4.5
PHY-3002 : Step(1011): len = 17799.2, overlap = 6.5
PHY-3002 : Step(1012): len = 13750.6, overlap = 6.25
PHY-3002 : Step(1013): len = 11129.5, overlap = 7.75
PHY-3002 : Step(1014): len = 9561.1, overlap = 8.75
PHY-3002 : Step(1015): len = 8747.9, overlap = 9.5
PHY-3002 : Step(1016): len = 8419.9, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131192
PHY-3002 : Step(1017): len = 8488.2, overlap = 9.5
PHY-3002 : Step(1018): len = 8646.6, overlap = 9.25
PHY-3002 : Step(1019): len = 8498.4, overlap = 9.5
PHY-3002 : Step(1020): len = 8971, overlap = 10.25
PHY-3002 : Step(1021): len = 9485.7, overlap = 10
PHY-3002 : Step(1022): len = 9378.4, overlap = 7.75
PHY-3002 : Step(1023): len = 9038.4, overlap = 8.25
PHY-3002 : Step(1024): len = 8688.7, overlap = 10.5
PHY-3002 : Step(1025): len = 8561.9, overlap = 10.5
PHY-3002 : Step(1026): len = 8537.4, overlap = 10.5
PHY-3002 : Step(1027): len = 8591.7, overlap = 8.25
PHY-3002 : Step(1028): len = 8595.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000262383
PHY-3002 : Step(1029): len = 8705.9, overlap = 8.25
PHY-3002 : Step(1030): len = 8745.2, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513765
PHY-3002 : Step(1031): len = 9414.8, overlap = 8
PHY-3002 : Step(1032): len = 9452.9, overlap = 8
PHY-3002 : Step(1033): len = 10136.7, overlap = 7.75
PHY-3002 : Step(1034): len = 10185.3, overlap = 7.75
PHY-3002 : Step(1035): len = 10449.5, overlap = 3.25
PHY-3002 : Step(1036): len = 9990.1, overlap = 5.5
PHY-3002 : Step(1037): len = 9777.3, overlap = 5.5
PHY-3002 : Step(1038): len = 9667, overlap = 5.75
PHY-3002 : Step(1039): len = 9659.2, overlap = 6.25
PHY-3002 : Step(1040): len = 9642.6, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102753
PHY-3002 : Step(1041): len = 9691.9, overlap = 6.25
PHY-3002 : Step(1042): len = 9742, overlap = 6.25
PHY-3002 : Step(1043): len = 9736.6, overlap = 6.5
PHY-3002 : Step(1044): len = 9701.8, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00205506
PHY-3002 : Step(1045): len = 9736.2, overlap = 6.5
PHY-3002 : Step(1046): len = 9642, overlap = 7
PHY-3002 : Step(1047): len = 9637.1, overlap = 7
PHY-3002 : Step(1048): len = 9724.5, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001694s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16529e-06
PHY-3002 : Step(1049): len = 9363.6, overlap = 6.5
PHY-3002 : Step(1050): len = 9322.4, overlap = 6.5
PHY-3002 : Step(1051): len = 9078.1, overlap = 6.5
PHY-3002 : Step(1052): len = 9005.4, overlap = 6.5
PHY-3002 : Step(1053): len = 8899.5, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23306e-05
PHY-3002 : Step(1054): len = 8860.3, overlap = 6.5
PHY-3002 : Step(1055): len = 8859.6, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.46612e-05
PHY-3002 : Step(1056): len = 8876.3, overlap = 6.5
PHY-3002 : Step(1057): len = 8885.9, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17907e-05
PHY-3002 : Step(1058): len = 8922.6, overlap = 26.75
PHY-3002 : Step(1059): len = 8922.6, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24196e-05
PHY-3002 : Step(1060): len = 9200.4, overlap = 25.5
PHY-3002 : Step(1061): len = 9200.4, overlap = 25.5
PHY-3002 : Step(1062): len = 9239.3, overlap = 25.5
PHY-3002 : Step(1063): len = 9277.3, overlap = 25.5
PHY-3002 : Step(1064): len = 9292.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48392e-05
PHY-3002 : Step(1065): len = 9875.8, overlap = 24.75
PHY-3002 : Step(1066): len = 9967, overlap = 24.75
PHY-3002 : Step(1067): len = 10114.1, overlap = 24.5
PHY-3002 : Step(1068): len = 10206, overlap = 23.25
PHY-3002 : Step(1069): len = 10206, overlap = 23.25
PHY-3002 : Step(1070): len = 10302.3, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.96784e-05
PHY-3002 : Step(1071): len = 10888.5, overlap = 23
PHY-3002 : Step(1072): len = 11443.6, overlap = 22.25
PHY-3002 : Step(1073): len = 12010, overlap = 21.25
PHY-3002 : Step(1074): len = 12134.9, overlap = 21.75
PHY-3002 : Step(1075): len = 12033.1, overlap = 20
PHY-3002 : Step(1076): len = 11988.9, overlap = 20
PHY-3002 : Step(1077): len = 11865.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179357
PHY-3002 : Step(1078): len = 12573.3, overlap = 18.5
PHY-3002 : Step(1079): len = 12924.7, overlap = 18.75
PHY-3002 : Step(1080): len = 13027.9, overlap = 18.75
PHY-3002 : Step(1081): len = 13014.7, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358713
PHY-3002 : Step(1082): len = 13654, overlap = 18.25
PHY-3002 : Step(1083): len = 14060, overlap = 17.75
PHY-3002 : Step(1084): len = 14207, overlap = 17.5
PHY-3002 : Step(1085): len = 13871.3, overlap = 17
PHY-3002 : Step(1086): len = 13772.4, overlap = 16.75
PHY-3002 : Step(1087): len = 13730.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052743
PHY-3002 : Step(1088): len = 15758.4, overlap = 5.75
PHY-3002 : Step(1089): len = 15523.8, overlap = 9.25
PHY-3002 : Step(1090): len = 15425, overlap = 10
PHY-3002 : Step(1091): len = 15492.8, overlap = 9.75
PHY-3002 : Step(1092): len = 15530, overlap = 9.75
PHY-3002 : Step(1093): len = 15551.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00103091
PHY-3002 : Step(1094): len = 15716.7, overlap = 10
PHY-3002 : Step(1095): len = 15852.5, overlap = 9
PHY-3002 : Step(1096): len = 15886, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00206181
PHY-3002 : Step(1097): len = 15980.5, overlap = 9.75
PHY-3002 : Step(1098): len = 16067.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002913s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (535.5%)

PHY-3001 : Legalized: Len = 16110.4, Over = 0
PHY-3001 : Final: Len = 16110.4, Over = 0
RUN-1003 : finish command "place" in  1.175017s wall, 1.653611s user + 0.530403s system = 2.184014s CPU (185.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 260 MB, peak memory is 359 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 186 to 172
PHY-1001 : Pin misalignment score is improved from 172 to 171
PHY-1001 : Pin misalignment score is improved from 171 to 171
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.190341s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (106.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 323 instances
RUN-1001 : 162 mslices, 119 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19232, over cnt = 56(0%), over = 78, worst = 3
PHY-1002 : len = 19488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 19504, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 19896, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1786, tnet num: 531, tinst num: 321, tnode num: 2032, tedge num: 2947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.157199s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (89.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.025819s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (181.3%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.628070s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (101.8%)

PHY-1002 : len = 18000, over cnt = 45(0%), over = 48, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.297812s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (94.3%)

PHY-1002 : len = 17504, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.156095s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.9%)

PHY-1002 : len = 17440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.088668s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.6%)

PHY-1002 : len = 17456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.063723s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.9%)

PHY-1002 : len = 17456, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027995s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (111.4%)

PHY-1002 : len = 17456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018663s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.6%)

PHY-1002 : len = 17456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010556s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (295.6%)

PHY-1002 : len = 17456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.274298s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (125.1%)

PHY-1002 : len = 33280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33280
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.228337s wall, 2.152814s user + 0.140401s system = 2.293215s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.639488s wall, 2.636417s user + 0.156001s system = 2.792418s CPU (105.8%)

RUN-1004 : used memory is 280 MB, reserved memory is 244 MB, peak memory is 362 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  114   out of   1520    7.50%
#le                   561
  #lut only           447   out of    561   79.68%
  #reg only             0   out of    561    0.00%
  #lut&reg            114   out of    561   20.32%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 323
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3568
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 353 valid insts, and 13281 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.903991s wall, 0.078001s user + 0.078001s system = 0.156001s CPU (8.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 270 MB, peak memory is 362 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.067207s wall, 0.639604s user + 0.124801s system = 0.764405s CPU (24.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 261 MB, peak memory is 362 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 515/6 useful/useless nets, 389/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 143 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/4 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056799s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (54.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1099): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1100): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1101): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1102): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1103): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1104): len = 9228.9, overlap = 14
PHY-3002 : Step(1105): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1106): len = 8780, overlap = 12
PHY-3002 : Step(1107): len = 8921.1, overlap = 12
PHY-3002 : Step(1108): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1109): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1110): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1111): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1112): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1113): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1114): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1115): len = 8365.8, overlap = 11
PHY-3002 : Step(1116): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1117): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1118): len = 8409.5, overlap = 10
PHY-3002 : Step(1119): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1120): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1121): len = 8954.5, overlap = 6
PHY-3002 : Step(1122): len = 9158.5, overlap = 3
PHY-3002 : Step(1123): len = 8864.3, overlap = 3
PHY-3002 : Step(1124): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1125): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003170s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (492.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1126): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1127): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1128): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1129): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1130): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1131): len = 8977, overlap = 7.5
PHY-3002 : Step(1132): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1133): len = 9090, overlap = 24.25
PHY-3002 : Step(1134): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1135): len = 9215, overlap = 23.25
PHY-3002 : Step(1136): len = 9261.6, overlap = 23
PHY-3002 : Step(1137): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1138): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1139): len = 9906, overlap = 24
PHY-3002 : Step(1140): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1141): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1142): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1143): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1144): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1145): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1146): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1147): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1148): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1149): len = 12043.3, overlap = 22
PHY-3002 : Step(1150): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1151): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1152): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1153): len = 12825, overlap = 19.5
PHY-3002 : Step(1154): len = 13049, overlap = 20.25
PHY-3002 : Step(1155): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1156): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020797s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (75.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1157): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1158): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1159): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1160): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1161): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1162): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1163): len = 14692.9, overlap = 9
PHY-3002 : Step(1164): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002741s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.187265s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (91.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.136037s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.024745s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (63.0%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.555102s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (95.6%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.193201s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (80.7%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.089090s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.1%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042770s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.4%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.030546s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.1%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029339s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (159.5%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.300000s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (119.6%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.913132s wall, 1.872012s user + 0.093601s system = 1.965613s CPU (102.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.285610s wall, 2.230814s user + 0.109201s system = 2.340015s CPU (102.4%)

RUN-1004 : used memory is 293 MB, reserved memory is 258 MB, peak memory is 368 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.927171s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (5.7%)

RUN-1004 : used memory is 308 MB, reserved memory is 286 MB, peak memory is 368 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.603517s wall, 0.639604s user + 0.156001s system = 0.795605s CPU (22.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 276 MB, peak memory is 368 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 515/6 useful/useless nets, 389/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 143 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/4 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.050191s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (155.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1165): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1166): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1167): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1168): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1169): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1170): len = 9228.9, overlap = 14
PHY-3002 : Step(1171): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1172): len = 8780, overlap = 12
PHY-3002 : Step(1173): len = 8921.1, overlap = 12
PHY-3002 : Step(1174): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1175): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1176): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1177): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1178): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1179): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1180): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1181): len = 8365.8, overlap = 11
PHY-3002 : Step(1182): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1183): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1184): len = 8409.5, overlap = 10
PHY-3002 : Step(1185): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1186): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1187): len = 8954.5, overlap = 6
PHY-3002 : Step(1188): len = 9158.5, overlap = 3
PHY-3002 : Step(1189): len = 8864.3, overlap = 3
PHY-3002 : Step(1190): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1191): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002277s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (2055.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1192): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1193): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1194): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1195): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1196): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1197): len = 8977, overlap = 7.5
PHY-3002 : Step(1198): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1199): len = 9090, overlap = 24.25
PHY-3002 : Step(1200): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1201): len = 9215, overlap = 23.25
PHY-3002 : Step(1202): len = 9261.6, overlap = 23
PHY-3002 : Step(1203): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1204): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1205): len = 9906, overlap = 24
PHY-3002 : Step(1206): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1207): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1208): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1209): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1210): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1211): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1212): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1213): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1214): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1215): len = 12043.3, overlap = 22
PHY-3002 : Step(1216): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1217): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1218): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1219): len = 12825, overlap = 19.5
PHY-3002 : Step(1220): len = 13049, overlap = 20.25
PHY-3002 : Step(1221): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1222): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022922s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1223): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1224): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1225): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1226): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1227): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1228): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1229): len = 14692.9, overlap = 9
PHY-3002 : Step(1230): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003144s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (496.2%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1003 : finish command "place" in  1.016435s wall, 1.326008s user + 0.436803s system = 1.762811s CPU (173.4%)

RUN-1004 : used memory is 301 MB, reserved memory is 276 MB, peak memory is 368 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.183541s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (85.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.255961s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (103.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.031073s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (150.6%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.569652s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (93.1%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.205804s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (98.5%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.092142s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (67.7%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042983s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.9%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.030168s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (103.4%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.021233s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (146.9%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.367353s wall, 0.436803s user + 0.093601s system = 0.530403s CPU (144.4%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.259535s wall, 2.012413s user + 0.249602s system = 2.262014s CPU (100.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.747336s wall, 2.496016s user + 0.249602s system = 2.745618s CPU (99.9%)

RUN-1004 : used memory is 285 MB, reserved memory is 261 MB, peak memory is 370 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.292038s wall, 3.010819s user + 0.015600s system = 3.026419s CPU (234.2%)

RUN-1004 : used memory is 289 MB, reserved memory is 264 MB, peak memory is 370 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.971662s wall, 0.093601s user + 0.046800s system = 0.140401s CPU (7.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 289 MB, peak memory is 370 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.142655s wall, 0.592804s user + 0.062400s system = 0.655204s CPU (20.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 278 MB, peak memory is 370 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m program_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.407149s wall, 1.372809s user + 0.249602s system = 1.622410s CPU (5.9%)

RUN-1004 : used memory is 351 MB, reserved memory is 325 MB, peak memory is 370 MB
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m verify_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.474274s wall, 0.093601s user + 0.062400s system = 0.156001s CPU (2.4%)

RUN-1004 : used memory is 304 MB, reserved memory is 278 MB, peak memory is 370 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.208258s wall, 2.418016s user + 0.390002s system = 2.808018s CPU (8.0%)

RUN-1004 : used memory is 293 MB, reserved memory is 268 MB, peak memory is 370 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(80)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(83)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(86)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(88)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(89)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(93)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(95)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(96)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(97)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(98)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(99)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(100)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(101)
HDL-8007 ERROR: 'AddrCtrl' is not declared in source/LCD8080Ctrl.v(102)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(105)
HDL-1007 : Verilog file 'source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: instantiate unknown module PWM in source/LCD8080Ctrl.v(76)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-5007 WARNING: input port 'J80_We' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-8007 ERROR: PWM is a black box
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM in source/PWM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 16 for port 'PWMConData' in source/LCD8080Ctrl.v(74)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-5007 WARNING: input port 'J80_We' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u18
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 515/65 useful/useless nets, 389/45 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 248 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 488/4 useful/useless nets, 362/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067399s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (92.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1231): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1232): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1233): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1234): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1235): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1236): len = 9228.9, overlap = 14
PHY-3002 : Step(1237): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1238): len = 8780, overlap = 12
PHY-3002 : Step(1239): len = 8921.1, overlap = 12
PHY-3002 : Step(1240): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1241): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1242): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1243): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1244): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1245): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1246): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1247): len = 8365.8, overlap = 11
PHY-3002 : Step(1248): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1249): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1250): len = 8409.5, overlap = 10
PHY-3002 : Step(1251): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1252): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1253): len = 8954.5, overlap = 6
PHY-3002 : Step(1254): len = 9158.5, overlap = 3
PHY-3002 : Step(1255): len = 8864.3, overlap = 3
PHY-3002 : Step(1256): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1257): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1258): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1259): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1260): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1261): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1262): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1263): len = 8977, overlap = 7.5
PHY-3002 : Step(1264): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1265): len = 9090, overlap = 24.25
PHY-3002 : Step(1266): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1267): len = 9215, overlap = 23.25
PHY-3002 : Step(1268): len = 9261.6, overlap = 23
PHY-3002 : Step(1269): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1270): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1271): len = 9906, overlap = 24
PHY-3002 : Step(1272): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1273): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1274): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1275): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1276): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1277): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1278): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1279): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1280): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1281): len = 12043.3, overlap = 22
PHY-3002 : Step(1282): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1283): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1284): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1285): len = 12825, overlap = 19.5
PHY-3002 : Step(1286): len = 13049, overlap = 20.25
PHY-3002 : Step(1287): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1288): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022599s wall, 0.015600s user + 0.046800s system = 0.062400s CPU (276.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1289): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1290): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1291): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1292): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1293): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1294): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1295): len = 14692.9, overlap = 9
PHY-3002 : Step(1296): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1003 : finish command "place" in  1.064579s wall, 1.201208s user + 0.592804s system = 1.794012s CPU (168.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 276 MB, peak memory is 370 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.167566s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (102.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.132131s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (129.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.025339s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.6%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.585360s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (95.9%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.190556s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (114.6%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.084511s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.3%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.043884s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (142.2%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.029063s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (161.0%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.020015s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (155.9%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.306440s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (106.9%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.927462s wall, 1.934412s user + 0.109201s system = 2.043613s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.273268s wall, 2.324415s user + 0.124801s system = 2.449216s CPU (107.7%)

RUN-1004 : used memory is 290 MB, reserved memory is 267 MB, peak memory is 372 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.008306s wall, 2.901619s user + 0.031200s system = 2.932819s CPU (290.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 271 MB, peak memory is 372 MB
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(96)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(96)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM in source/PWM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 16 for port 'PWMConData' in source/LCD8080Ctrl.v(74)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-5007 WARNING: input port 'J80_We' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u18
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 566/14 useful/useless nets, 425/9 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 161 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 539/4 useful/useless nets, 398/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 539/0 useful/useless nets, 398/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          210
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |80     |130    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 579/8 useful/useless nets, 439/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 578/0 useful/useless nets, 438/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 699/0 useful/useless nets, 559/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 698/0 useful/useless nets, 558/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1155/0 useful/useless nets, 1015/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 182 (2.75), #lev = 5 (3.12)
SYN-3001 : Mapper mapped 361 instances into 189 LUTs, name keeping = 85%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 977/0 useful/useless nets, 837/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 342 adder to BLE ...
SYN-4008 : Packed 342 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/440 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  607   out of   1520   39.93%
#reg                  130   out of   1520    8.55%
#le                   607
  #lut only           477   out of    607   78.58%
  #reg only             0   out of    607    0.00%
  #lut&reg            130   out of    607   21.42%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |607   |607   |130   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (18 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 346 instances
RUN-1001 : 171 mslices, 133 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 103 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 304 slices, 25 macros(209 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1928, tnet num: 578, tinst num: 344, tnode num: 2206, tedge num: 3200.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 278 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063778s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (171.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66498
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1297): len = 40718.7, overlap = 2.25
PHY-3002 : Step(1298): len = 27805.2, overlap = 4.5
PHY-3002 : Step(1299): len = 20699.2, overlap = 5.75
PHY-3002 : Step(1300): len = 16816.1, overlap = 7
PHY-3002 : Step(1301): len = 14276, overlap = 7.5
PHY-3002 : Step(1302): len = 12966.9, overlap = 8.25
PHY-3002 : Step(1303): len = 11839.4, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.41572e-05
PHY-3002 : Step(1304): len = 12078.2, overlap = 7.5
PHY-3002 : Step(1305): len = 12502.6, overlap = 2.75
PHY-3002 : Step(1306): len = 12790.8, overlap = 3.5
PHY-3002 : Step(1307): len = 11313.8, overlap = 5
PHY-3002 : Step(1308): len = 10391.9, overlap = 4.75
PHY-3002 : Step(1309): len = 10273.9, overlap = 2.75
PHY-3002 : Step(1310): len = 9884.4, overlap = 4.75
PHY-3002 : Step(1311): len = 9803.5, overlap = 2.5
PHY-3002 : Step(1312): len = 9647.1, overlap = 4.75
PHY-3002 : Step(1313): len = 9499.6, overlap = 5.25
PHY-3002 : Step(1314): len = 9349.3, overlap = 3.5
PHY-3002 : Step(1315): len = 9118.3, overlap = 3.5
PHY-3002 : Step(1316): len = 8931, overlap = 5.75
PHY-3002 : Step(1317): len = 8853.1, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.83144e-05
PHY-3002 : Step(1318): len = 8953.5, overlap = 3.75
PHY-3002 : Step(1319): len = 8985.8, overlap = 1.5
PHY-3002 : Step(1320): len = 8994, overlap = 1.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000176629
PHY-3002 : Step(1321): len = 9061.6, overlap = 6
PHY-3002 : Step(1322): len = 9085.2, overlap = 5.5
PHY-3002 : Step(1323): len = 9195.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005901s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (264.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07303e-06
PHY-3002 : Step(1324): len = 9604.8, overlap = 6.75
PHY-3002 : Step(1325): len = 9604.8, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14606e-06
PHY-3002 : Step(1326): len = 9556.4, overlap = 6.5
PHY-3002 : Step(1327): len = 9556.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22921e-05
PHY-3002 : Step(1328): len = 9545.8, overlap = 6.75
PHY-3002 : Step(1329): len = 9542.6, overlap = 6.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13251e-05
PHY-3002 : Step(1330): len = 9578.1, overlap = 29.75
PHY-3002 : Step(1331): len = 9591.1, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26501e-05
PHY-3002 : Step(1332): len = 9704.9, overlap = 29.5
PHY-3002 : Step(1333): len = 9754.3, overlap = 29.5
PHY-3002 : Step(1334): len = 10193.1, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.53002e-05
PHY-3002 : Step(1335): len = 10404.9, overlap = 27.75
PHY-3002 : Step(1336): len = 10499.8, overlap = 27.75
PHY-3002 : Step(1337): len = 10707.3, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.06004e-05
PHY-3002 : Step(1338): len = 11156.7, overlap = 25.75
PHY-3002 : Step(1339): len = 11329.3, overlap = 26.25
PHY-3002 : Step(1340): len = 11914.2, overlap = 24.75
PHY-3002 : Step(1341): len = 11764.1, overlap = 24.25
PHY-3002 : Step(1342): len = 11735.9, overlap = 24.25
PHY-3002 : Step(1343): len = 11757.5, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000159812
PHY-3002 : Step(1344): len = 12329, overlap = 23.25
PHY-3002 : Step(1345): len = 12582.1, overlap = 22.75
PHY-3002 : Step(1346): len = 12712.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020964s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (223.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000508684
PHY-3002 : Step(1347): len = 15974.4, overlap = 8.75
PHY-3002 : Step(1348): len = 15852.2, overlap = 10.25
PHY-3002 : Step(1349): len = 15931.4, overlap = 10.25
PHY-3002 : Step(1350): len = 15935.3, overlap = 10
PHY-3002 : Step(1351): len = 15877, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101737
PHY-3002 : Step(1352): len = 16114.6, overlap = 9.25
PHY-3002 : Step(1353): len = 16178.6, overlap = 9
PHY-3002 : Step(1354): len = 16185.1, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203474
PHY-3002 : Step(1355): len = 16282.6, overlap = 9.25
PHY-3002 : Step(1356): len = 16338.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16576.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 16606.4, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 228 to 213
PHY-1001 : Pin misalignment score is improved from 213 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 213 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.287825s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (103.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 171 mslices, 133 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 103 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20096, over cnt = 52(0%), over = 69, worst = 4
PHY-1002 : len = 20280, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 20320, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 20576, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1928, tnet num: 578, tinst num: 344, tnode num: 2206, tedge num: 3200.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 278 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.203408s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028441s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (54.9%)

PHY-1002 : len = 3352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.660530s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (87.4%)

PHY-1002 : len = 18336, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.338484s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (101.4%)

PHY-1002 : len = 17816, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.108775s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (100.4%)

PHY-1002 : len = 17808, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.069068s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (112.9%)

PHY-1002 : len = 17792, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.050352s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (92.9%)

PHY-1002 : len = 17768, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.033607s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.8%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.016271s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.9%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.020249s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.0%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.011946s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.6%)

PHY-1002 : len = 17784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.304443s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (148.6%)

PHY-1002 : len = 35656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 35656
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.335257s wall, 2.402415s user + 0.078001s system = 2.480416s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.877621s wall, 2.964019s user + 0.093601s system = 3.057620s CPU (106.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 268 MB, peak memory is 372 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  607   out of   1520   39.93%
#reg                  130   out of   1520    8.55%
#le                   607
  #lut only           477   out of    607   78.58%
  #reg only             0   out of    607    0.00%
  #lut&reg            130   out of    607   21.42%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 580, pip num: 3807
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 14325 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.056896s wall, 2.901619s user + 0.031200s system = 2.932819s CPU (277.5%)

RUN-1004 : used memory is 297 MB, reserved memory is 272 MB, peak memory is 372 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.951754s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (12.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 294 MB, peak memory is 372 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.085791s wall, 0.717605s user + 0.078001s system = 0.795605s CPU (25.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 283 MB, peak memory is 372 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(56)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(96)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(96)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM in source/PWM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 16 for port 'PWMConData' in source/LCD8080Ctrl.v(74)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-5007 WARNING: input port 'J80_We' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u18
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(83) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 566/14 useful/useless nets, 425/9 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 161 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 539/4 useful/useless nets, 398/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 539/0 useful/useless nets, 398/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          210
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                130
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |80     |130    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 579/8 useful/useless nets, 439/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 578/0 useful/useless nets, 438/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 699/0 useful/useless nets, 559/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 698/0 useful/useless nets, 558/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1155/0 useful/useless nets, 1015/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 182 (2.75), #lev = 5 (3.12)
SYN-3001 : Mapper mapped 361 instances into 189 LUTs, name keeping = 85%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 977/0 useful/useless nets, 837/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 342 adder to BLE ...
SYN-4008 : Packed 342 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 130 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/440 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  607   out of   1520   39.93%
#reg                  130   out of   1520    8.55%
#le                   607
  #lut only           477   out of    607   78.58%
  #reg only             0   out of    607    0.00%
  #lut&reg            130   out of    607   21.42%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |607   |607   |130   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.002062s wall, 0.780005s user + 0.202801s system = 0.982806s CPU (98.1%)

RUN-1004 : used memory is 309 MB, reserved memory is 285 MB, peak memory is 372 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (18 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 346 instances
RUN-1001 : 171 mslices, 133 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 103 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 344 instances, 304 slices, 25 macros(209 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1928, tnet num: 578, tinst num: 344, tnode num: 2206, tedge num: 3200.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 278 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065236s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66498
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1357): len = 40718.7, overlap = 2.25
PHY-3002 : Step(1358): len = 27805.2, overlap = 4.5
PHY-3002 : Step(1359): len = 20699.2, overlap = 5.75
PHY-3002 : Step(1360): len = 16816.1, overlap = 7
PHY-3002 : Step(1361): len = 14276, overlap = 7.5
PHY-3002 : Step(1362): len = 12966.9, overlap = 8.25
PHY-3002 : Step(1363): len = 11839.4, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.41572e-05
PHY-3002 : Step(1364): len = 12078.2, overlap = 7.5
PHY-3002 : Step(1365): len = 12502.6, overlap = 2.75
PHY-3002 : Step(1366): len = 12790.8, overlap = 3.5
PHY-3002 : Step(1367): len = 11313.8, overlap = 5
PHY-3002 : Step(1368): len = 10391.9, overlap = 4.75
PHY-3002 : Step(1369): len = 10273.9, overlap = 2.75
PHY-3002 : Step(1370): len = 9884.4, overlap = 4.75
PHY-3002 : Step(1371): len = 9803.5, overlap = 2.5
PHY-3002 : Step(1372): len = 9647.1, overlap = 4.75
PHY-3002 : Step(1373): len = 9499.6, overlap = 5.25
PHY-3002 : Step(1374): len = 9349.3, overlap = 3.5
PHY-3002 : Step(1375): len = 9118.3, overlap = 3.5
PHY-3002 : Step(1376): len = 8931, overlap = 5.75
PHY-3002 : Step(1377): len = 8853.1, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.83144e-05
PHY-3002 : Step(1378): len = 8953.5, overlap = 3.75
PHY-3002 : Step(1379): len = 8985.8, overlap = 1.5
PHY-3002 : Step(1380): len = 8994, overlap = 1.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000176629
PHY-3002 : Step(1381): len = 9061.6, overlap = 6
PHY-3002 : Step(1382): len = 9085.2, overlap = 5.5
PHY-3002 : Step(1383): len = 9195.8, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07303e-06
PHY-3002 : Step(1384): len = 9604.8, overlap = 6.75
PHY-3002 : Step(1385): len = 9604.8, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14606e-06
PHY-3002 : Step(1386): len = 9556.4, overlap = 6.5
PHY-3002 : Step(1387): len = 9556.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.22921e-05
PHY-3002 : Step(1388): len = 9545.8, overlap = 6.75
PHY-3002 : Step(1389): len = 9542.6, overlap = 6.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13251e-05
PHY-3002 : Step(1390): len = 9578.1, overlap = 29.75
PHY-3002 : Step(1391): len = 9591.1, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26501e-05
PHY-3002 : Step(1392): len = 9704.9, overlap = 29.5
PHY-3002 : Step(1393): len = 9754.3, overlap = 29.5
PHY-3002 : Step(1394): len = 10193.1, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.53002e-05
PHY-3002 : Step(1395): len = 10404.9, overlap = 27.75
PHY-3002 : Step(1396): len = 10499.8, overlap = 27.75
PHY-3002 : Step(1397): len = 10707.3, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.06004e-05
PHY-3002 : Step(1398): len = 11156.7, overlap = 25.75
PHY-3002 : Step(1399): len = 11329.3, overlap = 26.25
PHY-3002 : Step(1400): len = 11914.2, overlap = 24.75
PHY-3002 : Step(1401): len = 11764.1, overlap = 24.25
PHY-3002 : Step(1402): len = 11735.9, overlap = 24.25
PHY-3002 : Step(1403): len = 11757.5, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000159812
PHY-3002 : Step(1404): len = 12329, overlap = 23.25
PHY-3002 : Step(1405): len = 12582.1, overlap = 22.75
PHY-3002 : Step(1406): len = 12712.9, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.918571
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000508684
PHY-3002 : Step(1407): len = 15974.4, overlap = 8.75
PHY-3002 : Step(1408): len = 15852.2, overlap = 10.25
PHY-3002 : Step(1409): len = 15931.4, overlap = 10.25
PHY-3002 : Step(1410): len = 15935.3, overlap = 10
PHY-3002 : Step(1411): len = 15877, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101737
PHY-3002 : Step(1412): len = 16114.6, overlap = 9.25
PHY-3002 : Step(1413): len = 16178.6, overlap = 9
PHY-3002 : Step(1414): len = 16185.1, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203474
PHY-3002 : Step(1415): len = 16282.6, overlap = 9.25
PHY-3002 : Step(1416): len = 16338.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003465s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16576.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 16606.4, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 228 to 213
PHY-1001 : Pin misalignment score is improved from 213 to 209
PHY-1001 : Pin misalignment score is improved from 209 to 209
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 213 to 212
PHY-1001 : Pin misalignment score is improved from 212 to 212
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : End pin swap;  0.257390s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (90.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 346 instances
RUN-1001 : 171 mslices, 133 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 580 nets
RUN-1001 : 414 nets have 2 pins
RUN-1001 : 103 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20096, over cnt = 52(0%), over = 69, worst = 4
PHY-1002 : len = 20280, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 20320, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 20576, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1928, tnet num: 578, tinst num: 344, tnode num: 2206, tedge num: 3200.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 278 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.146317s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (127.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.025560s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (122.1%)

PHY-1002 : len = 3352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.641812s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (87.5%)

PHY-1002 : len = 18336, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.338650s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (101.3%)

PHY-1002 : len = 17816, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.117332s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (93.1%)

PHY-1002 : len = 17808, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.074711s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (104.4%)

PHY-1002 : len = 17792, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047899s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.7%)

PHY-1002 : len = 17768, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036221s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (129.2%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.017403s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.6%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015493s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.7%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.018349s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.0%)

PHY-1002 : len = 17768, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.010209s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (305.6%)

PHY-1002 : len = 17784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.311741s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (130.1%)

PHY-1002 : len = 35656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 35656
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.433748s wall, 2.262014s user + 0.109201s system = 2.371215s CPU (97.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.883516s wall, 2.745618s user + 0.140401s system = 2.886019s CPU (100.1%)

RUN-1004 : used memory is 294 MB, reserved memory is 269 MB, peak memory is 379 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  607   out of   1520   39.93%
#reg                  130   out of   1520    8.55%
#le                   607
  #lut only           477   out of    607   78.58%
  #reg only             0   out of    607    0.00%
  #lut&reg            130   out of    607   21.42%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 580, pip num: 3807
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 14325 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.137732s wall, 2.870418s user + 0.015600s system = 2.886019s CPU (253.7%)

RUN-1004 : used memory is 299 MB, reserved memory is 274 MB, peak memory is 379 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.878747s wall, 0.093601s user + 0.046800s system = 0.140401s CPU (7.5%)

RUN-1004 : used memory is 322 MB, reserved memory is 297 MB, peak memory is 379 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.988687s wall, 0.546003s user + 0.062400s system = 0.608404s CPU (20.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 286 MB, peak memory is 379 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-8007 ERROR: syntax error near '.' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(57)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(150)
HDL-1007 : Verilog file 'source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-8007 ERROR: syntax error near '.' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(57)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(150)
HDL-1007 : Verilog file 'source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-8007 ERROR: syntax error near '.' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(57)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(150)
HDL-1007 : Verilog file 'source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM(PWMWidth=5) in source/PWM.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(44)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM(PWMWidth=5)"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u22
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM(PWMWidth=5)
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 564/5 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 511/24 useful/useless nets, 380/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 79 better
SYN-1014 : Optimize round 3
SYN-1032 : 506/0 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            141

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 546/8 useful/useless nets, 416/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 666/0 useful/useless nets, 536/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 535/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1089/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 171 (2.80), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 349 instances into 177 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 911/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 119 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 326 adder to BLE ...
SYN-4008 : Packed 326 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/416 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |571   |571   |119   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net CLK_9M is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "CLK_9M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net CLK_9M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 286 slices, 25 macros(197 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058403s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (160.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58830
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1417): len = 33873.3, overlap = 4.5
PHY-3002 : Step(1418): len = 24402.7, overlap = 4.75
PHY-3002 : Step(1419): len = 17236.5, overlap = 6
PHY-3002 : Step(1420): len = 13792.6, overlap = 7.75
PHY-3002 : Step(1421): len = 11522.9, overlap = 9.25
PHY-3002 : Step(1422): len = 10505.5, overlap = 10.5
PHY-3002 : Step(1423): len = 9710, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85143e-05
PHY-3002 : Step(1424): len = 9811.4, overlap = 9.5
PHY-3002 : Step(1425): len = 9976, overlap = 5
PHY-3002 : Step(1426): len = 10069.8, overlap = 4.5
PHY-3002 : Step(1427): len = 9545.7, overlap = 9
PHY-3002 : Step(1428): len = 9185.1, overlap = 8.25
PHY-3002 : Step(1429): len = 9167, overlap = 7
PHY-3002 : Step(1430): len = 8983.6, overlap = 6.75
PHY-3002 : Step(1431): len = 8992.4, overlap = 6.75
PHY-3002 : Step(1432): len = 8927.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70286e-05
PHY-3002 : Step(1433): len = 8995.1, overlap = 6.5
PHY-3002 : Step(1434): len = 9004.8, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114057
PHY-3002 : Step(1435): len = 9118.2, overlap = 2
PHY-3002 : Step(1436): len = 9118.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19838e-06
PHY-3002 : Step(1437): len = 9621.4, overlap = 5.5
PHY-3002 : Step(1438): len = 9622.3, overlap = 5.5
PHY-3002 : Step(1439): len = 9581.5, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39676e-06
PHY-3002 : Step(1440): len = 9417, overlap = 5.5
PHY-3002 : Step(1441): len = 9416.3, overlap = 5.5
PHY-3002 : Step(1442): len = 9366, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79352e-06
PHY-3002 : Step(1443): len = 9380.4, overlap = 5.25
PHY-3002 : Step(1444): len = 9380.4, overlap = 5.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.98908e-06
PHY-3002 : Step(1445): len = 9397.3, overlap = 26.5
PHY-3002 : Step(1446): len = 9397.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99782e-05
PHY-3002 : Step(1447): len = 9546.7, overlap = 26.25
PHY-3002 : Step(1448): len = 9627.8, overlap = 26
PHY-3002 : Step(1449): len = 10226.8, overlap = 25.75
PHY-3002 : Step(1450): len = 10123.3, overlap = 25.75
PHY-3002 : Step(1451): len = 10043.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99563e-05
PHY-3002 : Step(1452): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1453): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1454): len = 10322.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50687e-05
PHY-3002 : Step(1455): len = 10750.6, overlap = 24.5
PHY-3002 : Step(1456): len = 11162.9, overlap = 23.75
PHY-3002 : Step(1457): len = 11570.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150137
PHY-3002 : Step(1458): len = 12024.4, overlap = 21.75
PHY-3002 : Step(1459): len = 12644.4, overlap = 20
PHY-3002 : Step(1460): len = 12758.8, overlap = 20
PHY-3002 : Step(1461): len = 12640.2, overlap = 19
PHY-3002 : Step(1462): len = 12586.6, overlap = 19.5
PHY-3002 : Step(1463): len = 12549.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046966
PHY-3002 : Step(1464): len = 16226.7, overlap = 5
PHY-3002 : Step(1465): len = 16256.3, overlap = 7.25
PHY-3002 : Step(1466): len = 16258.4, overlap = 9.75
PHY-3002 : Step(1467): len = 16144.8, overlap = 10.5
PHY-3002 : Step(1468): len = 16036, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093932
PHY-3002 : Step(1469): len = 16288.4, overlap = 10.5
PHY-3002 : Step(1470): len = 16446.7, overlap = 10.5
PHY-3002 : Step(1471): len = 16480.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187864
PHY-3002 : Step(1472): len = 16563.7, overlap = 10.25
PHY-3002 : Step(1473): len = 16651.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003009s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (518.4%)

PHY-3001 : Legalized: Len = 16549.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 16825.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.191015s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (114.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20128, over cnt = 54(0%), over = 76, worst = 4
PHY-1002 : len = 20280, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 20360, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 20752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.256192s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (109.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.039333s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (119.0%)

PHY-1002 : len = 3256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.739648s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (97.0%)

PHY-1002 : len = 17792, over cnt = 43(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.316236s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (93.7%)

PHY-1002 : len = 17392, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.141073s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.5%)

PHY-1002 : len = 17392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.047794s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.9%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.031231s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.9%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.024283s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.5%)

PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.328144s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (133.1%)

PHY-1002 : len = 34712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34712
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.562242s wall, 2.386815s user + 0.249602s system = 2.636417s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.059732s wall, 2.932819s user + 0.280802s system = 3.213621s CPU (105.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 273 MB, peak memory is 380 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 3631
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13501 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.938101s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (5.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 297 MB, peak memory is 380 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.091142s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (22.2%)

RUN-1004 : used memory is 312 MB, reserved memory is 287 MB, peak memory is 380 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM(PWMWidth=5) in source/PWM.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(44)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM(PWMWidth=5)"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u22
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM(PWMWidth=5)
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 564/5 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 511/24 useful/useless nets, 380/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 79 better
SYN-1014 : Optimize round 3
SYN-1032 : 506/0 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            141

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 546/8 useful/useless nets, 416/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 666/0 useful/useless nets, 536/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 535/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1089/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 171 (2.80), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 349 instances into 177 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 911/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 119 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 326 adder to BLE ...
SYN-4008 : Packed 326 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/416 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |571   |571   |119   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net CLK_9M is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "CLK_9M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net CLK_9M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 286 slices, 25 macros(197 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062147s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (150.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58830
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1474): len = 33873.3, overlap = 4.5
PHY-3002 : Step(1475): len = 24402.7, overlap = 4.75
PHY-3002 : Step(1476): len = 17236.5, overlap = 6
PHY-3002 : Step(1477): len = 13792.6, overlap = 7.75
PHY-3002 : Step(1478): len = 11522.9, overlap = 9.25
PHY-3002 : Step(1479): len = 10505.5, overlap = 10.5
PHY-3002 : Step(1480): len = 9710, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85143e-05
PHY-3002 : Step(1481): len = 9811.4, overlap = 9.5
PHY-3002 : Step(1482): len = 9976, overlap = 5
PHY-3002 : Step(1483): len = 10069.8, overlap = 4.5
PHY-3002 : Step(1484): len = 9545.7, overlap = 9
PHY-3002 : Step(1485): len = 9185.1, overlap = 8.25
PHY-3002 : Step(1486): len = 9167, overlap = 7
PHY-3002 : Step(1487): len = 8983.6, overlap = 6.75
PHY-3002 : Step(1488): len = 8992.4, overlap = 6.75
PHY-3002 : Step(1489): len = 8927.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70286e-05
PHY-3002 : Step(1490): len = 8995.1, overlap = 6.5
PHY-3002 : Step(1491): len = 9004.8, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114057
PHY-3002 : Step(1492): len = 9118.2, overlap = 2
PHY-3002 : Step(1493): len = 9118.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002391s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19838e-06
PHY-3002 : Step(1494): len = 9621.4, overlap = 5.5
PHY-3002 : Step(1495): len = 9622.3, overlap = 5.5
PHY-3002 : Step(1496): len = 9581.5, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39676e-06
PHY-3002 : Step(1497): len = 9417, overlap = 5.5
PHY-3002 : Step(1498): len = 9416.3, overlap = 5.5
PHY-3002 : Step(1499): len = 9366, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79352e-06
PHY-3002 : Step(1500): len = 9380.4, overlap = 5.25
PHY-3002 : Step(1501): len = 9380.4, overlap = 5.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.98908e-06
PHY-3002 : Step(1502): len = 9397.3, overlap = 26.5
PHY-3002 : Step(1503): len = 9397.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99782e-05
PHY-3002 : Step(1504): len = 9546.7, overlap = 26.25
PHY-3002 : Step(1505): len = 9627.8, overlap = 26
PHY-3002 : Step(1506): len = 10226.8, overlap = 25.75
PHY-3002 : Step(1507): len = 10123.3, overlap = 25.75
PHY-3002 : Step(1508): len = 10043.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99563e-05
PHY-3002 : Step(1509): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1510): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1511): len = 10322.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50687e-05
PHY-3002 : Step(1512): len = 10750.6, overlap = 24.5
PHY-3002 : Step(1513): len = 11162.9, overlap = 23.75
PHY-3002 : Step(1514): len = 11570.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150137
PHY-3002 : Step(1515): len = 12024.4, overlap = 21.75
PHY-3002 : Step(1516): len = 12644.4, overlap = 20
PHY-3002 : Step(1517): len = 12758.8, overlap = 20
PHY-3002 : Step(1518): len = 12640.2, overlap = 19
PHY-3002 : Step(1519): len = 12586.6, overlap = 19.5
PHY-3002 : Step(1520): len = 12549.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032848s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (142.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046966
PHY-3002 : Step(1521): len = 16226.7, overlap = 5
PHY-3002 : Step(1522): len = 16256.3, overlap = 7.25
PHY-3002 : Step(1523): len = 16258.4, overlap = 9.75
PHY-3002 : Step(1524): len = 16144.8, overlap = 10.5
PHY-3002 : Step(1525): len = 16036, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093932
PHY-3002 : Step(1526): len = 16288.4, overlap = 10.5
PHY-3002 : Step(1527): len = 16446.7, overlap = 10.5
PHY-3002 : Step(1528): len = 16480.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187864
PHY-3002 : Step(1529): len = 16563.7, overlap = 10.25
PHY-3002 : Step(1530): len = 16651.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16549.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 16825.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.188955s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20128, over cnt = 54(0%), over = 76, worst = 4
PHY-1002 : len = 20280, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 20360, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 20752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.181939s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (85.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.027335s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (114.1%)

PHY-1002 : len = 3256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.611937s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (102.0%)

PHY-1002 : len = 17792, over cnt = 43(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.280280s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (100.2%)

PHY-1002 : len = 17392, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.117522s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.9%)

PHY-1002 : len = 17392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.045579s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (68.5%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.028282s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.2%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.021653s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (144.1%)

PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.346769s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (126.0%)

PHY-1002 : len = 34712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34712
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.132882s wall, 2.215214s user + 0.062400s system = 2.277615s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.550768s wall, 2.605217s user + 0.062400s system = 2.667617s CPU (104.6%)

RUN-1004 : used memory is 300 MB, reserved memory is 274 MB, peak memory is 382 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 3631
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13501 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.042415s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (273.9%)

RUN-1004 : used memory is 305 MB, reserved memory is 280 MB, peak memory is 382 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.954407s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (10.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 299 MB, peak memory is 382 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.069803s wall, 0.624004s user + 0.078001s system = 0.702005s CPU (22.9%)

RUN-1004 : used memory is 314 MB, reserved memory is 288 MB, peak memory is 382 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM(PWMWidth=5) in source/PWM.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(44)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM(PWMWidth=5)"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u22
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM(PWMWidth=5)
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 564/5 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 511/24 useful/useless nets, 380/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 79 better
SYN-1014 : Optimize round 3
SYN-1032 : 506/0 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            141

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 546/8 useful/useless nets, 416/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 666/0 useful/useless nets, 536/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 535/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1089/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 171 (2.80), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 349 instances into 177 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 911/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 119 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 326 adder to BLE ...
SYN-4008 : Packed 326 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/416 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |571   |571   |119   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.088326s wall, 0.967206s user + 0.171601s system = 1.138807s CPU (104.6%)

RUN-1004 : used memory is 315 MB, reserved memory is 291 MB, peak memory is 382 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net CLK_9M is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "CLK_9M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net CLK_9M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 286 slices, 25 macros(197 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068360s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (136.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58830
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1531): len = 33873.3, overlap = 4.5
PHY-3002 : Step(1532): len = 24402.7, overlap = 4.75
PHY-3002 : Step(1533): len = 17236.5, overlap = 6
PHY-3002 : Step(1534): len = 13792.6, overlap = 7.75
PHY-3002 : Step(1535): len = 11522.9, overlap = 9.25
PHY-3002 : Step(1536): len = 10505.5, overlap = 10.5
PHY-3002 : Step(1537): len = 9710, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85143e-05
PHY-3002 : Step(1538): len = 9811.4, overlap = 9.5
PHY-3002 : Step(1539): len = 9976, overlap = 5
PHY-3002 : Step(1540): len = 10069.8, overlap = 4.5
PHY-3002 : Step(1541): len = 9545.7, overlap = 9
PHY-3002 : Step(1542): len = 9185.1, overlap = 8.25
PHY-3002 : Step(1543): len = 9167, overlap = 7
PHY-3002 : Step(1544): len = 8983.6, overlap = 6.75
PHY-3002 : Step(1545): len = 8992.4, overlap = 6.75
PHY-3002 : Step(1546): len = 8927.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70286e-05
PHY-3002 : Step(1547): len = 8995.1, overlap = 6.5
PHY-3002 : Step(1548): len = 9004.8, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114057
PHY-3002 : Step(1549): len = 9118.2, overlap = 2
PHY-3002 : Step(1550): len = 9118.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19838e-06
PHY-3002 : Step(1551): len = 9621.4, overlap = 5.5
PHY-3002 : Step(1552): len = 9622.3, overlap = 5.5
PHY-3002 : Step(1553): len = 9581.5, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39676e-06
PHY-3002 : Step(1554): len = 9417, overlap = 5.5
PHY-3002 : Step(1555): len = 9416.3, overlap = 5.5
PHY-3002 : Step(1556): len = 9366, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79352e-06
PHY-3002 : Step(1557): len = 9380.4, overlap = 5.25
PHY-3002 : Step(1558): len = 9380.4, overlap = 5.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.98908e-06
PHY-3002 : Step(1559): len = 9397.3, overlap = 26.5
PHY-3002 : Step(1560): len = 9397.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99782e-05
PHY-3002 : Step(1561): len = 9546.7, overlap = 26.25
PHY-3002 : Step(1562): len = 9627.8, overlap = 26
PHY-3002 : Step(1563): len = 10226.8, overlap = 25.75
PHY-3002 : Step(1564): len = 10123.3, overlap = 25.75
PHY-3002 : Step(1565): len = 10043.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99563e-05
PHY-3002 : Step(1566): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1567): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1568): len = 10322.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50687e-05
PHY-3002 : Step(1569): len = 10750.6, overlap = 24.5
PHY-3002 : Step(1570): len = 11162.9, overlap = 23.75
PHY-3002 : Step(1571): len = 11570.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150137
PHY-3002 : Step(1572): len = 12024.4, overlap = 21.75
PHY-3002 : Step(1573): len = 12644.4, overlap = 20
PHY-3002 : Step(1574): len = 12758.8, overlap = 20
PHY-3002 : Step(1575): len = 12640.2, overlap = 19
PHY-3002 : Step(1576): len = 12586.6, overlap = 19.5
PHY-3002 : Step(1577): len = 12549.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013247s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (235.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046966
PHY-3002 : Step(1578): len = 16226.7, overlap = 5
PHY-3002 : Step(1579): len = 16256.3, overlap = 7.25
PHY-3002 : Step(1580): len = 16258.4, overlap = 9.75
PHY-3002 : Step(1581): len = 16144.8, overlap = 10.5
PHY-3002 : Step(1582): len = 16036, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093932
PHY-3002 : Step(1583): len = 16288.4, overlap = 10.5
PHY-3002 : Step(1584): len = 16446.7, overlap = 10.5
PHY-3002 : Step(1585): len = 16480.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187864
PHY-3002 : Step(1586): len = 16563.7, overlap = 10.25
PHY-3002 : Step(1587): len = 16651.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003633s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (429.4%)

PHY-3001 : Legalized: Len = 16549.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 16825.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.194471s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (104.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20128, over cnt = 54(0%), over = 76, worst = 4
PHY-1002 : len = 20280, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 20360, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 20752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.158287s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (128.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.030446s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (153.7%)

PHY-1002 : len = 3256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.650427s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (98.3%)

PHY-1002 : len = 17792, over cnt = 43(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.285808s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.2%)

PHY-1002 : len = 17392, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.122168s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.2%)

PHY-1002 : len = 17392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.043257s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.2%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.029281s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.6%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.024754s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (126.0%)

PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.332041s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (131.6%)

PHY-1002 : len = 34712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34712
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.155960s wall, 2.121614s user + 0.156001s system = 2.277615s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.555456s wall, 2.542816s user + 0.187201s system = 2.730018s CPU (106.8%)

RUN-1004 : used memory is 301 MB, reserved memory is 275 MB, peak memory is 382 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 3629
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13497 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.102378s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (270.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 279 MB, peak memory is 382 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.959835s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (8.0%)

RUN-1004 : used memory is 322 MB, reserved memory is 296 MB, peak memory is 382 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.050465s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (20.5%)

RUN-1004 : used memory is 312 MB, reserved memory is 286 MB, peak memory is 382 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.924900s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (8.1%)

RUN-1004 : used memory is 322 MB, reserved memory is 297 MB, peak memory is 382 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.094043s wall, 0.686404s user + 0.093601s system = 0.780005s CPU (25.2%)

RUN-1004 : used memory is 312 MB, reserved memory is 287 MB, peak memory is 382 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM(PWMWidth=5) in source/PWM.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(44)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM(PWMWidth=5)"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u22
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM(PWMWidth=5)
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 564/5 useful/useless nets, 433/1 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 511/24 useful/useless nets, 380/58 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 79 better
SYN-1014 : Optimize round 3
SYN-1032 : 506/0 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            141

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 546/8 useful/useless nets, 416/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 666/0 useful/useless nets, 536/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 535/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1089/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 171 (2.80), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 349 instances into 177 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 911/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 119 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 326 adder to BLE ...
SYN-4008 : Packed 326 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/416 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |571   |571   |119   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net CLK_9M is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "CLK_9M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net CLK_9M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 286 slices, 25 macros(197 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.060359s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (129.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58830
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1588): len = 33873.3, overlap = 4.5
PHY-3002 : Step(1589): len = 24402.7, overlap = 4.75
PHY-3002 : Step(1590): len = 17236.5, overlap = 6
PHY-3002 : Step(1591): len = 13792.6, overlap = 7.75
PHY-3002 : Step(1592): len = 11522.9, overlap = 9.25
PHY-3002 : Step(1593): len = 10505.5, overlap = 10.5
PHY-3002 : Step(1594): len = 9710, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85143e-05
PHY-3002 : Step(1595): len = 9811.4, overlap = 9.5
PHY-3002 : Step(1596): len = 9976, overlap = 5
PHY-3002 : Step(1597): len = 10069.8, overlap = 4.5
PHY-3002 : Step(1598): len = 9545.7, overlap = 9
PHY-3002 : Step(1599): len = 9185.1, overlap = 8.25
PHY-3002 : Step(1600): len = 9167, overlap = 7
PHY-3002 : Step(1601): len = 8983.6, overlap = 6.75
PHY-3002 : Step(1602): len = 8992.4, overlap = 6.75
PHY-3002 : Step(1603): len = 8927.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70286e-05
PHY-3002 : Step(1604): len = 8995.1, overlap = 6.5
PHY-3002 : Step(1605): len = 9004.8, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114057
PHY-3002 : Step(1606): len = 9118.2, overlap = 2
PHY-3002 : Step(1607): len = 9118.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19838e-06
PHY-3002 : Step(1608): len = 9621.4, overlap = 5.5
PHY-3002 : Step(1609): len = 9622.3, overlap = 5.5
PHY-3002 : Step(1610): len = 9581.5, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39676e-06
PHY-3002 : Step(1611): len = 9417, overlap = 5.5
PHY-3002 : Step(1612): len = 9416.3, overlap = 5.5
PHY-3002 : Step(1613): len = 9366, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79352e-06
PHY-3002 : Step(1614): len = 9380.4, overlap = 5.25
PHY-3002 : Step(1615): len = 9380.4, overlap = 5.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.98908e-06
PHY-3002 : Step(1616): len = 9397.3, overlap = 26.5
PHY-3002 : Step(1617): len = 9397.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99782e-05
PHY-3002 : Step(1618): len = 9546.7, overlap = 26.25
PHY-3002 : Step(1619): len = 9627.8, overlap = 26
PHY-3002 : Step(1620): len = 10226.8, overlap = 25.75
PHY-3002 : Step(1621): len = 10123.3, overlap = 25.75
PHY-3002 : Step(1622): len = 10043.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99563e-05
PHY-3002 : Step(1623): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1624): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1625): len = 10322.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50687e-05
PHY-3002 : Step(1626): len = 10750.6, overlap = 24.5
PHY-3002 : Step(1627): len = 11162.9, overlap = 23.75
PHY-3002 : Step(1628): len = 11570.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150137
PHY-3002 : Step(1629): len = 12024.4, overlap = 21.75
PHY-3002 : Step(1630): len = 12644.4, overlap = 20
PHY-3002 : Step(1631): len = 12758.8, overlap = 20
PHY-3002 : Step(1632): len = 12640.2, overlap = 19
PHY-3002 : Step(1633): len = 12586.6, overlap = 19.5
PHY-3002 : Step(1634): len = 12549.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013404s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046966
PHY-3002 : Step(1635): len = 16226.7, overlap = 5
PHY-3002 : Step(1636): len = 16256.3, overlap = 7.25
PHY-3002 : Step(1637): len = 16258.4, overlap = 9.75
PHY-3002 : Step(1638): len = 16144.8, overlap = 10.5
PHY-3002 : Step(1639): len = 16036, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093932
PHY-3002 : Step(1640): len = 16288.4, overlap = 10.5
PHY-3002 : Step(1641): len = 16446.7, overlap = 10.5
PHY-3002 : Step(1642): len = 16480.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187864
PHY-3002 : Step(1643): len = 16563.7, overlap = 10.25
PHY-3002 : Step(1644): len = 16651.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16549.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 16825.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.186924s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (116.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20128, over cnt = 54(0%), over = 76, worst = 4
PHY-1002 : len = 20280, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 20360, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 20752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.157648s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028114s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (166.5%)

PHY-1002 : len = 3256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.602476s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (95.8%)

PHY-1002 : len = 17792, over cnt = 43(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.278306s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (106.5%)

PHY-1002 : len = 17392, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.116256s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (120.8%)

PHY-1002 : len = 17392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042032s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (111.3%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.027764s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (112.4%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.025650s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (60.8%)

PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.324882s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (163.3%)

PHY-1002 : len = 34712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34712
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.083770s wall, 2.230814s user + 0.109201s system = 2.340015s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.474008s wall, 2.652017s user + 0.140401s system = 2.792418s CPU (112.9%)

RUN-1004 : used memory is 302 MB, reserved memory is 278 MB, peak memory is 383 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 3631
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13501 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.057044s wall, 2.901619s user + 0.015600s system = 2.917219s CPU (276.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 284 MB, peak memory is 383 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.935720s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (5.6%)

RUN-1004 : used memory is 324 MB, reserved memory is 301 MB, peak memory is 383 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.099989s wall, 0.608404s user + 0.046800s system = 0.655204s CPU (21.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 291 MB, peak memory is 383 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(100)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module PWM(PWMWidth=5) in source/PWM.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(44)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_We' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1012 : SanityCheck: Model "PWM(PWMWidth=5)"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u17
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(44)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(46)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1011 : Flatten model PWM(PWMWidth=5)
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 533/13 useful/useless nets, 402/9 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 37 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 160 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 506/4 useful/useless nets, 375/37 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 38 better
SYN-1014 : Optimize round 3
SYN-1032 : 506/0 useful/useless nets, 375/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          198
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ               6
#MACRO_MUX            141

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 546/8 useful/useless nets, 416/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 545/0 useful/useless nets, 415/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 666/0 useful/useless nets, 536/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 535/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 1089/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 171 (2.80), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 349 instances into 177 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 911/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 119 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 326 adder to BLE ...
SYN-4008 : Packed 326 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 177 LUT to BLE ...
SYN-4008 : Packed 177 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 177/416 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |571   |571   |119   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.056303s wall, 0.998406s user + 0.124801s system = 1.123207s CPU (106.3%)

RUN-1004 : used memory is 316 MB, reserved memory is 294 MB, peak memory is 383 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net CLK_9M is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "CLK_9M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net CLK_9M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 286 slices, 25 macros(197 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067129s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (116.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58830
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1645): len = 33873.3, overlap = 4.5
PHY-3002 : Step(1646): len = 24402.7, overlap = 4.75
PHY-3002 : Step(1647): len = 17236.5, overlap = 6
PHY-3002 : Step(1648): len = 13792.6, overlap = 7.75
PHY-3002 : Step(1649): len = 11522.9, overlap = 9.25
PHY-3002 : Step(1650): len = 10505.5, overlap = 10.5
PHY-3002 : Step(1651): len = 9710, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85143e-05
PHY-3002 : Step(1652): len = 9811.4, overlap = 9.5
PHY-3002 : Step(1653): len = 9976, overlap = 5
PHY-3002 : Step(1654): len = 10069.8, overlap = 4.5
PHY-3002 : Step(1655): len = 9545.7, overlap = 9
PHY-3002 : Step(1656): len = 9185.1, overlap = 8.25
PHY-3002 : Step(1657): len = 9167, overlap = 7
PHY-3002 : Step(1658): len = 8983.6, overlap = 6.75
PHY-3002 : Step(1659): len = 8992.4, overlap = 6.75
PHY-3002 : Step(1660): len = 8927.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70286e-05
PHY-3002 : Step(1661): len = 8995.1, overlap = 6.5
PHY-3002 : Step(1662): len = 9004.8, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114057
PHY-3002 : Step(1663): len = 9118.2, overlap = 2
PHY-3002 : Step(1664): len = 9118.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19838e-06
PHY-3002 : Step(1665): len = 9621.4, overlap = 5.5
PHY-3002 : Step(1666): len = 9622.3, overlap = 5.5
PHY-3002 : Step(1667): len = 9581.5, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39676e-06
PHY-3002 : Step(1668): len = 9417, overlap = 5.5
PHY-3002 : Step(1669): len = 9416.3, overlap = 5.5
PHY-3002 : Step(1670): len = 9366, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79352e-06
PHY-3002 : Step(1671): len = 9380.4, overlap = 5.25
PHY-3002 : Step(1672): len = 9380.4, overlap = 5.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.98908e-06
PHY-3002 : Step(1673): len = 9397.3, overlap = 26.5
PHY-3002 : Step(1674): len = 9397.3, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99782e-05
PHY-3002 : Step(1675): len = 9546.7, overlap = 26.25
PHY-3002 : Step(1676): len = 9627.8, overlap = 26
PHY-3002 : Step(1677): len = 10226.8, overlap = 25.75
PHY-3002 : Step(1678): len = 10123.3, overlap = 25.75
PHY-3002 : Step(1679): len = 10043.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99563e-05
PHY-3002 : Step(1680): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1681): len = 10263.7, overlap = 25.5
PHY-3002 : Step(1682): len = 10322.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50687e-05
PHY-3002 : Step(1683): len = 10750.6, overlap = 24.5
PHY-3002 : Step(1684): len = 11162.9, overlap = 23.75
PHY-3002 : Step(1685): len = 11570.1, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150137
PHY-3002 : Step(1686): len = 12024.4, overlap = 21.75
PHY-3002 : Step(1687): len = 12644.4, overlap = 20
PHY-3002 : Step(1688): len = 12758.8, overlap = 20
PHY-3002 : Step(1689): len = 12640.2, overlap = 19
PHY-3002 : Step(1690): len = 12586.6, overlap = 19.5
PHY-3002 : Step(1691): len = 12549.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015431s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.923393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046966
PHY-3002 : Step(1692): len = 16226.7, overlap = 5
PHY-3002 : Step(1693): len = 16256.3, overlap = 7.25
PHY-3002 : Step(1694): len = 16258.4, overlap = 9.75
PHY-3002 : Step(1695): len = 16144.8, overlap = 10.5
PHY-3002 : Step(1696): len = 16036, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00093932
PHY-3002 : Step(1697): len = 16288.4, overlap = 10.5
PHY-3002 : Step(1698): len = 16446.7, overlap = 10.5
PHY-3002 : Step(1699): len = 16480.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187864
PHY-3002 : Step(1700): len = 16563.7, overlap = 10.25
PHY-3002 : Step(1701): len = 16651.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003124s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16549.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 10, deltaY = 4.
PHY-3001 : Final: Len = 16825.1, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 193 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.202890s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (100.0%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 164 mslices, 122 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 390 nets have 2 pins
RUN-1001 : 93 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20128, over cnt = 54(0%), over = 76, worst = 4
PHY-1002 : len = 20280, over cnt = 35(0%), over = 40, worst = 3
PHY-1002 : len = 20360, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 20752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1816, tnet num: 544, tinst num: 326, tnode num: 2073, tedge num: 2991.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 544 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 257 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.166991s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (121.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.027071s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.3%)

PHY-1002 : len = 3256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.623221s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (97.6%)

PHY-1002 : len = 17792, over cnt = 43(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.296485s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (100.0%)

PHY-1002 : len = 17392, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.121205s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.0%)

PHY-1002 : len = 17392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.043089s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.6%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.028549s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (163.9%)

PHY-1002 : len = 17384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.024179s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (129.0%)

PHY-1002 : len = 17384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.345747s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (153.4%)

PHY-1002 : len = 34712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34712
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net CLK_9M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.166716s wall, 2.199614s user + 0.156001s system = 2.355615s CPU (108.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.583424s wall, 2.683217s user + 0.156001s system = 2.839218s CPU (109.9%)

RUN-1004 : used memory is 301 MB, reserved memory is 277 MB, peak memory is 384 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  571   out of   1520   37.57%
#reg                  119   out of   1520    7.83%
#le                   571
  #lut only           452   out of    571   79.16%
  #reg only             0   out of    571    0.00%
  #lut&reg            119   out of    571   20.84%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 546, pip num: 3631
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 372 valid insts, and 13501 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/22 useful/useless nets, 404/17 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 176 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/16 useful/useless nets, 363/50 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 63 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080270s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (77.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1702): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1703): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1704): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1705): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1706): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1707): len = 9228.9, overlap = 14
PHY-3002 : Step(1708): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1709): len = 8780, overlap = 12
PHY-3002 : Step(1710): len = 8921.1, overlap = 12
PHY-3002 : Step(1711): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1712): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1713): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1714): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1715): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1716): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1717): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1718): len = 8365.8, overlap = 11
PHY-3002 : Step(1719): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1720): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1721): len = 8409.5, overlap = 10
PHY-3002 : Step(1722): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1723): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1724): len = 8954.5, overlap = 6
PHY-3002 : Step(1725): len = 9158.5, overlap = 3
PHY-3002 : Step(1726): len = 8864.3, overlap = 3
PHY-3002 : Step(1727): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1728): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1729): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1730): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1731): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1732): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1733): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1734): len = 8977, overlap = 7.5
PHY-3002 : Step(1735): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1736): len = 9090, overlap = 24.25
PHY-3002 : Step(1737): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1738): len = 9215, overlap = 23.25
PHY-3002 : Step(1739): len = 9261.6, overlap = 23
PHY-3002 : Step(1740): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1741): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1742): len = 9906, overlap = 24
PHY-3002 : Step(1743): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1744): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1745): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1746): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1747): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1748): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1749): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1750): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1751): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1752): len = 12043.3, overlap = 22
PHY-3002 : Step(1753): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1754): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1755): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1756): len = 12825, overlap = 19.5
PHY-3002 : Step(1757): len = 13049, overlap = 20.25
PHY-3002 : Step(1758): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1759): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019642s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1760): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1761): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1762): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1763): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1764): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1765): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1766): len = 14692.9, overlap = 9
PHY-3002 : Step(1767): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1003 : finish command "place" in  1.039634s wall, 1.216808s user + 0.452403s system = 1.669211s CPU (160.6%)

RUN-1004 : used memory is 312 MB, reserved memory is 288 MB, peak memory is 384 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.184193s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (93.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.142197s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.023717s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.8%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.523793s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (101.3%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.188685s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.2%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.085321s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (128.0%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042377s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.4%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.026890s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (116.0%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.020867s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.8%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.293085s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (175.6%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.831703s wall, 1.950012s user + 0.156001s system = 2.106013s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.202948s wall, 2.340015s user + 0.171601s system = 2.511616s CPU (114.0%)

RUN-1004 : used memory is 303 MB, reserved memory is 279 MB, peak memory is 384 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.014331s wall, 2.964019s user + 0.031200s system = 2.995219s CPU (295.3%)

RUN-1004 : used memory is 308 MB, reserved memory is 283 MB, peak memory is 384 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.951282s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (5.6%)

RUN-1004 : used memory is 326 MB, reserved memory is 302 MB, peak memory is 384 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.090513s wall, 0.608404s user + 0.062400s system = 0.670804s CPU (21.7%)

RUN-1004 : used memory is 316 MB, reserved memory is 291 MB, peak memory is 384 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/22 useful/useless nets, 404/17 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 176 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/16 useful/useless nets, 363/50 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 63 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054203s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (86.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1768): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1769): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1770): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1771): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1772): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1773): len = 9228.9, overlap = 14
PHY-3002 : Step(1774): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1775): len = 8780, overlap = 12
PHY-3002 : Step(1776): len = 8921.1, overlap = 12
PHY-3002 : Step(1777): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1778): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1779): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1780): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1781): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1782): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1783): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1784): len = 8365.8, overlap = 11
PHY-3002 : Step(1785): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1786): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1787): len = 8409.5, overlap = 10
PHY-3002 : Step(1788): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1789): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1790): len = 8954.5, overlap = 6
PHY-3002 : Step(1791): len = 9158.5, overlap = 3
PHY-3002 : Step(1792): len = 8864.3, overlap = 3
PHY-3002 : Step(1793): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1794): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1795): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1796): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1797): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1798): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1799): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1800): len = 8977, overlap = 7.5
PHY-3002 : Step(1801): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1802): len = 9090, overlap = 24.25
PHY-3002 : Step(1803): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1804): len = 9215, overlap = 23.25
PHY-3002 : Step(1805): len = 9261.6, overlap = 23
PHY-3002 : Step(1806): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1807): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1808): len = 9906, overlap = 24
PHY-3002 : Step(1809): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1810): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1811): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1812): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1813): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1814): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1815): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1816): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1817): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1818): len = 12043.3, overlap = 22
PHY-3002 : Step(1819): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1820): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1821): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1822): len = 12825, overlap = 19.5
PHY-3002 : Step(1823): len = 13049, overlap = 20.25
PHY-3002 : Step(1824): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1825): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1826): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1827): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1828): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1829): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1830): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1831): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1832): len = 14692.9, overlap = 9
PHY-3002 : Step(1833): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003690s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.178239s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.146187s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (117.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.025706s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (60.7%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.507598s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (104.5%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.191000s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (114.3%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.084573s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.2%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042219s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (110.9%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.028301s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.2%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.021565s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.3%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.303255s wall, 0.327602s user + 0.093601s system = 0.421203s CPU (138.9%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.830420s wall, 1.872012s user + 0.156001s system = 2.028013s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.199791s wall, 2.262014s user + 0.171601s system = 2.433616s CPU (110.6%)

RUN-1004 : used memory is 306 MB, reserved memory is 281 MB, peak memory is 385 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3488
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12963 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.956241s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (8.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 302 MB, peak memory is 385 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.065049s wall, 0.624004s user + 0.031200s system = 0.655204s CPU (21.4%)

RUN-1004 : used memory is 317 MB, reserved memory is 292 MB, peak memory is 385 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(58)
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/22 useful/useless nets, 404/17 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 176 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/16 useful/useless nets, 363/50 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 63 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = P99; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 528/8 useful/useless nets, 403/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 527/0 useful/useless nets, 402/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 648/0 useful/useless nets, 523/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 647/0 useful/useless nets, 522/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1053/0 useful/useless nets, 928/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 876/0 useful/useless nets, 751/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/400 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 313 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082165s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (189.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62125
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1834): len = 34481.5, overlap = 4.5
PHY-3002 : Step(1835): len = 23348.5, overlap = 4.5
PHY-3002 : Step(1836): len = 16548.9, overlap = 8.25
PHY-3002 : Step(1837): len = 12379.7, overlap = 10.75
PHY-3002 : Step(1838): len = 10433.5, overlap = 14.25
PHY-3002 : Step(1839): len = 9228.9, overlap = 14
PHY-3002 : Step(1840): len = 8633.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61684e-05
PHY-3002 : Step(1841): len = 8780, overlap = 12
PHY-3002 : Step(1842): len = 8921.1, overlap = 12
PHY-3002 : Step(1843): len = 8999.3, overlap = 10.75
PHY-3002 : Step(1844): len = 8708.4, overlap = 10.25
PHY-3002 : Step(1845): len = 8422.6, overlap = 12.75
PHY-3002 : Step(1846): len = 8384.6, overlap = 12.5
PHY-3002 : Step(1847): len = 8400.4, overlap = 10.75
PHY-3002 : Step(1848): len = 8350.2, overlap = 13.25
PHY-3002 : Step(1849): len = 8224.4, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.23369e-05
PHY-3002 : Step(1850): len = 8365.8, overlap = 11
PHY-3002 : Step(1851): len = 8429.5, overlap = 10.5
PHY-3002 : Step(1852): len = 8498.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000144674
PHY-3002 : Step(1853): len = 8409.5, overlap = 10
PHY-3002 : Step(1854): len = 8407.6, overlap = 9.75
PHY-3002 : Step(1855): len = 8640.7, overlap = 6.75
PHY-3002 : Step(1856): len = 8954.5, overlap = 6
PHY-3002 : Step(1857): len = 9158.5, overlap = 3
PHY-3002 : Step(1858): len = 8864.3, overlap = 3
PHY-3002 : Step(1859): len = 8788.2, overlap = 3.25
PHY-3002 : Step(1860): len = 8670.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35476e-06
PHY-3002 : Step(1861): len = 9142.6, overlap = 7.5
PHY-3002 : Step(1862): len = 9128.4, overlap = 7.5
PHY-3002 : Step(1863): len = 9004.9, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07095e-05
PHY-3002 : Step(1864): len = 8972.4, overlap = 8.5
PHY-3002 : Step(1865): len = 8972.4, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1419e-05
PHY-3002 : Step(1866): len = 8977, overlap = 7.5
PHY-3002 : Step(1867): len = 8977, overlap = 7.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03181e-05
PHY-3002 : Step(1868): len = 9090, overlap = 24.25
PHY-3002 : Step(1869): len = 9112.2, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06363e-05
PHY-3002 : Step(1870): len = 9215, overlap = 23.25
PHY-3002 : Step(1871): len = 9261.6, overlap = 23
PHY-3002 : Step(1872): len = 9876.7, overlap = 23.25
PHY-3002 : Step(1873): len = 10172.8, overlap = 22.75
PHY-3002 : Step(1874): len = 9906, overlap = 24
PHY-3002 : Step(1875): len = 9771.9, overlap = 23.75
PHY-3002 : Step(1876): len = 9697, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12726e-05
PHY-3002 : Step(1877): len = 9866.4, overlap = 23.25
PHY-3002 : Step(1878): len = 9895.6, overlap = 23.75
PHY-3002 : Step(1879): len = 10068.1, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.25451e-05
PHY-3002 : Step(1880): len = 10561.4, overlap = 23.75
PHY-3002 : Step(1881): len = 10899.1, overlap = 23.75
PHY-3002 : Step(1882): len = 11295.9, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016509
PHY-3002 : Step(1883): len = 11868.2, overlap = 22.5
PHY-3002 : Step(1884): len = 12043.3, overlap = 22
PHY-3002 : Step(1885): len = 12191.2, overlap = 20.75
PHY-3002 : Step(1886): len = 12226.2, overlap = 20.25
PHY-3002 : Step(1887): len = 12250.1, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00033018
PHY-3002 : Step(1888): len = 12825, overlap = 19.5
PHY-3002 : Step(1889): len = 13049, overlap = 20.25
PHY-3002 : Step(1890): len = 13103.4, overlap = 20.5
PHY-3002 : Step(1891): len = 13018.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020669s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (150.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00050088
PHY-3002 : Step(1892): len = 14414.7, overlap = 6.25
PHY-3002 : Step(1893): len = 14368.6, overlap = 8.5
PHY-3002 : Step(1894): len = 14412.9, overlap = 9.5
PHY-3002 : Step(1895): len = 14387.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100176
PHY-3002 : Step(1896): len = 14574.2, overlap = 9.5
PHY-3002 : Step(1897): len = 14647, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200352
PHY-3002 : Step(1898): len = 14692.9, overlap = 9
PHY-3002 : Step(1899): len = 14705, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15104.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 15176.3, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 182
PHY-1001 : Pin misalignment score is improved from 182 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 186 to 186
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.174302s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (98.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 315 instances
RUN-1001 : 153 mslices, 120 lslices, 35 pads, 2 brams, 0 dsps
RUN-1001 : There are total 525 nets
RUN-1001 : 376 nets have 2 pins
RUN-1001 : 87 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18352, over cnt = 43(0%), over = 58, worst = 3
PHY-1002 : len = 18424, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 18432, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1755, tnet num: 523, tinst num: 313, tnode num: 2001, tedge num: 2901.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.139053s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (134.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.029753s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.9%)

PHY-1002 : len = 3024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.506230s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.6%)

PHY-1002 : len = 16688, over cnt = 37(0%), over = 38, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.183572s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.0%)

PHY-1002 : len = 16424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.082326s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (94.7%)

PHY-1002 : len = 16360, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042290s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (147.6%)

PHY-1002 : len = 16344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.026618s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (234.4%)

PHY-1002 : len = 16336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.019361s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (80.6%)

PHY-1002 : len = 16312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.293869s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (111.5%)

PHY-1002 : len = 33208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33208
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.817335s wall, 1.762811s user + 0.187201s system = 1.950012s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.175017s wall, 2.168414s user + 0.202801s system = 2.371215s CPU (109.0%)

RUN-1004 : used memory is 307 MB, reserved memory is 283 MB, peak memory is 386 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   35   out of     75   46.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 315
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 525, pip num: 3486
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 369 valid insts, and 12961 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.006585s wall, 2.901619s user + 0.015600s system = 2.917219s CPU (289.8%)

RUN-1004 : used memory is 311 MB, reserved memory is 286 MB, peak memory is 386 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.959856s wall, 0.202801s user + 0.031200s system = 0.234002s CPU (11.9%)

RUN-1004 : used memory is 328 MB, reserved memory is 303 MB, peak memory is 386 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.120788s wall, 0.686404s user + 0.078001s system = 0.764405s CPU (24.5%)

RUN-1004 : used memory is 317 MB, reserved memory is 292 MB, peak memory is 386 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCDCTRL.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(99)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5014 WARNING: the net's pin: pin "LED[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(23)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/21 useful/useless nets, 404/17 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 175 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/16 useful/useless nets, 363/50 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 63 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
USR-8026 ERROR: Invalid location K14 for pin clk.
USR-8064 ERROR: Read IO/io.adc error-out.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(94)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(94)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(80) / pin "J80_We"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/17 useful/useless nets, 400/13 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 184 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/9 useful/useless nets, 363/39 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 526/7 useful/useless nets, 401/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 525/0 useful/useless nets, 400/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 646/0 useful/useless nets, 521/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 645/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1051/0 useful/useless nets, 926/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 874/0 useful/useless nets, 749/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/398 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   33   out of     75   44.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 313 instances
RUN-1001 : 153 mslices, 120 lslices, 33 pads, 2 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 311 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1750, tnet num: 521, tinst num: 311, tnode num: 1996, tedge num: 2897.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.066095s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (141.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61762
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1900): len = 34202.2, overlap = 4.5
PHY-3002 : Step(1901): len = 23098.2, overlap = 4.5
PHY-3002 : Step(1902): len = 16386.9, overlap = 8.25
PHY-3002 : Step(1903): len = 12219.4, overlap = 10.5
PHY-3002 : Step(1904): len = 10209.5, overlap = 14.25
PHY-3002 : Step(1905): len = 9010.1, overlap = 14
PHY-3002 : Step(1906): len = 8401.6, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4861e-05
PHY-3002 : Step(1907): len = 8510, overlap = 14.25
PHY-3002 : Step(1908): len = 8675.5, overlap = 12
PHY-3002 : Step(1909): len = 8903.1, overlap = 10.75
PHY-3002 : Step(1910): len = 8353.9, overlap = 13.25
PHY-3002 : Step(1911): len = 8077.1, overlap = 12.75
PHY-3002 : Step(1912): len = 8026, overlap = 12.75
PHY-3002 : Step(1913): len = 8104.5, overlap = 12.75
PHY-3002 : Step(1914): len = 8091.1, overlap = 13
PHY-3002 : Step(1915): len = 8100.2, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.97219e-05
PHY-3002 : Step(1916): len = 8289, overlap = 9.5
PHY-3002 : Step(1917): len = 8289, overlap = 9.5
PHY-3002 : Step(1918): len = 8130.3, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65768e-06
PHY-3002 : Step(1919): len = 8793.6, overlap = 10.25
PHY-3002 : Step(1920): len = 8774.5, overlap = 10.25
PHY-3002 : Step(1921): len = 8749.3, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31537e-06
PHY-3002 : Step(1922): len = 8714, overlap = 10
PHY-3002 : Step(1923): len = 8714, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06307e-05
PHY-3002 : Step(1924): len = 8692.1, overlap = 10.25
PHY-3002 : Step(1925): len = 8692.1, overlap = 10.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41976e-06
PHY-3002 : Step(1926): len = 8739.6, overlap = 25
PHY-3002 : Step(1927): len = 8739.6, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28395e-05
PHY-3002 : Step(1928): len = 8750.9, overlap = 25
PHY-3002 : Step(1929): len = 8777.1, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39484e-05
PHY-3002 : Step(1930): len = 8937.6, overlap = 24.25
PHY-3002 : Step(1931): len = 9073.2, overlap = 23.75
PHY-3002 : Step(1932): len = 9877.3, overlap = 24.5
PHY-3002 : Step(1933): len = 9835.2, overlap = 24.25
PHY-3002 : Step(1934): len = 9831.6, overlap = 24
PHY-3002 : Step(1935): len = 9685.4, overlap = 24.25
PHY-3002 : Step(1936): len = 9609, overlap = 24.25
PHY-3002 : Step(1937): len = 9609, overlap = 24.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.78969e-05
PHY-3002 : Step(1938): len = 9802, overlap = 23.75
PHY-3002 : Step(1939): len = 9867.2, overlap = 23
PHY-3002 : Step(1940): len = 10045.2, overlap = 22.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.57937e-05
PHY-3002 : Step(1941): len = 10762.3, overlap = 20.75
PHY-3002 : Step(1942): len = 11020.3, overlap = 21.25
PHY-3002 : Step(1943): len = 11318.9, overlap = 20.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000191587
PHY-3002 : Step(1944): len = 12076.2, overlap = 20.25
PHY-3002 : Step(1945): len = 12228.6, overlap = 20
PHY-3002 : Step(1946): len = 12179.4, overlap = 19.25
PHY-3002 : Step(1947): len = 12080.7, overlap = 19.25
PHY-3002 : Step(1948): len = 12053.1, overlap = 17.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000324815
PHY-3002 : Step(1949): len = 12579.3, overlap = 18.5
PHY-3002 : Step(1950): len = 12925.5, overlap = 18.75
PHY-3002 : Step(1951): len = 13010.4, overlap = 19.75
PHY-3002 : Step(1952): len = 13021.5, overlap = 19
PHY-3002 : Step(1953): len = 13002.8, overlap = 19.5
PHY-3002 : Step(1954): len = 12975.8, overlap = 19.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000636896
PHY-3002 : Step(1955): len = 13437.4, overlap = 21
PHY-3002 : Step(1956): len = 13737.4, overlap = 19.75
PHY-3002 : Step(1957): len = 13772.5, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020773s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000735562
PHY-3002 : Step(1958): len = 14401.2, overlap = 5.25
PHY-3002 : Step(1959): len = 14349.4, overlap = 7
PHY-3002 : Step(1960): len = 14352.3, overlap = 9.25
PHY-3002 : Step(1961): len = 14296.7, overlap = 10.5
PHY-3002 : Step(1962): len = 14276, overlap = 10.5
PHY-3002 : Step(1963): len = 14297.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00147112
PHY-3002 : Step(1964): len = 14442.3, overlap = 9.75
PHY-3002 : Step(1965): len = 14486, overlap = 10.75
PHY-3002 : Step(1966): len = 14486, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00294225
PHY-3002 : Step(1967): len = 14585.6, overlap = 10.5
PHY-3002 : Step(1968): len = 14664.8, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004946s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (630.8%)

PHY-3001 : Legalized: Len = 14761.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 14801.5, Over = 0
RUN-1003 : finish command "place" in  1.352132s wall, 1.934412s user + 0.717605s system = 2.652017s CPU (196.1%)

RUN-1004 : used memory is 319 MB, reserved memory is 296 MB, peak memory is 386 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 191 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 175
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 178 to 178
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.211124s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (110.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 313 instances
RUN-1001 : 153 mslices, 120 lslices, 33 pads, 2 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17752, over cnt = 50(0%), over = 68, worst = 3
PHY-1002 : len = 17976, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 18008, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 18184, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1750, tnet num: 521, tinst num: 311, tnode num: 1996, tedge num: 2897.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.156985s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (119.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.025420s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.4%)

PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.507904s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (101.4%)

PHY-1002 : len = 16864, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.183198s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (110.7%)

PHY-1002 : len = 16544, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.040647s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (115.1%)

PHY-1002 : len = 16480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.264477s wall, 0.374402s user + 0.031200s system = 0.405603s CPU (153.4%)

PHY-1002 : len = 33296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.008016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 33312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.722432s wall, 1.731611s user + 0.202801s system = 1.934412s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.143799s wall, 2.215214s user + 0.202801s system = 2.418016s CPU (112.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 283 MB, peak memory is 386 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   33   out of     75   44.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 313
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 523, pip num: 3443
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 350 valid insts, and 12871 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.930793s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (9.7%)

RUN-1004 : used memory is 329 MB, reserved memory is 306 MB, peak memory is 386 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.076324s wall, 0.702005s user + 0.093601s system = 0.795605s CPU (25.9%)

RUN-1004 : used memory is 319 MB, reserved memory is 296 MB, peak memory is 386 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.886280s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (5.8%)

RUN-1004 : used memory is 328 MB, reserved memory is 305 MB, peak memory is 386 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.082492s wall, 0.639604s user + 0.015600s system = 0.655204s CPU (21.3%)

RUN-1004 : used memory is 317 MB, reserved memory is 295 MB, peak memory is 386 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-8007 ERROR: syntax error near '<<<' in source/CLK_MOD.v(1)
HDL-1007 : Verilog file 'source/CLK_MOD.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/PWM.v(1)
HDL-1007 : Verilog file 'source/PWM.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(1)
HDL-1007 : Verilog file 'al_ip/DisFIFO.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(1)
HDL-1007 : Verilog file 'al_ip/LCDPLL.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : Verilog file 'source/VGAMod.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-8007 ERROR: syntax error near '<<<' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/ROM.v(1)
HDL-1007 : Verilog file 'al_ip/ROM.v' ignored due to errors
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/PWM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(81)
HDL-5007 WARNING: port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(81)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'OutDataReg[7]' does not have a driver in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' is not connected on this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67)
HDL-5007 WARNING: input port 'J80_RS' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u23
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67) / pin "J80_Re"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(67) / pin "J80_We"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5014 WARNING: the net's pin: pin "FIFO_WClk" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(16)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[1]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[2]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[3]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[4]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[5]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[6]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "OutDataReg[7]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(43)
SYN-5014 WARNING: the net's pin: pin "I[0]" in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(45)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/17 useful/useless nets, 400/13 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 184 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 489/9 useful/useless nets, 363/39 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 488/0 useful/useless nets, 362/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Gate Statistics
#Basic gates          193
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                36
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            136

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |79     |114    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 526/7 useful/useless nets, 401/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 525/0 useful/useless nets, 400/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 646/0 useful/useless nets, 521/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 645/0 useful/useless nets, 520/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1051/0 useful/useless nets, 926/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 166 (2.82), #lev = 5 (3.37)
SYN-3001 : Mapper mapped 344 instances into 172 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 874/0 useful/useless nets, 749/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 114 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 172 LUT to BLE ...
SYN-4008 : Packed 172 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 172/398 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   33   out of     75   44.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |544   |544   |114   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 313 instances
RUN-1001 : 153 mslices, 120 lslices, 33 pads, 2 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 311 instances, 273 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1750, tnet num: 521, tinst num: 311, tnode num: 1996, tedge num: 2897.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056875s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (164.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61762
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1969): len = 34202.2, overlap = 4.5
PHY-3002 : Step(1970): len = 23098.2, overlap = 4.5
PHY-3002 : Step(1971): len = 16386.9, overlap = 8.25
PHY-3002 : Step(1972): len = 12219.4, overlap = 10.5
PHY-3002 : Step(1973): len = 10209.5, overlap = 14.25
PHY-3002 : Step(1974): len = 9010.1, overlap = 14
PHY-3002 : Step(1975): len = 8401.6, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4861e-05
PHY-3002 : Step(1976): len = 8510, overlap = 14.25
PHY-3002 : Step(1977): len = 8675.5, overlap = 12
PHY-3002 : Step(1978): len = 8903.1, overlap = 10.75
PHY-3002 : Step(1979): len = 8353.9, overlap = 13.25
PHY-3002 : Step(1980): len = 8077.1, overlap = 12.75
PHY-3002 : Step(1981): len = 8026, overlap = 12.75
PHY-3002 : Step(1982): len = 8104.5, overlap = 12.75
PHY-3002 : Step(1983): len = 8091.1, overlap = 13
PHY-3002 : Step(1984): len = 8100.2, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.97219e-05
PHY-3002 : Step(1985): len = 8289, overlap = 9.5
PHY-3002 : Step(1986): len = 8289, overlap = 9.5
PHY-3002 : Step(1987): len = 8130.3, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002595s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (601.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65768e-06
PHY-3002 : Step(1988): len = 8793.6, overlap = 10.25
PHY-3002 : Step(1989): len = 8774.5, overlap = 10.25
PHY-3002 : Step(1990): len = 8749.3, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31537e-06
PHY-3002 : Step(1991): len = 8714, overlap = 10
PHY-3002 : Step(1992): len = 8714, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06307e-05
PHY-3002 : Step(1993): len = 8692.1, overlap = 10.25
PHY-3002 : Step(1994): len = 8692.1, overlap = 10.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41976e-06
PHY-3002 : Step(1995): len = 8739.6, overlap = 25
PHY-3002 : Step(1996): len = 8739.6, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28395e-05
PHY-3002 : Step(1997): len = 8750.9, overlap = 25
PHY-3002 : Step(1998): len = 8777.1, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39484e-05
PHY-3002 : Step(1999): len = 8937.6, overlap = 24.25
PHY-3002 : Step(2000): len = 9073.2, overlap = 23.75
PHY-3002 : Step(2001): len = 9877.3, overlap = 24.5
PHY-3002 : Step(2002): len = 9835.2, overlap = 24.25
PHY-3002 : Step(2003): len = 9831.6, overlap = 24
PHY-3002 : Step(2004): len = 9685.4, overlap = 24.25
PHY-3002 : Step(2005): len = 9609, overlap = 24.25
PHY-3002 : Step(2006): len = 9609, overlap = 24.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.78969e-05
PHY-3002 : Step(2007): len = 9802, overlap = 23.75
PHY-3002 : Step(2008): len = 9867.2, overlap = 23
PHY-3002 : Step(2009): len = 10045.2, overlap = 22.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.57937e-05
PHY-3002 : Step(2010): len = 10762.3, overlap = 20.75
PHY-3002 : Step(2011): len = 11020.3, overlap = 21.25
PHY-3002 : Step(2012): len = 11318.9, overlap = 20.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000191587
PHY-3002 : Step(2013): len = 12076.2, overlap = 20.25
PHY-3002 : Step(2014): len = 12228.6, overlap = 20
PHY-3002 : Step(2015): len = 12179.4, overlap = 19.25
PHY-3002 : Step(2016): len = 12080.7, overlap = 19.25
PHY-3002 : Step(2017): len = 12053.1, overlap = 17.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000324815
PHY-3002 : Step(2018): len = 12579.3, overlap = 18.5
PHY-3002 : Step(2019): len = 12925.5, overlap = 18.75
PHY-3002 : Step(2020): len = 13010.4, overlap = 19.75
PHY-3002 : Step(2021): len = 13021.5, overlap = 19
PHY-3002 : Step(2022): len = 13002.8, overlap = 19.5
PHY-3002 : Step(2023): len = 12975.8, overlap = 19.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000636896
PHY-3002 : Step(2024): len = 13437.4, overlap = 21
PHY-3002 : Step(2025): len = 13737.4, overlap = 19.75
PHY-3002 : Step(2026): len = 13772.5, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023793s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000735562
PHY-3002 : Step(2027): len = 14401.2, overlap = 5.25
PHY-3002 : Step(2028): len = 14349.4, overlap = 7
PHY-3002 : Step(2029): len = 14352.3, overlap = 9.25
PHY-3002 : Step(2030): len = 14296.7, overlap = 10.5
PHY-3002 : Step(2031): len = 14276, overlap = 10.5
PHY-3002 : Step(2032): len = 14297.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00147112
PHY-3002 : Step(2033): len = 14442.3, overlap = 9.75
PHY-3002 : Step(2034): len = 14486, overlap = 10.75
PHY-3002 : Step(2035): len = 14486, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00294225
PHY-3002 : Step(2036): len = 14585.6, overlap = 10.5
PHY-3002 : Step(2037): len = 14664.8, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003077s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14761.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 14801.5, Over = 0
RUN-1003 : finish command "place" in  1.239510s wall, 1.591210s user + 0.592804s system = 2.184014s CPU (176.2%)

RUN-1004 : used memory is 318 MB, reserved memory is 299 MB, peak memory is 386 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 191 to 178
PHY-1001 : Pin misalignment score is improved from 178 to 175
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Pin local connectivity score is improved from 7 to 0
PHY-1001 : Pin misalignment score is improved from 178 to 178
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.211267s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (118.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 313 instances
RUN-1001 : 153 mslices, 120 lslices, 33 pads, 2 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17752, over cnt = 50(0%), over = 68, worst = 3
PHY-1002 : len = 17976, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 18008, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 18184, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1750, tnet num: 521, tinst num: 311, tnode num: 1996, tedge num: 2897.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 521 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 246 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.184635s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.033865s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (138.2%)

PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.604620s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (95.5%)

PHY-1002 : len = 16864, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.252779s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (92.6%)

PHY-1002 : len = 16544, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.055030s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (113.4%)

PHY-1002 : len = 16480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.372289s wall, 0.530403s user + 0.046800s system = 0.577204s CPU (155.0%)

PHY-1002 : len = 33296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.006997s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (445.9%)

PHY-1002 : len = 33312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33312
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.057838s wall, 2.121614s user + 0.218401s system = 2.340015s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.501880s wall, 2.636417s user + 0.218401s system = 2.854818s CPU (114.1%)

RUN-1004 : used memory is 305 MB, reserved memory is 285 MB, peak memory is 388 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    33
  #input                2
  #output              31
  #inout                0

Utilization Statistics
#lut                  544   out of   1520   35.79%
#reg                  114   out of   1520    7.50%
#le                   544
  #lut only           430   out of    544   79.04%
  #reg only             0   out of    544    0.00%
  #lut&reg            114   out of    544   20.96%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   33   out of     75   44.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 313
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 523, pip num: 3443
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 350 valid insts, and 12871 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.018795s wall, 2.901619s user + 0.062400s system = 2.964019s CPU (290.9%)

RUN-1004 : used memory is 310 MB, reserved memory is 290 MB, peak memory is 388 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.914854s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (10.6%)

RUN-1004 : used memory is 329 MB, reserved memory is 309 MB, peak memory is 388 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.080853s wall, 0.702005s user + 0.046800s system = 0.748805s CPU (24.3%)

RUN-1004 : used memory is 319 MB, reserved memory is 299 MB, peak memory is 388 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.954763s wall, 0.218401s user + 0.046800s system = 0.265202s CPU (13.6%)

RUN-1004 : used memory is 329 MB, reserved memory is 308 MB, peak memory is 388 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.120316s wall, 0.780005s user + 0.078001s system = 0.858005s CPU (27.5%)

RUN-1004 : used memory is 318 MB, reserved memory is 298 MB, peak memory is 388 MB
GUI-1001 : Download success!
