/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon Mar 20 17:50:15 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Wire<tUInt8> INST_epoch_port_0;
  MOD_Wire<tUInt8> INST_epoch_port_1;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_epoch_register;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Wire<tUInt32> INST_pc_port_2;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1852;
  tUWide DEF_toDmem_rv_port1__read____d1848;
  tUWide DEF_toImem_rv_port1__read____d1844;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1605;
  tUInt8 DEF_rd_idx__h74906;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1602;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1599;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1596;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1593;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1590;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1587;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1584;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1581;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1578;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1575;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1572;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1569;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1566;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1563;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1560;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1557;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1554;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1551;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1548;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1545;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1542;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1539;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1536;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1533;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1530;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1527;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1524;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1521;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1515;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1518;
  tUInt8 DEF_d2e_first__127_BITS_191_TO_187___d1147;
  tUInt8 DEF_d2e_first__127_BIT_186_131_OR_NOT_d2e_first__1_ETC___d1135;
  tUInt32 DEF_d2e_first__127_BITS_111_TO_80_136_PLUS_IF_d2e__ETC___d1177;
  tUInt8 DEF_d2e_first__127_BIT_186___d1131;
  tUInt8 DEF_IF_epoch_readBeforeLaterWrites_0_read__123_AND_ETC___d1129;
  tUInt8 DEF_rs2_idx__h44446;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d812;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d815;
  tUInt8 DEF_rs1_idx__h44445;
  tUWide DEF_d2e_first____d1127;
  tUWide DEF_e2w_first____d1480;
  tUWide DEF_fromMMIO_rv_port1__read____d1488;
  tUWide DEF_fromMMIO_rv_port0__read____d1854;
  tUWide DEF_toMMIO_rv_port0__read____d1183;
  tUWide DEF_fromDmem_rv_port1__read____d1490;
  tUWide DEF_fromDmem_rv_port0__read____d1850;
  tUWide DEF_toDmem_rv_port0__read____d1186;
  tUWide DEF_fromImem_rv_port1__read____d584;
  tUWide DEF_fromImem_rv_port0__read____d1846;
  tUWide DEF_toImem_rv_port0__read____d565;
  tUInt8 DEF_currentVal__h69304;
  tUInt8 DEF_def__h78498;
  tUInt8 DEF_scoreboard_31_port_1_whas____d547;
  tUInt8 DEF_scoreboard_31_port_1_wget____d548;
  tUInt8 DEF_scoreboard_31_port_0_whas____d549;
  tUInt8 DEF_scoreboard_31_port_0_wget____d550;
  tUInt8 DEF_def__h78450;
  tUInt8 DEF_scoreboard_30_port_1_whas____d537;
  tUInt8 DEF_scoreboard_30_port_1_wget____d538;
  tUInt8 DEF_scoreboard_30_port_0_whas____d539;
  tUInt8 DEF_scoreboard_30_port_0_wget____d540;
  tUInt8 DEF_def__h78402;
  tUInt8 DEF_scoreboard_29_port_1_whas____d527;
  tUInt8 DEF_scoreboard_29_port_1_wget____d528;
  tUInt8 DEF_scoreboard_29_port_0_whas____d529;
  tUInt8 DEF_scoreboard_29_port_0_wget____d530;
  tUInt8 DEF_def__h78354;
  tUInt8 DEF_scoreboard_28_port_1_whas____d517;
  tUInt8 DEF_scoreboard_28_port_1_wget____d518;
  tUInt8 DEF_scoreboard_28_port_0_whas____d519;
  tUInt8 DEF_scoreboard_28_port_0_wget____d520;
  tUInt8 DEF_def__h78306;
  tUInt8 DEF_scoreboard_27_port_1_whas____d507;
  tUInt8 DEF_scoreboard_27_port_1_wget____d508;
  tUInt8 DEF_scoreboard_27_port_0_whas____d509;
  tUInt8 DEF_scoreboard_27_port_0_wget____d510;
  tUInt8 DEF_def__h78258;
  tUInt8 DEF_scoreboard_26_port_1_whas____d497;
  tUInt8 DEF_scoreboard_26_port_1_wget____d498;
  tUInt8 DEF_scoreboard_26_port_0_whas____d499;
  tUInt8 DEF_scoreboard_26_port_0_wget____d500;
  tUInt8 DEF_def__h78210;
  tUInt8 DEF_scoreboard_25_port_1_whas____d487;
  tUInt8 DEF_scoreboard_25_port_1_wget____d488;
  tUInt8 DEF_scoreboard_25_port_0_whas____d489;
  tUInt8 DEF_scoreboard_25_port_0_wget____d490;
  tUInt8 DEF_def__h78162;
  tUInt8 DEF_scoreboard_24_port_1_whas____d477;
  tUInt8 DEF_scoreboard_24_port_1_wget____d478;
  tUInt8 DEF_scoreboard_24_port_0_whas____d479;
  tUInt8 DEF_scoreboard_24_port_0_wget____d480;
  tUInt8 DEF_def__h78114;
  tUInt8 DEF_scoreboard_23_port_1_whas____d467;
  tUInt8 DEF_scoreboard_23_port_1_wget____d468;
  tUInt8 DEF_scoreboard_23_port_0_whas____d469;
  tUInt8 DEF_scoreboard_23_port_0_wget____d470;
  tUInt8 DEF_def__h78066;
  tUInt8 DEF_scoreboard_22_port_1_whas____d457;
  tUInt8 DEF_scoreboard_22_port_1_wget____d458;
  tUInt8 DEF_scoreboard_22_port_0_whas____d459;
  tUInt8 DEF_scoreboard_22_port_0_wget____d460;
  tUInt8 DEF_def__h78018;
  tUInt8 DEF_scoreboard_21_port_1_whas____d447;
  tUInt8 DEF_scoreboard_21_port_1_wget____d448;
  tUInt8 DEF_scoreboard_21_port_0_whas____d449;
  tUInt8 DEF_scoreboard_21_port_0_wget____d450;
  tUInt8 DEF_def__h77970;
  tUInt8 DEF_scoreboard_20_port_1_whas____d437;
  tUInt8 DEF_scoreboard_20_port_1_wget____d438;
  tUInt8 DEF_scoreboard_20_port_0_whas____d439;
  tUInt8 DEF_scoreboard_20_port_0_wget____d440;
  tUInt8 DEF_def__h77922;
  tUInt8 DEF_scoreboard_19_port_1_whas____d427;
  tUInt8 DEF_scoreboard_19_port_1_wget____d428;
  tUInt8 DEF_scoreboard_19_port_0_whas____d429;
  tUInt8 DEF_scoreboard_19_port_0_wget____d430;
  tUInt8 DEF_def__h77874;
  tUInt8 DEF_scoreboard_18_port_1_whas____d417;
  tUInt8 DEF_scoreboard_18_port_1_wget____d418;
  tUInt8 DEF_scoreboard_18_port_0_whas____d419;
  tUInt8 DEF_scoreboard_18_port_0_wget____d420;
  tUInt8 DEF_def__h77826;
  tUInt8 DEF_scoreboard_17_port_1_whas____d407;
  tUInt8 DEF_scoreboard_17_port_1_wget____d408;
  tUInt8 DEF_scoreboard_17_port_0_whas____d409;
  tUInt8 DEF_scoreboard_17_port_0_wget____d410;
  tUInt8 DEF_def__h77778;
  tUInt8 DEF_scoreboard_16_port_1_whas____d397;
  tUInt8 DEF_scoreboard_16_port_1_wget____d398;
  tUInt8 DEF_scoreboard_16_port_0_whas____d399;
  tUInt8 DEF_scoreboard_16_port_0_wget____d400;
  tUInt8 DEF_def__h77730;
  tUInt8 DEF_scoreboard_15_port_1_whas____d387;
  tUInt8 DEF_scoreboard_15_port_1_wget____d388;
  tUInt8 DEF_scoreboard_15_port_0_whas____d389;
  tUInt8 DEF_scoreboard_15_port_0_wget____d390;
  tUInt8 DEF_def__h77682;
  tUInt8 DEF_scoreboard_14_port_1_whas____d377;
  tUInt8 DEF_scoreboard_14_port_1_wget____d378;
  tUInt8 DEF_scoreboard_14_port_0_whas____d379;
  tUInt8 DEF_scoreboard_14_port_0_wget____d380;
  tUInt8 DEF_def__h77634;
  tUInt8 DEF_scoreboard_13_port_1_whas____d367;
  tUInt8 DEF_scoreboard_13_port_1_wget____d368;
  tUInt8 DEF_scoreboard_13_port_0_whas____d369;
  tUInt8 DEF_scoreboard_13_port_0_wget____d370;
  tUInt8 DEF_def__h77586;
  tUInt8 DEF_scoreboard_12_port_1_whas____d357;
  tUInt8 DEF_scoreboard_12_port_1_wget____d358;
  tUInt8 DEF_scoreboard_12_port_0_whas____d359;
  tUInt8 DEF_scoreboard_12_port_0_wget____d360;
  tUInt8 DEF_def__h77538;
  tUInt8 DEF_scoreboard_11_port_1_whas____d347;
  tUInt8 DEF_scoreboard_11_port_1_wget____d348;
  tUInt8 DEF_scoreboard_11_port_0_whas____d349;
  tUInt8 DEF_scoreboard_11_port_0_wget____d350;
  tUInt8 DEF_def__h77490;
  tUInt8 DEF_scoreboard_10_port_1_whas____d337;
  tUInt8 DEF_scoreboard_10_port_1_wget____d338;
  tUInt8 DEF_scoreboard_10_port_0_whas____d339;
  tUInt8 DEF_scoreboard_10_port_0_wget____d340;
  tUInt8 DEF_def__h77442;
  tUInt8 DEF_scoreboard_9_port_1_whas____d327;
  tUInt8 DEF_scoreboard_9_port_1_wget____d328;
  tUInt8 DEF_scoreboard_9_port_0_whas____d329;
  tUInt8 DEF_scoreboard_9_port_0_wget____d330;
  tUInt8 DEF_def__h77394;
  tUInt8 DEF_scoreboard_8_port_1_whas____d317;
  tUInt8 DEF_scoreboard_8_port_1_wget____d318;
  tUInt8 DEF_scoreboard_8_port_0_whas____d319;
  tUInt8 DEF_scoreboard_8_port_0_wget____d320;
  tUInt8 DEF_def__h77346;
  tUInt8 DEF_scoreboard_7_port_1_whas____d307;
  tUInt8 DEF_scoreboard_7_port_1_wget____d308;
  tUInt8 DEF_scoreboard_7_port_0_whas____d309;
  tUInt8 DEF_scoreboard_7_port_0_wget____d310;
  tUInt8 DEF_def__h77298;
  tUInt8 DEF_scoreboard_6_port_1_whas____d297;
  tUInt8 DEF_scoreboard_6_port_1_wget____d298;
  tUInt8 DEF_scoreboard_6_port_0_whas____d299;
  tUInt8 DEF_scoreboard_6_port_0_wget____d300;
  tUInt8 DEF_def__h77250;
  tUInt8 DEF_scoreboard_5_port_1_whas____d287;
  tUInt8 DEF_scoreboard_5_port_1_wget____d288;
  tUInt8 DEF_scoreboard_5_port_0_whas____d289;
  tUInt8 DEF_scoreboard_5_port_0_wget____d290;
  tUInt8 DEF_def__h77202;
  tUInt8 DEF_scoreboard_4_port_1_whas____d277;
  tUInt8 DEF_scoreboard_4_port_1_wget____d278;
  tUInt8 DEF_scoreboard_4_port_0_whas____d279;
  tUInt8 DEF_scoreboard_4_port_0_wget____d280;
  tUInt8 DEF_def__h77154;
  tUInt8 DEF_scoreboard_3_port_1_whas____d267;
  tUInt8 DEF_scoreboard_3_port_1_wget____d268;
  tUInt8 DEF_scoreboard_3_port_0_whas____d269;
  tUInt8 DEF_scoreboard_3_port_0_wget____d270;
  tUInt8 DEF_def__h77106;
  tUInt8 DEF_scoreboard_2_port_1_whas____d257;
  tUInt8 DEF_scoreboard_2_port_1_wget____d258;
  tUInt8 DEF_scoreboard_2_port_0_whas____d259;
  tUInt8 DEF_scoreboard_2_port_0_wget____d260;
  tUInt8 DEF_def__h77058;
  tUInt8 DEF_scoreboard_1_port_1_whas____d247;
  tUInt8 DEF_scoreboard_1_port_1_wget____d248;
  tUInt8 DEF_scoreboard_1_port_0_whas____d249;
  tUInt8 DEF_scoreboard_1_port_0_wget____d250;
  tUInt8 DEF_def__h77010;
  tUInt8 DEF_scoreboard_0_port_1_whas____d237;
  tUInt8 DEF_scoreboard_0_port_1_wget____d238;
  tUInt8 DEF_scoreboard_0_port_0_whas____d239;
  tUInt8 DEF_scoreboard_0_port_0_wget____d240;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1498;
  tUInt8 DEF_starting__h42918;
  tUInt32 DEF_rs1_val__h68532;
  tUInt32 DEF_d2e_first__127_BITS_111_TO_80_136_PLUS_IF_d2e__ETC___d1176;
  tUInt32 DEF_x__h68732;
  tUInt8 DEF_d2e_first__127_BITS_115_TO_112___d1128;
  tUInt8 DEF_e2w_first__480_BITS_125_TO_123___d1501;
  tUInt8 DEF_d2e_first__127_BIT_215___d1137;
  tUInt8 DEF_d2e_first__127_BIT_211___d1152;
  tUInt8 DEF_e2w_first__480_BIT_120___d1486;
  tUInt8 DEF_e2w_first__480_BIT_84___d1494;
  tUInt8 DEF_e2w_first__480_BIT_54___d1481;
  tUInt8 DEF_IF_scoreboard_0_readBeforeLaterWrites_2_read___ETC___d592;
  tUInt8 DEF_IF_scoreboard_1_readBeforeLaterWrites_2_read___ETC___d599;
  tUInt8 DEF_IF_scoreboard_2_readBeforeLaterWrites_2_read___ETC___d606;
  tUInt8 DEF_IF_scoreboard_3_readBeforeLaterWrites_2_read___ETC___d613;
  tUInt8 DEF_IF_scoreboard_4_readBeforeLaterWrites_2_read___ETC___d620;
  tUInt8 DEF_IF_scoreboard_5_readBeforeLaterWrites_2_read___ETC___d627;
  tUInt8 DEF_IF_scoreboard_6_readBeforeLaterWrites_2_read___ETC___d634;
  tUInt8 DEF_IF_scoreboard_7_readBeforeLaterWrites_2_read___ETC___d641;
  tUInt8 DEF_IF_scoreboard_8_readBeforeLaterWrites_2_read___ETC___d648;
  tUInt8 DEF_IF_scoreboard_9_readBeforeLaterWrites_2_read___ETC___d655;
  tUInt8 DEF_IF_scoreboard_10_readBeforeLaterWrites_2_read__ETC___d662;
  tUInt8 DEF_IF_scoreboard_11_readBeforeLaterWrites_2_read__ETC___d669;
  tUInt8 DEF_IF_scoreboard_12_readBeforeLaterWrites_2_read__ETC___d676;
  tUInt8 DEF_IF_scoreboard_13_readBeforeLaterWrites_2_read__ETC___d683;
  tUInt8 DEF_IF_scoreboard_14_readBeforeLaterWrites_2_read__ETC___d690;
  tUInt8 DEF_IF_scoreboard_15_readBeforeLaterWrites_2_read__ETC___d697;
  tUInt8 DEF_IF_scoreboard_16_readBeforeLaterWrites_2_read__ETC___d704;
  tUInt8 DEF_IF_scoreboard_17_readBeforeLaterWrites_2_read__ETC___d711;
  tUInt8 DEF_IF_scoreboard_18_readBeforeLaterWrites_2_read__ETC___d718;
  tUInt8 DEF_IF_scoreboard_19_readBeforeLaterWrites_2_read__ETC___d725;
  tUInt8 DEF_IF_scoreboard_20_readBeforeLaterWrites_2_read__ETC___d732;
  tUInt8 DEF_IF_scoreboard_21_readBeforeLaterWrites_2_read__ETC___d739;
  tUInt8 DEF_IF_scoreboard_22_readBeforeLaterWrites_2_read__ETC___d746;
  tUInt8 DEF_IF_scoreboard_23_readBeforeLaterWrites_2_read__ETC___d753;
  tUInt8 DEF_IF_scoreboard_24_readBeforeLaterWrites_2_read__ETC___d760;
  tUInt8 DEF_IF_scoreboard_25_readBeforeLaterWrites_2_read__ETC___d767;
  tUInt8 DEF_IF_scoreboard_26_readBeforeLaterWrites_2_read__ETC___d774;
  tUInt8 DEF_IF_scoreboard_27_readBeforeLaterWrites_2_read__ETC___d781;
  tUInt8 DEF_IF_scoreboard_28_readBeforeLaterWrites_2_read__ETC___d788;
  tUInt8 DEF_IF_scoreboard_29_readBeforeLaterWrites_2_read__ETC___d795;
  tUInt8 DEF_IF_scoreboard_30_readBeforeLaterWrites_2_read__ETC___d802;
  tUInt8 DEF_IF_scoreboard_31_readBeforeLaterWrites_2_read__ETC___d809;
  tUInt32 DEF_imm__h68430;
  tUInt8 DEF_current_epoch__h68440;
  tUInt8 DEF_IF_d2e_first__127_BIT_215_137_THEN_d2e_first___ETC___d1139;
  tUInt8 DEF_e2w_first__480_BITS_59_TO_55_496_EQ_0___d1497;
  tUInt8 DEF_e2w_first__480_BITS_52_TO_51_482_EQ_0b0___d1483;
  tUInt8 DEF_d2e_first__127_BITS_184_TO_183_132_EQ_0b0___d1133;
  tUInt32 DEF_x__h69013;
  tUInt32 DEF_x__h68850;
  tUInt32 DEF_x__h68780;
 
 /* Local definitions */
 private:
  tUInt8 DEF_def__h41642;
  tUInt8 DEF_def__h40971;
  tUInt8 DEF_def__h40300;
  tUInt8 DEF_def__h39629;
  tUInt8 DEF_def__h38958;
  tUInt8 DEF_def__h38287;
  tUInt8 DEF_def__h37616;
  tUInt8 DEF_def__h36945;
  tUInt8 DEF_def__h36274;
  tUInt8 DEF_def__h35603;
  tUInt8 DEF_def__h34932;
  tUInt8 DEF_def__h34261;
  tUInt8 DEF_def__h33590;
  tUInt8 DEF_def__h32919;
  tUInt8 DEF_def__h32248;
  tUInt8 DEF_def__h31577;
  tUInt8 DEF_def__h30906;
  tUInt8 DEF_def__h30235;
  tUInt8 DEF_def__h29564;
  tUInt8 DEF_def__h28893;
  tUInt8 DEF_def__h28222;
  tUInt8 DEF_def__h27551;
  tUInt8 DEF_def__h26880;
  tUInt8 DEF_def__h26209;
  tUInt8 DEF_def__h25538;
  tUInt8 DEF_def__h24867;
  tUInt8 DEF_def__h24196;
  tUInt8 DEF_def__h23525;
  tUInt8 DEF_def__h22854;
  tUInt8 DEF_def__h22183;
  tUInt8 DEF_def__h21512;
  tUInt8 DEF_def__h20841;
  tUInt32 DEF_TASK_fopen___d563;
  tUInt32 DEF_signed_0___d574;
  tUWide DEF_f2d_first____d1047;
  tUInt32 DEF_currentVal__h78888;
  tUInt32 DEF_x_wget__h18812;
  tUInt32 DEF_currentVal__h78882;
  tUInt32 DEF_x_wget__h18315;
  tUInt32 DEF_currentVal__h78876;
  tUInt32 DEF_x_wget__h17818;
  tUInt32 DEF_currentVal__h78870;
  tUInt32 DEF_x_wget__h17321;
  tUInt32 DEF_currentVal__h78864;
  tUInt32 DEF_x_wget__h16824;
  tUInt32 DEF_currentVal__h78858;
  tUInt32 DEF_x_wget__h16327;
  tUInt32 DEF_currentVal__h78852;
  tUInt32 DEF_x_wget__h15830;
  tUInt32 DEF_currentVal__h78846;
  tUInt32 DEF_x_wget__h15333;
  tUInt32 DEF_currentVal__h78840;
  tUInt32 DEF_x_wget__h14836;
  tUInt32 DEF_currentVal__h78834;
  tUInt32 DEF_x_wget__h14339;
  tUInt32 DEF_currentVal__h78828;
  tUInt32 DEF_x_wget__h13842;
  tUInt32 DEF_currentVal__h78822;
  tUInt32 DEF_x_wget__h13345;
  tUInt32 DEF_currentVal__h78816;
  tUInt32 DEF_x_wget__h12848;
  tUInt32 DEF_currentVal__h78810;
  tUInt32 DEF_x_wget__h12351;
  tUInt32 DEF_currentVal__h78804;
  tUInt32 DEF_x_wget__h11854;
  tUInt32 DEF_currentVal__h78798;
  tUInt32 DEF_x_wget__h11357;
  tUInt32 DEF_currentVal__h78792;
  tUInt32 DEF_x_wget__h10860;
  tUInt32 DEF_currentVal__h78786;
  tUInt32 DEF_x_wget__h10363;
  tUInt32 DEF_currentVal__h78780;
  tUInt32 DEF_x_wget__h9866;
  tUInt32 DEF_currentVal__h78774;
  tUInt32 DEF_x_wget__h9369;
  tUInt32 DEF_currentVal__h78768;
  tUInt32 DEF_x_wget__h8872;
  tUInt32 DEF_currentVal__h78762;
  tUInt32 DEF_x_wget__h8375;
  tUInt32 DEF_currentVal__h78756;
  tUInt32 DEF_x_wget__h7878;
  tUInt32 DEF_currentVal__h78750;
  tUInt32 DEF_x_wget__h7381;
  tUInt32 DEF_currentVal__h78744;
  tUInt32 DEF_x_wget__h6884;
  tUInt32 DEF_currentVal__h78738;
  tUInt32 DEF_x_wget__h6387;
  tUInt32 DEF_currentVal__h78732;
  tUInt32 DEF_x_wget__h5890;
  tUInt32 DEF_currentVal__h78726;
  tUInt32 DEF_x_wget__h5393;
  tUInt32 DEF_currentVal__h78720;
  tUInt32 DEF_x_wget__h4896;
  tUInt32 DEF_currentVal__h78714;
  tUInt32 DEF_x_wget__h4399;
  tUInt32 DEF_currentVal__h78708;
  tUInt32 DEF_x_wget__h3902;
  tUInt32 DEF_currentVal__h78702;
  tUInt32 DEF_def__h74859;
  tUInt32 DEF_x_wget__h1797;
  tUInt32 DEF_x_wget__h1748;
  tUInt32 DEF_lfh___d564;
  tUInt8 DEF_x_wget__h42104;
  tUWide DEF_f2d_first__047_BITS_115_TO_48___d1048;
  tUInt32 DEF_def__h19117;
  tUInt32 DEF_def__h18620;
  tUInt32 DEF_def__h18123;
  tUInt32 DEF_def__h17626;
  tUInt32 DEF_def__h17129;
  tUInt32 DEF_def__h16632;
  tUInt32 DEF_def__h16135;
  tUInt32 DEF_def__h15638;
  tUInt32 DEF_def__h15141;
  tUInt32 DEF_def__h14644;
  tUInt32 DEF_def__h14147;
  tUInt32 DEF_def__h13650;
  tUInt32 DEF_def__h13153;
  tUInt32 DEF_def__h12656;
  tUInt32 DEF_def__h12159;
  tUInt32 DEF_def__h11662;
  tUInt32 DEF_def__h11165;
  tUInt32 DEF_def__h10668;
  tUInt32 DEF_def__h10171;
  tUInt32 DEF_def__h9674;
  tUInt32 DEF_def__h9177;
  tUInt32 DEF_def__h8680;
  tUInt32 DEF_def__h8183;
  tUInt32 DEF_def__h7686;
  tUInt32 DEF_def__h7189;
  tUInt32 DEF_def__h6692;
  tUInt32 DEF_def__h6195;
  tUInt32 DEF_def__h5698;
  tUInt32 DEF_def__h5201;
  tUInt32 DEF_def__h4704;
  tUInt32 DEF_def__h4207;
  tUInt32 DEF_def__h2292;
  tUInt32 DEF_def__h2174;
  tUInt8 DEF_def__h42416;
  tUInt8 DEF_def__h41760;
  tUInt8 DEF_def__h41089;
  tUInt8 DEF_def__h40418;
  tUInt8 DEF_def__h39747;
  tUInt8 DEF_def__h39076;
  tUInt8 DEF_def__h38405;
  tUInt8 DEF_def__h37734;
  tUInt8 DEF_def__h37063;
  tUInt8 DEF_def__h36392;
  tUInt8 DEF_def__h35721;
  tUInt8 DEF_def__h35050;
  tUInt8 DEF_def__h34379;
  tUInt8 DEF_def__h33708;
  tUInt8 DEF_def__h33037;
  tUInt8 DEF_def__h32366;
  tUInt8 DEF_def__h31695;
  tUInt8 DEF_def__h31024;
  tUInt8 DEF_def__h30353;
  tUInt8 DEF_def__h29682;
  tUInt8 DEF_def__h29011;
  tUInt8 DEF_def__h28340;
  tUInt8 DEF_def__h27669;
  tUInt8 DEF_def__h26998;
  tUInt8 DEF_def__h26327;
  tUInt8 DEF_def__h25656;
  tUInt8 DEF_def__h24985;
  tUInt8 DEF_def__h24314;
  tUInt8 DEF_def__h23643;
  tUInt8 DEF_def__h22972;
  tUInt8 DEF_def__h22301;
  tUInt8 DEF_def__h21630;
  tUInt8 DEF_def__h20959;
  tUWide DEF_IF_fromImem_rv_port1__read__84_BITS_6_TO_0_38__ETC___d1121;
  tUWide DEF_IF_fromImem_rv_port1__read__84_BITS_19_TO_15_1_ETC___d1120;
  tUWide DEF_NOT_d2e_first__127_BIT_186_131_239_AND_d2e_fir_ETC___d1314;
  tUWide DEF_d2e_first__127_BITS_219_TO_180_312_CONCAT_d2e__ETC___d1313;
  tUWide DEF_IF_pc_port_0_whas_THEN_pc_port_0_wget_ELSE_pc__ETC___d583;
  tUWide DEF__16_CONCAT_IF_pc_port_0_whas_THEN_pc_port_0_wge_ETC___d579;
  tUWide DEF__1_CONCAT_IF_d2e_first__127_BIT_185_243_THEN_IF_ETC___d1260;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1853;
  tUWide DEF__1_CONCAT_getDResp_a___d1849;
  tUWide DEF__1_CONCAT_getIResp_a___d1845;
  tUWide DEF__0_CONCAT_DONTCARE___d937;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_epoch_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
