# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 21:59:50  November 03, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Teste_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22A7
set_global_assignment -name TOP_LEVEL_ENTITY Teste
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:59:50  NOVEMBER 03, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name BSF_FILE ../MicroProcessador.bsf
set_global_assignment -name BDF_FILE ../MicroProcessador.bdf
set_global_assignment -name BSF_FILE "../Somador-Subtrador/Somador-Subtrador.bsf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/Somador-Subtrador.bdf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/Subtrador/Subtrador-Completo.bsf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/Subtrador/Subtrador-8b.bsf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/Subtrador/Meio-Subtrador.bsf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/Subtrador/Subtrador-Completo.bdf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/Subtrador/Subtrador-8b.bdf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/Subtrador/Meio-Subtrador.bdf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/SomadorCompleto/Somador-Completo.bsf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/SomadorCompleto/Somador-Completo.bdf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/SomadorCompleto/Somador-8b.bsf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/SomadorCompleto/Somador-8b.bdf"
set_global_assignment -name BSF_FILE "../Somador-Subtrador/SomadorCompleto/Meio-Somador.bsf"
set_global_assignment -name BDF_FILE "../Somador-Subtrador/SomadorCompleto/Meio-Somador.bdf"
set_global_assignment -name BSF_FILE ../REM/REM.bsf
set_global_assignment -name BDF_FILE ../REM/REM.bdf
set_global_assignment -name BSF_FILE ../RegistradorB/RegistradorB.bsf
set_global_assignment -name BDF_FILE ../RegistradorB/RegistradorB.bdf
set_global_assignment -name BSF_FILE "../Registrador-Saida/Registrador-Saida.bsf"
set_global_assignment -name BDF_FILE "../Registrador-Saida/Registrador-Saida.bdf"
set_global_assignment -name BSF_FILE "../Registrador-de-Instruces/Registrador-de-Instrucoes.bsf"
set_global_assignment -name BDF_FILE "../Registrador-de-Instruces/Registrador-de-Instrucoes.bdf"
set_global_assignment -name QIP_FILE ../Memoria/MemoriaROM.qip
set_global_assignment -name BSF_FILE ../Memoria/Memoria.bsf
set_global_assignment -name HEX_FILE ../Memoria/Dados.hex
set_global_assignment -name BDF_FILE ../Memoria/Memoria.bdf
set_global_assignment -name BSF_FILE "../FlipFlop-JK/FlipFlop-JK.bsf"
set_global_assignment -name BDF_FILE "../FlipFlop-JK/FlipFlop-JK.bdf"
set_global_assignment -name BSF_FILE "../FlipFlop-D/FlipFLop-DRS.bsf"
set_global_assignment -name BDF_FILE "../FlipFlop-D/FlipFLop-DRS.bdf"
set_global_assignment -name BSF_FILE "../FlipFlop-D/FlipFlop-D.bsf"
set_global_assignment -name BDF_FILE "../FlipFlop-D/FlipFlop-D.bdf"
set_global_assignment -name BSF_FILE ../Controlador/Controlador.bsf
set_global_assignment -name BDF_FILE ../Controlador/Controlador.bdf
set_global_assignment -name BSF_FILE ../Controlador/Decididor/Decididor.bsf
set_global_assignment -name BDF_FILE ../Controlador/Decididor/Decididor.bdf
set_global_assignment -name BSF_FILE "../Controlador/Contador-Anel/Contador-Anel.bsf"
set_global_assignment -name BDF_FILE "../Controlador/Contador-Anel/Contador-Anel.bdf"
set_global_assignment -name BSF_FILE "../Controlador/Ciclo-Execucao/MUX.bsf"
set_global_assignment -name BSF_FILE "../Controlador/Ciclo-Execucao/Ciclo-Execucao.bsf"
set_global_assignment -name BDF_FILE "../Controlador/Ciclo-Execucao/MUX.bdf"
set_global_assignment -name BDF_FILE "../Controlador/Ciclo-Execucao/Ciclo-Execucao.bdf"
set_global_assignment -name BSF_FILE "../Controlador/Ciclo-Busca/Ciclo-Busca.bsf"
set_global_assignment -name BDF_FILE "../Controlador/Ciclo-Busca/Ciclo-Busca.bdf"
set_global_assignment -name BSF_FILE "../Contador-Programa/Contador-Programa.bsf"
set_global_assignment -name BDF_FILE "../Contador-Programa/Contador-Programa.bdf"
set_global_assignment -name BDF_FILE ../Acumulador/Acumulador.bdf
set_global_assignment -name BSF_FILE ../Acumulador/Acumulador.bsf
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 125
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name BDF_FILE Teste.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE /home/gustavo/Documentos/Programming/PEM/Micropocessador/Gustavo_uC_PEM/Test/Waveform.vwf