<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.3.0">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="no" active="no"/>
<layer number="2" name="Route2" color="16" fill="1" visible="no" active="no"/>
<layer number="3" name="Route3" color="17" fill="1" visible="no" active="no"/>
<layer number="4" name="Route4" color="18" fill="1" visible="no" active="no"/>
<layer number="5" name="Route5" color="19" fill="1" visible="no" active="no"/>
<layer number="6" name="Route6" color="25" fill="1" visible="no" active="no"/>
<layer number="7" name="Route7" color="26" fill="1" visible="no" active="no"/>
<layer number="8" name="Route8" color="27" fill="1" visible="no" active="no"/>
<layer number="9" name="Route9" color="28" fill="1" visible="no" active="no"/>
<layer number="10" name="Route10" color="29" fill="1" visible="no" active="no"/>
<layer number="11" name="Route11" color="30" fill="1" visible="no" active="no"/>
<layer number="12" name="Route12" color="20" fill="1" visible="no" active="no"/>
<layer number="13" name="Route13" color="21" fill="1" visible="no" active="no"/>
<layer number="14" name="Route14" color="22" fill="1" visible="no" active="no"/>
<layer number="15" name="Route15" color="23" fill="1" visible="no" active="no"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="no" active="no"/>
<layer number="17" name="Pads" color="2" fill="1" visible="no" active="no"/>
<layer number="18" name="Vias" color="2" fill="1" visible="no" active="no"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="no" active="no"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="no" active="no"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="no" active="no"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="no" active="no"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="no" active="no"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="no" active="no"/>
<layer number="25" name="tNames" color="7" fill="1" visible="no" active="no"/>
<layer number="26" name="bNames" color="7" fill="1" visible="no" active="no"/>
<layer number="27" name="tValues" color="7" fill="1" visible="no" active="no"/>
<layer number="28" name="bValues" color="7" fill="1" visible="no" active="no"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="no"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="no"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="no"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="no"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="no"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="no"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="no"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="no"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="no"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="no"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="no" active="no"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="no" active="no"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="no" active="no"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="no" active="no"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="no" active="no"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="no"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="no"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="no"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="no"/>
<layer number="48" name="Document" color="7" fill="1" visible="no" active="no"/>
<layer number="49" name="Reference" color="7" fill="1" visible="no" active="no"/>
<layer number="50" name="dxf" color="7" fill="1" visible="no" active="no"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="no" active="no"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="no" active="no"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="no" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
<layer number="250" name="Descript" color="7" fill="1" visible="yes" active="yes"/>
<layer number="251" name="SMDround" color="7" fill="1" visible="yes" active="yes"/>
</layers>
<schematic xreflabel="%F%N/%S.%C%R" xrefpart="/%S.%C%R">
<libraries>
<library name="ORBiT-IC-PIC">
<packages>
<package name="14-TSSOP" urn="urn:adsk.eagle:footprint:10014429/1" locally_modified="yes">
<description>14-SOP, 0.65 mm pitch, 6.40 mm span, 5.00 X 4.40 X 1.20 mm body
&lt;p&gt;14-pin SOP package with 0.65 mm pitch, 6.40 mm span with body size 5.00 X 4.40 X 1.20 mm&lt;/p&gt;</description>
<circle x="-2.928" y="2.6574" radius="0.25" width="0" layer="21"/>
<wire x1="-2.25" y1="2.4074" x2="-2.25" y2="2.55" width="0.12" layer="21"/>
<wire x1="-2.25" y1="2.55" x2="2.25" y2="2.55" width="0.12" layer="21"/>
<wire x1="2.25" y1="2.55" x2="2.25" y2="2.4074" width="0.12" layer="21"/>
<wire x1="-2.25" y1="-2.4074" x2="-2.25" y2="-2.55" width="0.12" layer="21"/>
<wire x1="-2.25" y1="-2.55" x2="2.25" y2="-2.55" width="0.12" layer="21"/>
<wire x1="2.25" y1="-2.55" x2="2.25" y2="-2.4074" width="0.12" layer="21"/>
<wire x1="2.25" y1="-2.55" x2="-2.25" y2="-2.55" width="0.12" layer="51"/>
<wire x1="-2.25" y1="-2.55" x2="-2.25" y2="2.55" width="0.12" layer="51"/>
<wire x1="-2.25" y1="2.55" x2="2.25" y2="2.55" width="0.12" layer="51"/>
<wire x1="2.25" y1="2.55" x2="2.25" y2="-2.55" width="0.12" layer="51"/>
<smd name="1" x="-2.8713" y="1.95" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="2" x="-2.8713" y="1.3" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="3" x="-2.8713" y="0.65" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="4" x="-2.8713" y="0" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="5" x="-2.8713" y="-0.65" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="6" x="-2.8713" y="-1.3" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="7" x="-2.8713" y="-1.95" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="8" x="2.8713" y="-1.95" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="9" x="2.8713" y="-1.3" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="10" x="2.8713" y="-0.65" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="11" x="2.8713" y="0" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="12" x="2.8713" y="0.65" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="13" x="2.8713" y="1.3" dx="1.4692" dy="0.4068" layer="1"/>
<smd name="14" x="2.8713" y="1.95" dx="1.4692" dy="0.4068" layer="1"/>
<text x="0" y="3.5424" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-3.185" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
</packages>
<packages3d>
<package3d name="SOP65P640X120-14" urn="urn:adsk.eagle:package:10014419/1" locally_modified="yes" type="model">
<description>14-SOP, 0.65 mm pitch, 6.40 mm span, 5.00 X 4.40 X 1.20 mm body
&lt;p&gt;14-pin SOP package with 0.65 mm pitch, 6.40 mm span with body size 5.00 X 4.40 X 1.20 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="14-TSSOP"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="PIC16(L)F184">
<wire x1="12.7" y1="17.78" x2="12.7" y2="-15.24" width="0.4064" layer="94"/>
<wire x1="12.7" y1="-15.24" x2="-12.7" y2="-15.24" width="0.4064" layer="94"/>
<wire x1="12.7" y1="17.78" x2="-12.7" y2="17.78" width="0.4064" layer="94"/>
<wire x1="-12.7" y1="17.78" x2="-12.7" y2="-15.24" width="0.4064" layer="94"/>
<pin name="RA0/ICSPDAT" x="17.78" y="12.7" length="middle" rot="R180"/>
<pin name="RA1/ICSPCLK" x="17.78" y="10.16" length="middle" rot="R180"/>
<pin name="RA2" x="17.78" y="7.62" length="middle" rot="R180"/>
<pin name="RA3/VPP/MCLR" x="17.78" y="5.08" length="middle" rot="R180"/>
<pin name="RA4" x="17.78" y="2.54" length="middle" rot="R180"/>
<pin name="RA5" x="17.78" y="0" length="middle" rot="R180"/>
<pin name="RC0" x="-17.78" y="12.7" length="middle"/>
<pin name="RC1" x="-17.78" y="10.16" length="middle"/>
<pin name="RC2" x="-17.78" y="7.62" length="middle"/>
<pin name="RC3" x="-17.78" y="5.08" length="middle"/>
<pin name="RC4" x="-17.78" y="2.54" length="middle"/>
<pin name="RC5" x="-17.78" y="0" length="middle"/>
<pin name="VDD" x="-17.78" y="-7.62" length="middle"/>
<pin name="VSS" x="-17.78" y="-10.16" length="middle"/>
<text x="10.16" y="-17.78" size="1.778" layer="95">PIC16x184</text>
</symbol>
</symbols>
<devicesets>
<deviceset name="PIC16F18424">
<gates>
<gate name="G$1" symbol="PIC16(L)F184" x="-12.7" y="-20.32"/>
</gates>
<devices>
<device name="" package="14-TSSOP">
<connects>
<connect gate="G$1" pin="RA0/ICSPDAT" pad="13"/>
<connect gate="G$1" pin="RA1/ICSPCLK" pad="12"/>
<connect gate="G$1" pin="RA2" pad="11"/>
<connect gate="G$1" pin="RA3/VPP/MCLR" pad="4"/>
<connect gate="G$1" pin="RA4" pad="3"/>
<connect gate="G$1" pin="RA5" pad="2"/>
<connect gate="G$1" pin="RC0" pad="10"/>
<connect gate="G$1" pin="RC1" pad="9"/>
<connect gate="G$1" pin="RC2" pad="8"/>
<connect gate="G$1" pin="RC3" pad="7"/>
<connect gate="G$1" pin="RC4" pad="6"/>
<connect gate="G$1" pin="RC5" pad="5"/>
<connect gate="G$1" pin="VDD" pad="1"/>
<connect gate="G$1" pin="VSS" pad="14"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:10014419/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
<library name="Wurth_Elektronik_Electromechanic_FPC_Connectors_&amp;_Flat_Flexible_Cable_rev18c" urn="urn:adsk.eagle:library:488576">
<description>&lt;BR&gt;Wurth Elektronik   FPC Connector and FFC Cable&lt;br&gt;&lt;Hr&gt;
&lt;BR&gt;&lt;BR&gt; 
&lt;TABLE BORDER=0 CELLSPACING=0 CELLPADDING=0&gt;
&lt;TR&gt;   
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;BR&gt;&lt;br&gt;
      &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;
      -----&lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
    &lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt; &lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      ---------------------------&lt;BR&gt;
&lt;B&gt;&lt;I&gt;&lt;span style='font-size:26pt;
  color:#FF6600;'&gt;WE &lt;/span&gt;&lt;/i&gt;&lt;/b&gt;
&lt;BR&gt;
      ---------------------------&lt;BR&gt;&lt;b&gt;Würth Elektronik&lt;/b&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
    &lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;br&gt;
      ---------O---&lt;BR&gt;
      ----O--------&lt;BR&gt;
      ---------O---&lt;BR&gt;
      ----O--------&lt;BR&gt;
      ---------O---&lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
   
&lt;TD BGCOLOR="#cccccc" ALIGN=CENTER&gt;&lt;FONT FACE=ARIAL SIZE=3&gt;&lt;BR&gt;
      &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;
       &lt;BR&gt;&lt;BR&gt;&lt;/FONT&gt;
    &lt;/TD&gt;
  &lt;/TR&gt;

  &lt;TR&gt;
    &lt;TD COLSPAN=7&gt;&amp;nbsp;
    &lt;/TD&gt;
  &lt;/TR&gt;
  
&lt;/TABLE&gt;
&lt;B&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;More than you expect&lt;BR&gt;&lt;BR&gt;&lt;BR&gt;&lt;/B&gt;

&lt;HR&gt;&lt;BR&gt;
&lt;b&gt;Würth Elektronik eiSos GmbH &amp; Co. KG&lt;/b&gt;&lt;br&gt;
EMC &amp; Inductive Solutions&lt;br&gt;

Max-Eyth-Str.1&lt;br&gt;
D-74638 Waldenburg&lt;br&gt;
&lt;br&gt;
Tel: +49 (0)7942-945-0&lt;br&gt;
Fax:+49 (0)7942-945-405&lt;br&gt;
&lt;br&gt;
&lt;a href="http://www.we-online.com/web/en/electronic_components/produkte_pb/bauteilebibliotheken/eagle_4.php"&gt;www.we-online.com/eagle&lt;/a&gt;&lt;br&gt;
&lt;a href="mailto:libraries@we-online.com"&gt;libraries@we-online.com&lt;/a&gt; &lt;BR&gt;&lt;BR&gt;
&lt;br&gt;&lt;HR&gt;&lt;BR&gt;
Neither Autodesk nor Würth Elektronik eiSos does warrant that this library is error-free or &lt;br&gt;
that it meets your specific requirements.&lt;br&gt;&lt;BR&gt;
Please contact us for more information.&lt;br&gt;&lt;BR&gt;&lt;br&gt;
&lt;hr&gt;
Eagle Version 6, Library Revision 2018C,2018-05-07&lt;br&gt;
&lt;HR&gt;
Copyright: Würth Elektronik</description>
<packages>
<package name="68611014422" urn="urn:adsk.eagle:footprint:3360436/1" library_version="2">
<description>&lt;b&gt;WR-FPC 1.00mm SMT ZIF Horizontal Bottom Contact, 10 Pins</description>
<wire x1="-7.5" y1="1.3" x2="7.5" y2="1.3" width="0.127" layer="51"/>
<wire x1="7.5" y1="1.3" x2="7.5" y2="-3" width="0.127" layer="51"/>
<wire x1="-7.5" y1="-3" x2="-7.5" y2="1.3" width="0.127" layer="51"/>
<wire x1="-8.5" y1="-3" x2="-7.5" y2="-3" width="0.127" layer="21"/>
<wire x1="-7.5" y1="-3" x2="7.5" y2="-3" width="0.127" layer="21"/>
<wire x1="7.5" y1="-3" x2="8.5" y2="-3" width="0.127" layer="21"/>
<wire x1="8.5" y1="-3" x2="8.5" y2="-4.1" width="0.127" layer="21"/>
<wire x1="8.5" y1="-4.1" x2="-8.5" y2="-4.1" width="0.127" layer="21"/>
<wire x1="-8.5" y1="-4.1" x2="-8.5" y2="-3" width="0.127" layer="21"/>
<wire x1="-5.9" y1="1.3" x2="-5" y2="1.3" width="0.127" layer="21"/>
<wire x1="5.1" y1="1.3" x2="6" y2="1.3" width="0.127" layer="21"/>
<wire x1="-7.5" y1="-1.5" x2="-7.5" y2="-3" width="0.127" layer="21"/>
<wire x1="7.5" y1="-1.5" x2="7.5" y2="-3" width="0.127" layer="21"/>
<smd name="5" x="-0.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="4" x="-1.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="6" x="0.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="3" x="-2.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="Z2" x="7.1" y="0" dx="1.8" dy="2.6" layer="1"/>
<smd name="Z1" x="-7.1" y="0" dx="1.8" dy="2.6" layer="1"/>
<smd name="2" x="-3.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="1" x="-4.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="7" x="1.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="8" x="2.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="9" x="3.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<smd name="10" x="4.5" y="2.4" dx="0.6" dy="2.2" layer="1"/>
<text x="-3.0616" y="4.8885" size="1.27" layer="25">&gt;NAME</text>
<text x="-3.0616" y="-6.1834" size="1.27" layer="27">&gt;VALUE</text>
<text x="-5.1" y="-0.3" size="1.27" layer="21">1</text>
<text x="-5.1" y="-0.3" size="1.27" layer="51">1</text>
<polygon width="0.127" layer="39">
<vertex x="-8.75" y="3.9"/>
<vertex x="8.75" y="3.9"/>
<vertex x="8.75" y="-4.35"/>
<vertex x="-8.75" y="-4.35"/>
</polygon>
</package>
</packages>
<packages3d>
<package3d name="68611014422" urn="urn:adsk.eagle:package:3360715/1" type="box" library_version="2">
<description>&lt;b&gt;WR-FPC 1.00mm SMT ZIF Horizontal Bottom Contact, 10 Pins</description>
<packageinstances>
<packageinstance name="68611014422"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="10" urn="urn:adsk.eagle:symbol:3360331/1" library_version="2">
<wire x1="-1.651" y1="13.589" x2="-1.651" y2="11.811" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="11.049" x2="-1.651" y2="9.271" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="8.509" x2="-1.651" y2="6.731" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="5.969" x2="-1.651" y2="4.191" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="3.429" x2="-1.651" y2="1.651" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="0.889" x2="-1.651" y2="-0.889" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="-1.651" x2="-1.651" y2="-3.429" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="-4.191" x2="-1.651" y2="-5.969" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="-6.731" x2="-1.651" y2="-8.509" width="0.254" layer="94" curve="180" cap="flat"/>
<wire x1="-1.651" y1="-9.271" x2="-1.651" y2="-11.049" width="0.254" layer="94" curve="180" cap="flat"/>
<text x="0" y="7.858" size="1.778" layer="95">&gt;NAME</text>
<text x="0" y="5.08" size="1.778" layer="96">&gt;VALUE</text>
<pin name="1" x="-5.08" y="12.7" visible="pad" length="short" direction="pas"/>
<pin name="2" x="-5.08" y="10.16" visible="pad" length="short" direction="pas"/>
<pin name="3" x="-5.08" y="7.62" visible="pad" length="short" direction="pas"/>
<pin name="4" x="-5.08" y="5.08" visible="pad" length="short" direction="pas"/>
<pin name="5" x="-5.08" y="2.54" visible="pad" length="short" direction="pas"/>
<pin name="6" x="-5.08" y="0" visible="pad" length="short" direction="pas"/>
<pin name="7" x="-5.08" y="-2.54" visible="pad" length="short" direction="pas"/>
<pin name="8" x="-5.08" y="-5.08" visible="pad" length="short" direction="pas"/>
<pin name="9" x="-5.08" y="-7.62" visible="pad" length="short" direction="pas"/>
<pin name="10" x="-5.08" y="-10.16" visible="pad" length="short" direction="pas"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="68611014422" urn="urn:adsk.eagle:component:3360939/1" prefix="J" uservalue="yes" library_version="2">
<description>&lt;b&gt;WR-FPC 1.00mm SMT ZIF Horizontal Bottom Contact, 10 Pins&lt;/b&gt;=&gt;Code : Con_FPC_ZIF_1.00_68611014422
&lt;br&gt;&lt;a href="http://katalog.we-online.de/media/images/eican/Con_FPC_ZIF_1.00_6861xx14422_pf2.jpg" title="Enlarge picture"&gt;
&lt;img src="http://katalog.we-online.de/media/thumbs2/eican/thb_Con_FPC_ZIF_1.00_6861xx14422_pf2.jpg" width="320"&gt;&lt;/a&gt;&lt;p&gt;
Details see: &lt;a href="http://katalog.we-online.de/en/em/686_1xx_144_22"&gt;http://katalog.we-online.de/en/em/686_1xx_144_22&lt;/a&gt;&lt;p&gt;
Created 2014-07-09, Karrer Zheng&lt;br&gt;
2014 (C) Würth Elektronik</description>
<gates>
<gate name="G$1" symbol="10" x="0" y="0"/>
</gates>
<devices>
<device name="" package="68611014422">
<connects>
<connect gate="G$1" pin="1" pad="10"/>
<connect gate="G$1" pin="10" pad="1"/>
<connect gate="G$1" pin="2" pad="9"/>
<connect gate="G$1" pin="3" pad="8"/>
<connect gate="G$1" pin="4" pad="7"/>
<connect gate="G$1" pin="5" pad="6"/>
<connect gate="G$1" pin="6" pad="5"/>
<connect gate="G$1" pin="7" pad="4"/>
<connect gate="G$1" pin="8" pad="3"/>
<connect gate="G$1" pin="9" pad="2"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:3360715/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
<library name="ORBiT-con-molex-nanofit">
<description>&lt;b&gt;ORBiT Molex Nano-Fit Connectors library&lt;/b&gt;&lt;br&gt;&lt;br&gt;
&lt;author&gt;Created by ceeden@syr.edu and gysmolny@syr.edu&lt;/author&gt;</description>
<packages>
<package name="105313-**04">
<description>&lt;b&gt;Molex Nano-Fit Right-Angle Through-Hole Header, 1x4 pins&lt;/b&gt;</description>
<pad name="1" x="3.75" y="0" drill="1.2" diameter="2" shape="square"/>
<pad name="2" x="1.25" y="0" drill="1.2" diameter="2"/>
<pad name="3" x="-1.25" y="0" drill="1.2" diameter="2"/>
<pad name="4" x="-3.75" y="0" drill="1.2" diameter="2"/>
<hole x="-3.75" y="-7.18" drill="1.7"/>
<hole x="3.75" y="-7.18" drill="1.7"/>
<wire x1="-4.07" y1="0.5" x2="4.07" y2="0.5" width="0.25" layer="51"/>
<wire x1="4.07" y1="0.5" x2="4.07" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-4.07" y1="0.5" x2="-4.07" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-4.07" y1="-1.92" x2="-5.47" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-5.47" y1="-1.92" x2="-5.47" y2="-10.38" width="0.25" layer="51"/>
<wire x1="-5.47" y1="-10.38" x2="5.47" y2="-10.38" width="0.25" layer="51"/>
<wire x1="5.47" y1="-10.38" x2="5.47" y2="-1.92" width="0.25" layer="51"/>
<wire x1="5.47" y1="-1.92" x2="4.07" y2="-1.92" width="0.25" layer="51"/>
<text x="-6" y="-6" size="1.25" layer="25" font="vector" ratio="10" rot="R90" align="bottom-center">&gt;NAME</text>
<text x="6" y="-6" size="1.25" layer="25" font="vector" ratio="10" rot="R90" align="top-center">&gt;VALUE</text>
<wire x1="5.47" y1="-1.92" x2="-5.47" y2="-1.92" width="0.25" layer="21"/>
<wire x1="-5.47" y1="-1.92" x2="-5.47" y2="-10.38" width="0.25" layer="21"/>
<wire x1="-5.47" y1="-10.38" x2="5.47" y2="-10.38" width="0.25" layer="21"/>
<wire x1="5.47" y1="-10.38" x2="5.47" y2="-1.92" width="0.25" layer="21"/>
</package>
<package name="105313-**06">
<description>&lt;b&gt;Molex Nano-Fit Right-Angle Through-Hole Header, 1x6 pins&lt;/b&gt;</description>
<pad name="1" x="6.25" y="0" drill="1.2" diameter="2" shape="square"/>
<pad name="2" x="3.75" y="0" drill="1.2" diameter="2"/>
<pad name="6" x="-6.25" y="0" drill="1.2" diameter="2"/>
<hole x="-6.25" y="-7.18" drill="1.7"/>
<hole x="6.25" y="-7.18" drill="1.7"/>
<wire x1="-6.57" y1="0.5" x2="6.57" y2="0.5" width="0.25" layer="51"/>
<wire x1="6.57" y1="0.5" x2="6.57" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-6.57" y1="0.5" x2="-6.57" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-6.57" y1="-1.92" x2="-7.97" y2="-1.92" width="0.25" layer="51"/>
<wire x1="-7.97" y1="-1.92" x2="-7.97" y2="-10.38" width="0.25" layer="51"/>
<wire x1="-7.97" y1="-10.38" x2="7.97" y2="-10.38" width="0.25" layer="51"/>
<wire x1="7.97" y1="-10.38" x2="7.97" y2="-1.92" width="0.25" layer="51"/>
<wire x1="7.97" y1="-1.92" x2="6.57" y2="-1.92" width="0.25" layer="51"/>
<text x="-8.5" y="-6" size="1.25" layer="25" font="vector" ratio="10" rot="R90" align="bottom-center">&gt;NAME</text>
<text x="8.5" y="-6" size="1.25" layer="25" font="vector" ratio="10" rot="R90" align="top-center">&gt;VALUE</text>
<wire x1="7.97" y1="-1.92" x2="-7.97" y2="-1.92" width="0.25" layer="21"/>
<wire x1="-7.97" y1="-1.92" x2="-7.97" y2="-10.38" width="0.25" layer="21"/>
<wire x1="-7.97" y1="-10.38" x2="7.97" y2="-10.38" width="0.25" layer="21"/>
<wire x1="7.97" y1="-10.38" x2="7.97" y2="-1.92" width="0.25" layer="21"/>
<pad name="3" x="1.25" y="0" drill="1.2" diameter="2"/>
<pad name="4" x="-1.25" y="0" drill="1.2" diameter="2"/>
<pad name="5" x="-3.75" y="0" drill="1.2" diameter="2"/>
</package>
</packages>
<symbols>
<symbol name="PINH1X04">
<wire x1="-6.35" y1="-5.08" x2="1.27" y2="-5.08" width="0.4064" layer="94"/>
<wire x1="1.27" y1="-5.08" x2="1.27" y2="7.62" width="0.4064" layer="94"/>
<wire x1="1.27" y1="7.62" x2="-6.35" y2="7.62" width="0.4064" layer="94"/>
<wire x1="-6.35" y1="7.62" x2="-6.35" y2="-5.08" width="0.4064" layer="94"/>
<text x="-6.35" y="8.255" size="1.778" layer="95">&gt;NAME</text>
<text x="-6.35" y="-7.62" size="1.778" layer="96">&gt;VALUE</text>
<pin name="1" x="-2.54" y="5.08" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="2" x="-2.54" y="2.54" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="3" x="-2.54" y="0" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="4" x="-2.54" y="-2.54" visible="pad" length="short" direction="pas" function="dot"/>
</symbol>
<symbol name="PINH1X06">
<wire x1="-6.35" y1="-7.62" x2="1.27" y2="-7.62" width="0.4064" layer="94"/>
<wire x1="1.27" y1="-7.62" x2="1.27" y2="10.16" width="0.4064" layer="94"/>
<wire x1="1.27" y1="10.16" x2="-6.35" y2="10.16" width="0.4064" layer="94"/>
<wire x1="-6.35" y1="10.16" x2="-6.35" y2="-7.62" width="0.4064" layer="94"/>
<text x="-6.35" y="10.795" size="1.778" layer="95">&gt;NAME</text>
<text x="-6.35" y="-10.16" size="1.778" layer="96">&gt;VALUE</text>
<pin name="1" x="-2.54" y="7.62" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="2" x="-2.54" y="5.08" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="3" x="-2.54" y="2.54" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="4" x="-2.54" y="0" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="5" x="-2.54" y="-2.54" visible="pad" length="short" direction="pas" function="dot"/>
<pin name="6" x="-2.54" y="-5.08" visible="pad" length="short" direction="pas" function="dot"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="105313-**04" prefix="P" uservalue="yes">
<description>&lt;b&gt;Molex Nano-Fit Right-Angle Through-Hole Header, 1x4 pins&lt;/b&gt;&lt;br&gt;&lt;br&gt;
Nano-Fit Power Connectors deliver both fully protected header terminals and a small package, while also offering keying options to ensure proper mating and terminal position assurance (TPA) to reduce terminal back-out.&lt;br&gt;&lt;br&gt;
Power-application customers are faced with the decision of choosing between headers with exposed terminals, leaving connectors susceptible to damage, and large, fully-isolated headers that take up too much space. Compact Nano-Fit connectors provide design engineers fully protected header terminals in a small package. Another challenge that design engineers face is meeting the requirement to use multiple headers of the same circuit size on one PCB. This complicates the assembly due to possible mis-mating of a receptacle to the wrong header. Nano-Fit connectors offer different mechanical keying options, enabling customers to reduce the risk of cross mating while improving assembly speed with color-coding logic.&lt;br&gt;&lt;br&gt;
Features:
&lt;ul&gt;
&lt;li&gt;&lt;b&gt;The smallest, fully-isolated headers in the market&lt;/b&gt;&lt;br&gt;
Deliver up to 69% PCB space savings&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Optional TPA (Terminal Position Assurance) retainer&lt;/b&gt;&lt;br&gt;
Ensures terminals are fully seated in the housing to reduce terminal back-out&lt;br&gt;
Retains terminals if main retention feature fails&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Positive-lock housing with anti-snag design&lt;/b&gt;&lt;br&gt;
Ensures mated connector assemblies will not accidentally disengage&lt;br&gt;
Provides an audible click while mating. Protects latch from damage due to wire snags&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Terminal interface with four points of contact&lt;/b&gt;&lt;br&gt;
Offers redundant, secondary current paths for long-term performance and reliability&lt;/li&gt;
&lt;li&gt;&lt;b&gt;SMT version enables use of multi-layer boards by eliminating the need for through holes&lt;/b&gt;&lt;br&gt;
Opens up real estate on space-constricted PCBs&lt;br&gt;
Potentially reduces costs by enabling use of smaller PCBs with fewer drilled holes&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Terminals and headers available in gold and tin plating&lt;/b&gt;&lt;br&gt;
Delivers different cost options while meeting performance need&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Multiple mechanical keying and color-coded options&lt;/b&gt;&lt;br&gt;
Allow same-circuit, multiple-connector use with virtually no chance of cross mating&lt;br&gt;
Color coding provides visual indication of the proper mating connector — enabling faster assembly&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Ultra-low mate force terminal&lt;/b&gt;&lt;br&gt;
Reduces operator fatigue and improves assembly compliance for high-circuit applications&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Fully isolated terminals&lt;/b&gt;&lt;br&gt;
Protect against potential damage of the header and receptacle terminals during handling and mating&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Retention tang and contact rib&lt;/b&gt;&lt;br&gt;
Maintains stable contact&lt;/li&gt;
&lt;li&gt;&lt;b&gt;SMT headers provide short electrical paths&lt;/b&gt;&lt;br&gt;
Deliver superior signal integrity performance&lt;/li&gt;
&lt;/ul&gt;
Technical data: &lt;a href="https://www.molex.com/molex/products/family?key=nanofit_power_connectors"&gt;Nano-Fit Power Connectors&lt;/a&gt;</description>
<gates>
<gate name="G$1" symbol="PINH1X04" x="0" y="0"/>
</gates>
<devices>
<device name="" package="105313-**04">
<connects>
<connect gate="G$1" pin="1" pad="1"/>
<connect gate="G$1" pin="2" pad="2"/>
<connect gate="G$1" pin="3" pad="3"/>
<connect gate="G$1" pin="4" pad="4"/>
</connects>
<technologies>
<technology name="">
<attribute name="MF" value="Molex"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="105313-**06" prefix="P" uservalue="yes">
<description>&lt;b&gt;Molex Nano-Fit Right-Angle Through-Hole Header, 1x6 pins&lt;/b&gt;&lt;br&gt;&lt;br&gt;
Nano-Fit Power Connectors deliver both fully protected header terminals and a small package, while also offering keying options to ensure proper mating and terminal position assurance (TPA) to reduce terminal back-out.&lt;br&gt;&lt;br&gt;
Power-application customers are faced with the decision of choosing between headers with exposed terminals, leaving connectors susceptible to damage, and large, fully-isolated headers that take up too much space. Compact Nano-Fit connectors provide design engineers fully protected header terminals in a small package. Another challenge that design engineers face is meeting the requirement to use multiple headers of the same circuit size on one PCB. This complicates the assembly due to possible mis-mating of a receptacle to the wrong header. Nano-Fit connectors offer different mechanical keying options, enabling customers to reduce the risk of cross mating while improving assembly speed with color-coding logic.&lt;br&gt;&lt;br&gt;
Features:
&lt;ul&gt;
&lt;li&gt;&lt;b&gt;The smallest, fully-isolated headers in the market&lt;/b&gt;&lt;br&gt;
Deliver up to 69% PCB space savings&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Optional TPA (Terminal Position Assurance) retainer&lt;/b&gt;&lt;br&gt;
Ensures terminals are fully seated in the housing to reduce terminal back-out&lt;br&gt;
Retains terminals if main retention feature fails&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Positive-lock housing with anti-snag design&lt;/b&gt;&lt;br&gt;
Ensures mated connector assemblies will not accidentally disengage&lt;br&gt;
Provides an audible click while mating. Protects latch from damage due to wire snags&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Terminal interface with four points of contact&lt;/b&gt;&lt;br&gt;
Offers redundant, secondary current paths for long-term performance and reliability&lt;/li&gt;
&lt;li&gt;&lt;b&gt;SMT version enables use of multi-layer boards by eliminating the need for through holes&lt;/b&gt;&lt;br&gt;
Opens up real estate on space-constricted PCBs&lt;br&gt;
Potentially reduces costs by enabling use of smaller PCBs with fewer drilled holes&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Terminals and headers available in gold and tin plating&lt;/b&gt;&lt;br&gt;
Delivers different cost options while meeting performance need&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Multiple mechanical keying and color-coded options&lt;/b&gt;&lt;br&gt;
Allow same-circuit, multiple-connector use with virtually no chance of cross mating&lt;br&gt;
Color coding provides visual indication of the proper mating connector — enabling faster assembly&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Ultra-low mate force terminal&lt;/b&gt;&lt;br&gt;
Reduces operator fatigue and improves assembly compliance for high-circuit applications&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Fully isolated terminals&lt;/b&gt;&lt;br&gt;
Protect against potential damage of the header and receptacle terminals during handling and mating&lt;/li&gt;
&lt;li&gt;&lt;b&gt;Retention tang and contact rib&lt;/b&gt;&lt;br&gt;
Maintains stable contact&lt;/li&gt;
&lt;li&gt;&lt;b&gt;SMT headers provide short electrical paths&lt;/b&gt;&lt;br&gt;
Deliver superior signal integrity performance&lt;/li&gt;
&lt;/ul&gt;
Technical data: &lt;a href="https://www.molex.com/molex/products/family?key=nanofit_power_connectors"&gt;Nano-Fit Power Connectors&lt;/a&gt;</description>
<gates>
<gate name="G$1" symbol="PINH1X06" x="0" y="0"/>
</gates>
<devices>
<device name="" package="105313-**06">
<connects>
<connect gate="G$1" pin="1" pad="1"/>
<connect gate="G$1" pin="2" pad="2"/>
<connect gate="G$1" pin="3" pad="3"/>
<connect gate="G$1" pin="4" pad="4"/>
<connect gate="G$1" pin="5" pad="5"/>
<connect gate="G$1" pin="6" pad="6"/>
</connects>
<technologies>
<technology name="">
<attribute name="MF" value="Molex"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</libraries>
<attributes>
</attributes>
<variantdefs>
</variantdefs>
<classes>
<class number="0" name="default" width="0" drill="0">
</class>
</classes>
<parts>
<part name="U$1" library="ORBiT-IC-PIC" deviceset="PIC16F18424" device="" package3d_urn="urn:adsk.eagle:package:10014419/1"/>
<part name="J1" library="Wurth_Elektronik_Electromechanic_FPC_Connectors_&amp;_Flat_Flexible_Cable_rev18c" library_urn="urn:adsk.eagle:library:488576" deviceset="68611014422" device="" package3d_urn="urn:adsk.eagle:package:3360715/1"/>
<part name="P1" library="ORBiT-con-molex-nanofit" deviceset="105313-**04" device=""/>
<part name="P2" library="ORBiT-con-molex-nanofit" deviceset="105313-**04" device=""/>
<part name="P3" library="ORBiT-con-molex-nanofit" deviceset="105313-**06" device=""/>
</parts>
<sheets>
<sheet>
<plain>
</plain>
<instances>
<instance part="U$1" gate="G$1" x="53.34" y="48.26" smashed="yes"/>
<instance part="J1" gate="G$1" x="5.08" y="55.88" smashed="yes" rot="R180">
<attribute name="NAME" x="5.08" y="48.022" size="1.778" layer="95" rot="R180"/>
<attribute name="VALUE" x="5.08" y="50.8" size="1.778" layer="96" rot="R180"/>
</instance>
<instance part="P1" gate="G$1" x="60.96" y="99.06" smashed="yes">
<attribute name="NAME" x="54.61" y="107.315" size="1.778" layer="95"/>
<attribute name="VALUE" x="54.61" y="91.44" size="1.778" layer="96"/>
</instance>
<instance part="P2" gate="G$1" x="60.96" y="73.66" smashed="yes">
<attribute name="NAME" x="54.61" y="81.915" size="1.778" layer="95"/>
<attribute name="VALUE" x="54.61" y="66.04" size="1.778" layer="96"/>
</instance>
<instance part="P3" gate="G$1" x="96.52" y="53.34" smashed="yes">
<attribute name="NAME" x="90.17" y="64.135" size="1.778" layer="95"/>
<attribute name="VALUE" x="90.17" y="43.18" size="1.778" layer="96"/>
</instance>
</instances>
<busses>
</busses>
<nets>
<net name="AD3" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC2"/>
<wire x1="35.56" y1="55.88" x2="25.4" y2="55.88" width="0.1524" layer="91"/>
<wire x1="25.4" y1="55.88" x2="25.4" y2="58.42" width="0.1524" layer="91"/>
<pinref part="J1" gate="G$1" pin="7"/>
<wire x1="25.4" y1="58.42" x2="10.16" y2="58.42" width="0.1524" layer="91"/>
<label x="12.7" y="58.42" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD4" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC3"/>
<wire x1="35.56" y1="53.34" x2="22.86" y2="53.34" width="0.1524" layer="91"/>
<wire x1="22.86" y1="53.34" x2="22.86" y2="55.88" width="0.1524" layer="91"/>
<pinref part="J1" gate="G$1" pin="6"/>
<wire x1="22.86" y1="55.88" x2="10.16" y2="55.88" width="0.1524" layer="91"/>
<label x="12.7" y="55.88" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD5" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC4"/>
<wire x1="35.56" y1="50.8" x2="22.86" y2="50.8" width="0.1524" layer="91"/>
<wire x1="22.86" y1="50.8" x2="20.32" y2="50.8" width="0.1524" layer="91"/>
<wire x1="20.32" y1="50.8" x2="20.32" y2="53.34" width="0.1524" layer="91"/>
<pinref part="J1" gate="G$1" pin="5"/>
<wire x1="20.32" y1="53.34" x2="10.16" y2="53.34" width="0.1524" layer="91"/>
<label x="12.7" y="53.34" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD6" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC5"/>
<wire x1="35.56" y1="48.26" x2="17.78" y2="48.26" width="0.1524" layer="91"/>
<wire x1="17.78" y1="48.26" x2="17.78" y2="50.8" width="0.1524" layer="91"/>
<pinref part="J1" gate="G$1" pin="4"/>
<wire x1="17.78" y1="50.8" x2="10.16" y2="50.8" width="0.1524" layer="91"/>
<label x="12.7" y="50.8" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD7" class="0">
<segment>
<pinref part="J1" gate="G$1" pin="3"/>
<wire x1="10.16" y1="48.26" x2="12.7" y2="48.26" width="0.1524" layer="91"/>
<label x="12.7" y="48.26" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="U$1" gate="G$1" pin="RA4"/>
<wire x1="71.12" y1="50.8" x2="76.2" y2="50.8" width="0.1524" layer="91"/>
<label x="73.66" y="50.8" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD8" class="0">
<segment>
<pinref part="J1" gate="G$1" pin="2"/>
<wire x1="10.16" y1="45.72" x2="12.7" y2="45.72" width="0.1524" layer="91"/>
<label x="12.7" y="45.72" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="U$1" gate="G$1" pin="RA5"/>
<wire x1="71.12" y1="48.26" x2="76.2" y2="48.26" width="0.1524" layer="91"/>
<label x="73.66" y="48.26" size="1.778" layer="95"/>
</segment>
</net>
<net name="AD1" class="0">
<segment>
<pinref part="J1" gate="G$1" pin="9"/>
<wire x1="10.16" y1="63.5" x2="17.78" y2="63.5" width="0.1524" layer="91"/>
<label x="12.7" y="63.5" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="U$1" gate="G$1" pin="RA0/ICSPDAT"/>
<wire x1="71.12" y1="60.96" x2="76.2" y2="60.96" width="0.1524" layer="91"/>
<label x="73.66" y="60.96" size="1.778" layer="95"/>
<wire x1="76.2" y1="60.96" x2="83.82" y2="60.96" width="0.1524" layer="91"/>
<wire x1="83.82" y1="60.96" x2="86.36" y2="60.96" width="0.1524" layer="91"/>
<wire x1="86.36" y1="60.96" x2="86.36" y2="58.42" width="0.1524" layer="91"/>
<pinref part="P3" gate="G$1" pin="2"/>
<wire x1="86.36" y1="58.42" x2="93.98" y2="58.42" width="0.1524" layer="91"/>
</segment>
</net>
<net name="AD2" class="0">
<segment>
<pinref part="J1" gate="G$1" pin="8"/>
<wire x1="10.16" y1="60.96" x2="17.78" y2="60.96" width="0.1524" layer="91"/>
<label x="12.7" y="60.96" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="U$1" gate="G$1" pin="RA1/ICSPCLK"/>
<wire x1="71.12" y1="58.42" x2="76.2" y2="58.42" width="0.1524" layer="91"/>
<label x="73.66" y="58.42" size="1.778" layer="95"/>
<wire x1="76.2" y1="58.42" x2="83.82" y2="58.42" width="0.1524" layer="91"/>
<pinref part="P3" gate="G$1" pin="3"/>
<wire x1="83.82" y1="58.42" x2="83.82" y2="55.88" width="0.1524" layer="91"/>
<wire x1="83.82" y1="55.88" x2="93.98" y2="55.88" width="0.1524" layer="91"/>
</segment>
</net>
<net name="SCL" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC0"/>
<wire x1="35.56" y1="60.96" x2="33.02" y2="60.96" width="0.1524" layer="91"/>
<wire x1="33.02" y1="60.96" x2="33.02" y2="71.12" width="0.1524" layer="91"/>
<label x="33.02" y="71.12" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P1" gate="G$1" pin="2"/>
<wire x1="58.42" y1="101.6" x2="50.8" y2="101.6" width="0.1524" layer="91"/>
<pinref part="P2" gate="G$1" pin="2"/>
<wire x1="50.8" y1="101.6" x2="50.8" y2="93.98" width="0.1524" layer="91"/>
<wire x1="50.8" y1="93.98" x2="50.8" y2="76.2" width="0.1524" layer="91"/>
<wire x1="50.8" y1="76.2" x2="58.42" y2="76.2" width="0.1524" layer="91"/>
<wire x1="50.8" y1="93.98" x2="40.64" y2="93.98" width="0.1524" layer="91"/>
<junction x="50.8" y="93.98"/>
<label x="40.64" y="93.98" size="1.778" layer="95"/>
</segment>
</net>
<net name="SDA" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RC1"/>
<wire x1="35.56" y1="58.42" x2="30.48" y2="58.42" width="0.1524" layer="91"/>
<wire x1="30.48" y1="58.42" x2="30.48" y2="71.12" width="0.1524" layer="91"/>
<label x="25.4" y="71.12" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P2" gate="G$1" pin="3"/>
<wire x1="58.42" y1="73.66" x2="48.26" y2="73.66" width="0.1524" layer="91"/>
<wire x1="48.26" y1="73.66" x2="48.26" y2="96.52" width="0.1524" layer="91"/>
<pinref part="P1" gate="G$1" pin="3"/>
<wire x1="48.26" y1="96.52" x2="48.26" y2="99.06" width="0.1524" layer="91"/>
<wire x1="48.26" y1="99.06" x2="58.42" y2="99.06" width="0.1524" layer="91"/>
<wire x1="48.26" y1="96.52" x2="40.64" y2="96.52" width="0.1524" layer="91"/>
<junction x="48.26" y="96.52"/>
<label x="40.64" y="96.52" size="1.778" layer="95"/>
</segment>
</net>
<net name="VCC" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="VDD"/>
<wire x1="35.56" y1="40.64" x2="30.48" y2="40.64" width="0.1524" layer="91"/>
<wire x1="30.48" y1="40.64" x2="27.94" y2="40.64" width="0.1524" layer="91"/>
<pinref part="J1" gate="G$1" pin="10"/>
<wire x1="27.94" y1="40.64" x2="27.94" y2="66.04" width="0.1524" layer="91"/>
<wire x1="27.94" y1="66.04" x2="10.16" y2="66.04" width="0.1524" layer="91"/>
<label x="12.7" y="66.04" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P3" gate="G$1" pin="1"/>
<wire x1="93.98" y1="60.96" x2="88.9" y2="60.96" width="0.1524" layer="91"/>
<wire x1="88.9" y1="60.96" x2="88.9" y2="68.58" width="0.1524" layer="91"/>
<label x="88.9" y="68.58" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P1" gate="G$1" pin="1"/>
<wire x1="58.42" y1="104.14" x2="45.72" y2="104.14" width="0.1524" layer="91"/>
<wire x1="45.72" y1="104.14" x2="45.72" y2="99.06" width="0.1524" layer="91"/>
<wire x1="45.72" y1="99.06" x2="45.72" y2="81.28" width="0.1524" layer="91"/>
<wire x1="45.72" y1="81.28" x2="45.72" y2="78.74" width="0.1524" layer="91"/>
<pinref part="P2" gate="G$1" pin="1"/>
<wire x1="45.72" y1="78.74" x2="58.42" y2="78.74" width="0.1524" layer="91"/>
<wire x1="45.72" y1="99.06" x2="40.64" y2="99.06" width="0.1524" layer="91"/>
<junction x="45.72" y="99.06"/>
<label x="40.64" y="99.06" size="1.778" layer="95"/>
</segment>
</net>
<net name="GND" class="0">
<segment>
<pinref part="J1" gate="G$1" pin="1"/>
<wire x1="10.16" y1="43.18" x2="25.4" y2="43.18" width="0.1524" layer="91"/>
<wire x1="25.4" y1="43.18" x2="25.4" y2="38.1" width="0.1524" layer="91"/>
<pinref part="U$1" gate="G$1" pin="VSS"/>
<wire x1="25.4" y1="38.1" x2="35.56" y2="38.1" width="0.1524" layer="91"/>
<label x="12.7" y="43.18" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P3" gate="G$1" pin="6"/>
<wire x1="93.98" y1="48.26" x2="88.9" y2="48.26" width="0.1524" layer="91"/>
<wire x1="88.9" y1="48.26" x2="88.9" y2="43.18" width="0.1524" layer="91"/>
<label x="88.9" y="43.18" size="1.778" layer="95"/>
</segment>
<segment>
<pinref part="P1" gate="G$1" pin="4"/>
<wire x1="58.42" y1="96.52" x2="53.34" y2="96.52" width="0.1524" layer="91"/>
<pinref part="P2" gate="G$1" pin="4"/>
<wire x1="53.34" y1="96.52" x2="53.34" y2="91.44" width="0.1524" layer="91"/>
<wire x1="53.34" y1="91.44" x2="53.34" y2="71.12" width="0.1524" layer="91"/>
<wire x1="53.34" y1="71.12" x2="58.42" y2="71.12" width="0.1524" layer="91"/>
<wire x1="53.34" y1="91.44" x2="40.64" y2="91.44" width="0.1524" layer="91"/>
<junction x="53.34" y="91.44"/>
<label x="40.64" y="91.44" size="1.778" layer="95"/>
</segment>
</net>
<net name="N$7" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RA2"/>
<wire x1="71.12" y1="55.88" x2="81.28" y2="55.88" width="0.1524" layer="91"/>
<pinref part="P3" gate="G$1" pin="4"/>
<wire x1="81.28" y1="55.88" x2="81.28" y2="53.34" width="0.1524" layer="91"/>
<wire x1="81.28" y1="53.34" x2="93.98" y2="53.34" width="0.1524" layer="91"/>
</segment>
</net>
<net name="N$8" class="0">
<segment>
<pinref part="U$1" gate="G$1" pin="RA3/VPP/MCLR"/>
<wire x1="71.12" y1="53.34" x2="78.74" y2="53.34" width="0.1524" layer="91"/>
<pinref part="P3" gate="G$1" pin="5"/>
<wire x1="78.74" y1="53.34" x2="78.74" y2="50.8" width="0.1524" layer="91"/>
<wire x1="78.74" y1="50.8" x2="93.98" y2="50.8" width="0.1524" layer="91"/>
</segment>
</net>
</nets>
</sheet>
</sheets>
</schematic>
</drawing>
<compatibility>
<note version="8.2" severity="warning">
Since Version 8.2, EAGLE supports online libraries. The ids
of those online libraries will not be understood (or retained)
with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
