
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.49

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.00    0.00    0.00    0.20 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 ^ _2_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.02    0.08    0.28 ^ _2_/X (sky130_fd_sc_hd__and2_1)
                                         clk_out (net)
                  0.02    0.00    0.28 ^ clk_out (out)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.00    0.00    0.00    0.20 v clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 v _2_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.02    0.11    0.31 v _2_/X (sky130_fd_sc_hd__and2_1)
                                         clk_out (net)
                  0.02    0.00    0.31 v clk_out (out)
                                  0.31   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  4.49   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.00    0.00    0.00    0.20 v clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 v _2_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.02    0.11    0.31 v _2_/X (sky130_fd_sc_hd__and2_1)
                                         clk_out (net)
                  0.02    0.00    0.31 v clk_out (out)
                                  0.31   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  4.49   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.70e-07   4.83e-08   8.33e-12   8.19e-07  62.4%
Combinational          4.33e-07   6.12e-08   4.34e-12   4.94e-07  37.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.20e-06   1.10e-07   1.27e-11   1.31e-06 100.0%
                          91.7%       8.3%       0.0%
