# RISC V Pipelined Processor

## Introduction
This is a 5-stage pipelined processor for the RISC-V ISA. It is written in Verilog and is capable of running the RISC-V instruction set.

## Authors
- [Ali Asghar Chakera](https://github.com/aliasgharchakera)
- Abdul Majid
- Muneeb Shafique