Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:53:07 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.535
  Slack (ns):             -4.266
  Arrival (ns):            1.039
  Required (ns):           5.305
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:D
  Delay (ns):              0.562
  Slack (ns):             -4.255
  Arrival (ns):            1.066
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:D
  Delay (ns):              0.559
  Slack (ns):             -4.242
  Arrival (ns):            1.063
  Required (ns):           5.305
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:D
  Delay (ns):              0.641
  Slack (ns):             -4.187
  Arrival (ns):            1.145
  Required (ns):           5.332
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:D
  Delay (ns):              0.618
  Slack (ns):             -4.183
  Arrival (ns):            1.134
  Required (ns):           5.317
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:D
  Delay (ns):              0.676
  Slack (ns):             -4.162
  Arrival (ns):            1.180
  Required (ns):           5.342
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:D
  Delay (ns):              0.671
  Slack (ns):             -4.134
  Arrival (ns):            1.187
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:D
  Delay (ns):              0.642
  Slack (ns):             -4.105
  Arrival (ns):            1.154
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              0.642
  Slack (ns):             -4.105
  Arrival (ns):            1.139
  Required (ns):           5.244
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:D
  Delay (ns):              0.643
  Slack (ns):             -4.104
  Arrival (ns):            1.155
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:D
  Delay (ns):              0.645
  Slack (ns):             -4.102
  Arrival (ns):            1.156
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              0.646
  Slack (ns):             -4.101
  Arrival (ns):            1.158
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:D
  Delay (ns):              0.646
  Slack (ns):             -4.101
  Arrival (ns):            1.157
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              0.646
  Slack (ns):             -4.101
  Arrival (ns):            1.143
  Required (ns):           5.244
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:D
  Delay (ns):              0.647
  Slack (ns):             -4.100
  Arrival (ns):            1.154
  Required (ns):           5.254
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              0.648
  Slack (ns):             -4.099
  Arrival (ns):            1.150
  Required (ns):           5.249
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:D
  Delay (ns):              0.648
  Slack (ns):             -4.099
  Arrival (ns):            1.151
  Required (ns):           5.250
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[5]:D
  Delay (ns):              0.648
  Slack (ns):             -4.099
  Arrival (ns):            1.144
  Required (ns):           5.243
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:D
  Delay (ns):              0.648
  Slack (ns):             -4.099
  Arrival (ns):            1.154
  Required (ns):           5.253
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[0]:D
  Delay (ns):              0.648
  Slack (ns):             -4.099
  Arrival (ns):            1.155
  Required (ns):           5.254
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              0.649
  Slack (ns):             -4.098
  Arrival (ns):            1.135
  Required (ns):           5.233
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              0.649
  Slack (ns):             -4.098
  Arrival (ns):            1.135
  Required (ns):           5.233
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[2]:D
  Delay (ns):              0.751
  Slack (ns):             -4.097
  Arrival (ns):            1.245
  Required (ns):           5.342
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:D
  Delay (ns):              0.650
  Slack (ns):             -4.097
  Arrival (ns):            1.152
  Required (ns):           5.249
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:D
  Delay (ns):              0.650
  Slack (ns):             -4.097
  Arrival (ns):            1.136
  Required (ns):           5.233
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:D
  Delay (ns):              0.650
  Slack (ns):             -4.097
  Arrival (ns):            1.156
  Required (ns):           5.253
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:D
  Delay (ns):              0.650
  Slack (ns):             -4.097
  Arrival (ns):            1.136
  Required (ns):           5.233
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D
  Delay (ns):              0.752
  Slack (ns):             -4.096
  Arrival (ns):            1.237
  Required (ns):           5.333
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.707
  Slack (ns):             -4.094
  Arrival (ns):            1.211
  Required (ns):           5.305
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:D
  Delay (ns):              0.653
  Slack (ns):             -4.094
  Arrival (ns):            1.149
  Required (ns):           5.243
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[0]:D
  Delay (ns):              0.755
  Slack (ns):             -4.093
  Arrival (ns):            1.249
  Required (ns):           5.342
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:D
  Delay (ns):              0.655
  Slack (ns):             -4.092
  Arrival (ns):            1.151
  Required (ns):           5.243
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:D
  Delay (ns):              0.755
  Slack (ns):             -4.083
  Arrival (ns):            1.259
  Required (ns):           5.342
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:D
  Delay (ns):              0.749
  Slack (ns):             -4.079
  Arrival (ns):            1.253
  Required (ns):           5.332
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:D
  Delay (ns):              0.751
  Slack (ns):             -4.066
  Arrival (ns):            1.255
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.752
  Slack (ns):             -4.065
  Arrival (ns):            1.256
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.759
  Slack (ns):             -4.058
  Arrival (ns):            1.263
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 38
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.750
  Slack (ns):             -4.051
  Arrival (ns):            1.254
  Required (ns):           5.305
  Operating Conditions:    WORST

Path 39
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.771
  Slack (ns):             -4.046
  Arrival (ns):            1.275
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 40
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.771
  Slack (ns):             -4.046
  Arrival (ns):            1.275
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 41
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:D
  Delay (ns):              0.783
  Slack (ns):             -4.046
  Arrival (ns):            1.287
  Required (ns):           5.333
  Operating Conditions:    WORST

Path 42
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:D
  Delay (ns):              0.794
  Slack (ns):             -4.021
  Arrival (ns):            1.298
  Required (ns):           5.319
  Operating Conditions:    WORST

Path 43
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:D
  Delay (ns):              0.846
  Slack (ns):             -3.959
  Arrival (ns):            1.362
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 44
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:D
  Delay (ns):              0.804
  Slack (ns):             -3.950
  Arrival (ns):            1.316
  Required (ns):           5.266
  Operating Conditions:    WORST

Path 45
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:D
  Delay (ns):              0.810
  Slack (ns):             -3.942
  Arrival (ns):            1.316
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 46
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              0.838
  Slack (ns):             -3.935
  Arrival (ns):            1.324
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 47
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.885
  Slack (ns):             -3.932
  Arrival (ns):            1.389
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 48
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.885
  Slack (ns):             -3.932
  Arrival (ns):            1.389
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 49
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:D
  Delay (ns):              0.886
  Slack (ns):             -3.931
  Arrival (ns):            1.402
  Required (ns):           5.333
  Operating Conditions:    WORST

Path 50
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:D
  Delay (ns):              0.843
  Slack (ns):             -3.930
  Arrival (ns):            1.345
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 51
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:D
  Delay (ns):              0.848
  Slack (ns):             -3.925
  Arrival (ns):            1.344
  Required (ns):           5.269
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              0.885
  Slack (ns):             -3.877
  Arrival (ns):            1.371
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 53
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:D
  Delay (ns):              0.889
  Slack (ns):             -3.875
  Arrival (ns):            1.391
  Required (ns):           5.266
  Operating Conditions:    WORST

Path 54
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:D
  Delay (ns):              0.894
  Slack (ns):             -3.868
  Arrival (ns):            1.390
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              0.900
  Slack (ns):             -3.863
  Arrival (ns):            1.412
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 56
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:D
  Delay (ns):              0.907
  Slack (ns):             -3.857
  Arrival (ns):            1.413
  Required (ns):           5.270
  Operating Conditions:    WORST

Path 57
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:D
  Delay (ns):              0.923
  Slack (ns):             -3.850
  Arrival (ns):            1.425
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 58
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:D
  Delay (ns):              0.928
  Slack (ns):             -3.845
  Arrival (ns):            1.424
  Required (ns):           5.269
  Operating Conditions:    WORST

Path 59
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:D
  Delay (ns):              0.972
  Slack (ns):             -3.833
  Arrival (ns):            1.488
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:D
  Delay (ns):              0.972
  Slack (ns):             -3.833
  Arrival (ns):            1.488
  Required (ns):           5.321
  Operating Conditions:    WORST

Path 61
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              0.944
  Slack (ns):             -3.829
  Arrival (ns):            1.430
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 62
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              0.990
  Slack (ns):             -3.825
  Arrival (ns):            1.494
  Required (ns):           5.319
  Operating Conditions:    WORST

Path 63
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:D
  Delay (ns):              0.974
  Slack (ns):             -3.780
  Arrival (ns):            1.485
  Required (ns):           5.265
  Operating Conditions:    WORST

Path 64
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              1.000
  Slack (ns):             -3.763
  Arrival (ns):            1.502
  Required (ns):           5.265
  Operating Conditions:    WORST

Path 65
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:D
  Delay (ns):              0.989
  Slack (ns):             -3.763
  Arrival (ns):            1.485
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 66
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              0.984
  Slack (ns):             -3.762
  Arrival (ns):            1.486
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 67
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[5]:D
  Delay (ns):              1.005
  Slack (ns):             -3.757
  Arrival (ns):            1.501
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:D
  Delay (ns):              1.008
  Slack (ns):             -3.754
  Arrival (ns):            1.494
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 69
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              0.985
  Slack (ns):             -3.751
  Arrival (ns):            1.497
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 70
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:D
  Delay (ns):              0.992
  Slack (ns):             -3.750
  Arrival (ns):            1.498
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 71
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:D
  Delay (ns):              1.030
  Slack (ns):             -3.734
  Arrival (ns):            1.541
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 72
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              1.031
  Slack (ns):             -3.732
  Arrival (ns):            1.527
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 73
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              1.047
  Slack (ns):             -3.726
  Arrival (ns):            1.549
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 74
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:D
  Delay (ns):              1.052
  Slack (ns):             -3.722
  Arrival (ns):            1.548
  Required (ns):           5.270
  Operating Conditions:    WORST

Path 75
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              1.040
  Slack (ns):             -3.713
  Arrival (ns):            1.546
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 76
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              1.054
  Slack (ns):             -3.709
  Arrival (ns):            1.550
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 77
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:D
  Delay (ns):              1.056
  Slack (ns):             -3.708
  Arrival (ns):            1.567
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 78
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              1.057
  Slack (ns):             -3.696
  Arrival (ns):            1.563
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 79
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:D
  Delay (ns):              1.071
  Slack (ns):             -3.681
  Arrival (ns):            1.567
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 80
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              1.066
  Slack (ns):             -3.679
  Arrival (ns):            1.569
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 81
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              1.068
  Slack (ns):             -3.669
  Arrival (ns):            1.579
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 82
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              1.098
  Slack (ns):             -3.654
  Arrival (ns):            1.594
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 83
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:D
  Delay (ns):              1.104
  Slack (ns):             -3.651
  Arrival (ns):            1.615
  Required (ns):           5.266
  Operating Conditions:    WORST

Path 84
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:D
  Delay (ns):              1.101
  Slack (ns):             -3.651
  Arrival (ns):            1.597
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 85
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              1.119
  Slack (ns):             -3.644
  Arrival (ns):            1.615
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 86
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[9]:D
  Delay (ns):              1.112
  Slack (ns):             -3.642
  Arrival (ns):            1.623
  Required (ns):           5.265
  Operating Conditions:    WORST

Path 87
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              1.101
  Slack (ns):             -3.641
  Arrival (ns):            1.607
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 88
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:D
  Delay (ns):              1.104
  Slack (ns):             -3.638
  Arrival (ns):            1.610
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 89
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              1.136
  Slack (ns):             -3.627
  Arrival (ns):            1.632
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 90
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[10]:D
  Delay (ns):              1.156
  Slack (ns):             -3.608
  Arrival (ns):            1.667
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 91
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[11]:D
  Delay (ns):              1.143
  Slack (ns):             -3.593
  Arrival (ns):            1.655
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 92
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[7]:D
  Delay (ns):              1.149
  Slack (ns):             -3.593
  Arrival (ns):            1.655
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 93
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              1.180
  Slack (ns):             -3.572
  Arrival (ns):            1.676
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 94
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[11]:D
  Delay (ns):              1.183
  Slack (ns):             -3.569
  Arrival (ns):            1.679
  Required (ns):           5.248
  Operating Conditions:    WORST

Path 95
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:D
  Delay (ns):              1.190
  Slack (ns):             -3.564
  Arrival (ns):            1.701
  Required (ns):           5.265
  Operating Conditions:    WORST

Path 96
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[10]:D
  Delay (ns):              1.194
  Slack (ns):             -3.559
  Arrival (ns):            1.700
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 97
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[8]:D
  Delay (ns):              1.214
  Slack (ns):             -3.539
  Arrival (ns):            1.720
  Required (ns):           5.259
  Operating Conditions:    WORST

Path 98
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:D
  Delay (ns):              1.233
  Slack (ns):             -3.531
  Arrival (ns):            1.744
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 99
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[6]:D
  Delay (ns):              1.259
  Slack (ns):             -3.505
  Arrival (ns):            1.770
  Required (ns):           5.275
  Operating Conditions:    WORST

Path 100
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[9]:D
  Delay (ns):              1.258
  Slack (ns):             -3.484
  Arrival (ns):            1.764
  Required (ns):           5.248
  Operating Conditions:    WORST

