//! **************************************************************************
// Written by: Map P.20131013 on Mon Mar 13 01:45:59 2017
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "clr" LOCATE = SITE "D9" LEVEL 1;
COMP "blue<0>" LOCATE = SITE "R7" LEVEL 1;
COMP "blue<1>" LOCATE = SITE "T7" LEVEL 1;
COMP "sw<0>" LOCATE = SITE "T10" LEVEL 1;
COMP "sw<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "sw<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "sw<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "sw<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "hsync" LOCATE = SITE "N6" LEVEL 1;
COMP "vsync" LOCATE = SITE "P7" LEVEL 1;
COMP "btnInput" LOCATE = SITE "B8" LEVEL 1;
COMP "btnReset" LOCATE = SITE "A8" LEVEL 1;
COMP "red<0>" LOCATE = SITE "U7" LEVEL 1;
COMP "red<1>" LOCATE = SITE "V7" LEVEL 1;
COMP "red<2>" LOCATE = SITE "N7" LEVEL 1;
COMP "green<0>" LOCATE = SITE "P8" LEVEL 1;
COMP "green<1>" LOCATE = SITE "T6" LEVEL 1;
COMP "green<2>" LOCATE = SITE "V6" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "rst_ff" BEL "rst_vga" BEL
        "input4_sw_sync/synch_out" BEL "input4_sw_sync/meta" BEL
        "input3_sw_sync/synch_out" BEL "input3_sw_sync/meta" BEL
        "input2_sw_sync/synch_out" BEL "input2_sw_sync/meta" BEL
        "input1_sw_sync/synch_out" BEL "input1_sw_sync/meta" BEL
        "AI_sw_sync/synch_out" BEL "AI_sw_sync/meta" BEL
        "input_move_sync/synch_out" BEL "input_move_sync/meta" BEL
        "rst_sync/synch_out" BEL "rst_sync/meta" BEL
        "deb_S/btn_delay_counter_1" BEL "deb_S/btn_delay_counter_0" BEL
        "U1/q_0" BEL "U1/q_1" BEL "U1/q_2" BEL "U1/q_3" BEL "U1/q_4" BEL
        "U1/q_5" BEL "U1/q_6" BEL "U1/q_7" BEL "U1/q_8" BEL "U1/q_9" BEL
        "U1/q_10" BEL "U1/q_11" BEL "U1/q_12" BEL "U1/q_13" BEL "U1/q_14" BEL
        "U1/q_15" BEL "U3/hc_0" BEL "U3/hc_8" BEL "U3/hc_7" BEL "U3/hc_9" BEL
        "U3/hc_6" BEL "U3/hc_5" BEL "U3/hc_4" BEL "U3/hc_3" BEL "U3/hc_2" BEL
        "U3/hc_1" BEL "U3/hc_1_1" BEL "U3/hc_2_1" BEL "U3/hc_3_1" BEL
        "U3/vc_0" BEL "U3/vc_9" BEL "U3/vc_8" BEL "U3/vc_7" BEL "U3/vc_6" BEL
        "U3/vc_4" BEL "U3/vc_3" BEL "U3/vc_5" BEL "U3/vc_2" BEL "U3/vc_1" BEL
        "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
SCHEMATIC END;

