###############################################################
#  Generated by:      Cadence Innovus 15.28-s017_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug 29 15:50:26 2017
#  Design:            cur_dec
#  Command:           report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report 
###############################################################

Clock DAG stats:
================

-------------------------------
Cell type      Count    Area
-------------------------------
Buffers         16      225.792
Inverters        1        8.467
Clock Gates      0        0.000
Clock Logic     20      169.344
All             37      403.603
-------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      786.800
Leaf       626.640
Total     1413.440
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.067    0.114    0.181
Leaf     4.000    0.088    4.088
Total    4.067    0.202    4.269
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 16      4.000     0.250       0.000      0.250    0.250
--------------------------------------------------------


Clock DAG net violations:
=========================

None



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
in[0]           0          0        0       0           0          16        0       16      1       20         0          4        1     71.68     1395.54     403.603   0.202  4.067  in[0]
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                         (Ohms)                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    0          0        0       0           0          16        0       16      1       20         0          4      1.68182     1        1     71.680   1395.537     403.603   0.202  4.067
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)     6.160   35.000    71.680   17.308
Source-sink manhattan distance (um)    5.900   34.735    72.050   16.266
Source-sink resistance (Ohm)         315.550  720.485  1395.537  209.825
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
in[0]               0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: in[0]
============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  16
# Inverters           :   1
  Total               :  17
Minimum depth         :   3
Maximum depth         :   4
Buffering area (um^2) : 234.259

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0         0          0        0       0           0          16
---------------------------------------------------------------------------
Total    0         0          0        0       0           0          16
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------
Timing Corner           Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------
corner_max:setup.early     0.998          1.000         0.806          0.351      ignored          -      ignored          -
corner_max:setup.late      0.998          1.000         0.806          0.351      explicit      1.000     explicit      2.000
corner_min:hold.early      0.488          0.393         0.392          0.302      ignored          -      ignored          -
corner_min:hold.late       0.488          0.393         0.392          0.302      ignored          -      ignored          -
---------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

