A *D latch* is type of [[latch]] that has one input: Data ($D$). The output of the *D latch* is the same as the $D$ input as long as the [[clock]] signal is high. [^1]

[^1]: https://www.geeksforgeeks.org/latches-in-digital-logic/#