#ifndef SI_CODEX_CSR__SSWRP_GPU__MBA_TOP_GPU__MBA_GPU_CLIENT_CSR__CLIENT_0_H_
#define SI_CODEX_CSR__SSWRP_GPU__MBA_TOP_GPU__MBA_GPU_CLIENT_CSR__CLIENT_0_H_

// Header generated from:
// https://partnerdash.google.com/apps/siliconcodex/codex?a=90891426&projecttype=ENTRY_TYPE_SOC&project=rdo&label=RDO_A0_M5_V5_R3&entry=rdo:RDO_A0_M5_V5_R3%2Fsswrp_gpu:RDO_SSWRP_GPU_M4_V4_R17_D3_E3_C6%2Fcsr%2Fsswrp_gpu%2Fmba_top_gpu%2Fmba_gpu_client_csr%2FCLIENT_0&pli=1

// <register>_address values represent addresses relative to the top-level
// containing chip. These values are equivalent to the "address" values
// displayed in the Codex UI.
// <register>_offset values represent addresses relative to the immediate
// containing chip, block, or section. These values are equivalent to the
// "offset" values displayed in the Codex UI.

#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG_address 0x6a0000
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG_offset 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG_read_mask 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG_write_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG__SET_HOST_IRQ_offset 0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG__SET_HOST_IRQ_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_TRIG__SET_HOST_IRQ_default 0x0

#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG_address 0x6a0004
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG_offset 0x4
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG_mask 0x1010100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG_read_mask 0x1010100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG_write_mask 0x1010100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__ENABLE_HOST_AUTO_ACK_offset 8
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__ENABLE_HOST_AUTO_ACK_mask 0x100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__ENABLE_HOST_AUTO_ACK_default 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_MSG_INT_offset 16
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_MSG_INT_mask 0x10000
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_MSG_INT_default 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_ACK_INT_offset 24
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_ACK_INT_mask 0x1000000
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_CONFIG__CLIENT_IRQ_MASK_ACK_INT_default 0x0

#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS_address 0x6a0008
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS_offset 0x8
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS_mask 0x101
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS_read_mask 0x101
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS_write_mask 0x101
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_MSG_INT_offset 0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_MSG_INT_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_MSG_INT_default 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_ACK_INT_offset 8
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_ACK_INT_mask 0x100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_IRQ_STATUS__CLIENT_IRQ_STATUS_ACK_INT_default 0x0

#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW_address 0x6a000c
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW_offset 0xc
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW_mask 0x10101
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW_read_mask 0x10101
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW_write_mask 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_MBX_EN_offset 0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_MBX_EN_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_MBX_EN_default 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_MASK_offset 8
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_MASK_mask 0x100
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_MASK_default 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_STATUS_offset 16
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_STATUS_mask 0x10000
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_MBX_SHADOW__SHADOW_HOST_IRQ_STATUS_default 0x0

#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH_address 0x6a0018
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH_offset 0x18
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH_read_mask 0x0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH_write_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH__CLIENT_FLUSH_offset 0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH__CLIENT_FLUSH_mask 0x1
#define MBA_GPU_CLIENT_CSR__CLIENT_0__CLIENT_FLUSH__CLIENT_FLUSH_default 0x0

#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG_address 0x6a0020
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG_offset 0x20
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG_mask 0xffffffff
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG_read_mask 0xffffffff
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG_write_mask 0xffffffff
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG__COMMON_MSG_offset 0
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG__COMMON_MSG_mask 0xffffffff
#define MBA_GPU_CLIENT_CSR__CLIENT_0__COMMON_MSG__COMMON_MSG_default 0x0

#endif  // SI_CODEX_CSR__SSWRP_GPU__MBA_TOP_GPU__MBA_GPU_CLIENT_CSR__CLIENT_0_H_
