<?xml version="1.0" encoding="UTF-8"?>

 <hw clp="T"
    clpAllArgs="T"
    clpExtArgs="T"
    clpStdArgs="T"
    enableintercepts="F"
    library="platform"
    name="FprintPlatform"
    stoponctrlc="T"
    vendor="mcgill.ca"
    verbose="T"
    version="1.0">
    <docsection name="doc"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_1"
        text="Description">
        <doctext name="txt"
            text="This platform models the Altera Cyclone III 3c120.

The processor is an Altera Nios_II procesor, Nios_II_F."/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="Peripherals are modeled only to the extent required to boot and run Operating Systems such as Linux."/>
    </docsection>
    <bus addresswidth="32"
        name="smbus"/>
    <memoryinstance name="shared_memory">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="smbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="sp1"/>
    </memoryinstance>
    <bus addresswidth="32"
        name="mmbus"/>
    <memoryinstance name="main_memory">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="mmbus"
            hiaddress="0x95fff"
            loaddress="0x0"
            name="sp1"/>
    </memoryinstance>
    <bus addresswidth="32"
        name="flashbus"/>
    <memoryinstance name="flash">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="flashbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="sp1"/>
    </memoryinstance>
    <bus addresswidth="32"
        name="mutexbus"/>
    <bus addresswidth="32"
        name="cpuirqbus"/>
    <peripheralinstance diagnosticlevel="0"
        name="mutex">
        <vlnvreference name="mutex"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="mutexbus"
            hiaddress="0x7"
            loaddress="0x0"
            name="MUTEX_SLAVE"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu_irq">
        <vlnvreference name="cpu_irq"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpuirqbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="CPU_IRQ_SLAVE"/>
        <netportconnection connection="cpu0_irq1"
            name="cpu0_irq"/>
        <netportconnection connection="cpu1_irq1"
            name="cpu1_irq"/>
        <netportconnection connection="cpum_irq1"
            name="cpum_irq"/>
    </peripheralinstance>
    <bus addresswidth="32"
        name="swresetbus"/>
    <peripheralinstance diagnosticlevel="0"
        name="sw_reset">
        <vlnvreference name="sw_reset"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="swresetbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="SW_RESET_SLAVE"/>
        <netportconnection connection="cpu0_reset1"
            name="cpu0_reset"/>
        <netportconnection connection="cpu1_reset1"
            name="cpu1_reset"/>
    </peripheralinstance>
    <processorinstance endian="little"
        id="0"
        mips="125.000000"
        name="cpu0"
        simulateexceptions="T">
        <vlnvreference name="nios_ii"
            vendor="mcgill.ca"
            version="1.0"/>
        <attribute content="Nios_II_S"
            name="variant"/>
        <attribute content="0x08000820"
            name="BREAK_VECTOR"/>
        <attribute content="0x00464020"
            name="EXCEPTION_VECTOR"/>
        <attribute content="0x00464000"
            name="RESET_VECTOR"/>
        <attribute content="1"
            name="HW_DIVIDE"/>
        <attribute content="1"
            name="HW_MULTIPLY"/>
        <attribute content="1"
            name="HW_MULX"/>
        <attribute content="0"
            name="INCLUDE_MMU"/>
        <attribute content="0x1c"
            name="DATA_ADDR_WIDTH"/>
        <attribute content="0x1c"
            name="INST_ADDR_WIDTH"/>
        <attribute content="1"
            name="TEST_HALT_EXIT"/>
        <attribute content="1"
            name="INCLUDE_MPU"/>
        <attribute content="1"
            name="MPU_USE_LIMIT_FOR_REGION_RANGE"/>
        <attribute content="16"
            name="MPU_NUMBER_DATA_REGIONS"/>
        <attribute content="64"
            name="MPU_MINIMUM_DATA_REGION_SIZE"/>
        <attribute content="8"
            name="MPU_NUMBER_INSTRUCTION_REGIONS"/>
        <attribute content="64"
            name="MPU_MINIMUM_INSTRUCTION_REGION_SIZE"/>
        <attribute content="1"
            name="EXCEPTION_EXTRA_INFORMATION"/>
        <busmasterportconnection connection="cpu0_ibus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="cpu0_dbus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="DATA"/>
        <netportconnection connection="cpu0_irq4"
            name="d_irq4"/>
        <netportconnection connection="cpu0_irq0"
            name="d_irq0"/>
        <netportconnection connection="cpu0_irq1"
            name="d_irq1"/>
        <netportconnection connection="fprint_write_0"
            name="fprint_write_out"/>
        <netportconnection connection="fprint_write_address_0"
            name="fprint_write_out_address"/>
        <netportconnection connection="fprint_write_data_0"
            name="fprint_write_out_data"/>
        <netportconnection connection="cpu0_reset1"
            name="reset_n"/>
    </processorinstance>
    <bus addresswidth="32"
        name="cpu0_iobus"/>
    <bus addresswidth="32"
        name="cpu0_tlbbus"/>
    <bus addresswidth="32"
        name="cpu0_tlbbus_in"/>
    <bus addresswidth="32"
        name="cpu0_dbus"/>
    <bus addresswidth="32"
        name="cpu0_ibus"/>
    <peripheralinstance diagnosticlevel="3"
        name="cpu0_tlb">
        <vlnvreference name="tlb"
            vendor="mcgill.ca"
            version="1.0"/>
        <busmasterportconnection connection="cpu0_tlbbus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="TLB_MASTER"/>
        <busslaveportconnection connection="cpu0_tlbbus_in"
            name="TLB_SLAVE"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x3003ff"
            loaddress="0x300000"
            name="TLB_CSR"/>
        <busmasterportconnection connection="cpu0_tlb_fprint_bus"
            hiaddress="0x7ffffff"
            loaddress="0x0"
            name="TLB_FPRINT_MASTER"/>
        <netportconnection connection="cpu0_reset1"
            name="TLB_RESET"/>
    </peripheralinstance>
    <bridge name="cpu0_d_bridge">
        <busslaveportconnection connection="cpu0_dbus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="cpu0_tlbbus_in"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_i_bridge">
        <busslaveportconnection connection="cpu0_ibus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="cpu0_tlbbus_in"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_out_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x25003ff"
            loaddress="0x2500000"
            name="sp1"/>
        <busmasterportconnection connection="smbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_mm_out_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x495fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0x95fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_mutex">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x2300007"
            loaddress="0x2300000"
            name="sp1"/>
        <busmasterportconnection connection="mutexbus"
            hiaddress="0x7"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_irq_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x22023ff"
            loaddress="0x2200000"
            name="sp1"/>
        <busmasterportconnection connection="cpuirqbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_flash_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="flashbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <memoryinstance name="cpu0_breakmem">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x8100"
            loaddress="0x8020"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="cpu0_scratchpad">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x4207fff"
            loaddress="0x4200000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="cpu0_local_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x87fffff"
            loaddress="0x8000000"
            name="sp1"/>
        <busmasterportconnection connection="cpu0_iobus"
            hiaddress="0x7fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <peripheralinstance diagnosticlevel="0"
        name="cpu0_jtag_uart">
        <vlnvreference name="JtagUart"
            vendor="altera.ovpworld.org"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x1047"
            loaddress="0x1040"
            name="sp1"/>
        <attribute content="8"
            name="writeIRQThreshold"/>
        <attribute content="8"
            name="readIRQThreshold"/>
        <attribute content="64"
            name="writeBufferDepth"/>
        <attribute content="64"
            name="readBufferDepth"/>
        <attribute content="1"
            name="console"/>
        <attribute content="1"
            name="finishOnDisconnect"/>
        <netportconnection connection="cpu0_irq4"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu0_timer_10ms">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x1037"
            loaddress="0x1020"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
        <netportconnection connection="cpu0_irq0"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu0_timestamp">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x17"
            loaddress="0x0"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu0_fprint">
        <vlnvreference name="fprint"
            vendor="mcgill.ca"
            version="3.0"/>
        <busslaveportconnection connection="cpu0_iobus"
            hiaddress="0x10013f"
            loaddress="0x100000"
            name="FPRINT_CSR_SLAVE"/>
        <attribute content="0"
            name="coreID"/>
        <netportconnection connection="fprint_write_0"
            name="FPRINT_WRITE"/>
        <netportconnection connection="fprint_write_address_0"
            name="FPRINT_WRITE_ADDRESS"/>
        <netportconnection connection="fprint_write_data_0"
            name="FPRINT_WRITE_DATA"/>
        <busslaveportconnection connection="cpu0_tlb_fprint_bus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="FPRINT_TLB_SLAVE"/>
    </peripheralinstance>
    <bus addresswidth="32"
        name="cpu0_tlb_fprint_bus"/>
    <processorinstance endian="little"
        id="1"
        mips="125.000000"
        name="cpu1"
        simulateexceptions="T">
        <vlnvreference name="nios_ii"
            vendor="mcgill.ca"
            version="1.0"/>
        <attribute content="Nios_II_S"
            name="variant"/>
        <attribute content="0x08008020"
            name="BREAK_VECTOR"/>
        <attribute content="0x00432020"
            name="EXCEPTION_VECTOR"/>
        <attribute content="0x00432000"
            name="RESET_VECTOR"/>
        <attribute content="1"
            name="HW_DIVIDE"/>
        <attribute content="1"
            name="HW_MULTIPLY"/>
        <attribute content="1"
            name="HW_MULX"/>
        <attribute content="0"
            name="INCLUDE_MMU"/>
        <attribute content="0x1c"
            name="DATA_ADDR_WIDTH"/>
        <attribute content="0x1c"
            name="INST_ADDR_WIDTH"/>
        <attribute content="1"
            name="TEST_HALT_EXIT"/>
        <attribute content="1"
            name="INCLUDE_MPU"/>
        <attribute content="1"
            name="MPU_USE_LIMIT_FOR_REGION_RANGE"/>
        <attribute content="16"
            name="MPU_NUMBER_DATA_REGIONS"/>
        <attribute content="64"
            name="MPU_MINIMUM_DATA_REGION_SIZE"/>
        <attribute content="8"
            name="MPU_NUMBER_INSTRUCTION_REGIONS"/>
        <attribute content="64"
            name="MPU_MINIMUM_INSTRUCTION_REGION_SIZE"/>
        <attribute content="1"
            name="EXCEPTION_EXTRA_INFORMATION"/>
        <busmasterportconnection connection="cpu1_ibus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="cpu1_dbus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="DATA"/>
        <netportconnection connection="cpu1_irq3"
            name="d_irq3"/>
        <netportconnection connection="cpu1_irq0"
            name="d_irq0"/>
        <netportconnection connection="cpu1_irq1"
            name="d_irq1"/>
        <netportconnection connection="fprint_write_1"
            name="fprint_write_out"/>
        <netportconnection connection="fprint_write_address_1"
            name="fprint_write_out_address"/>
        <netportconnection connection="fprint_write_data_1"
            name="fprint_write_out_data"/>
        <netportconnection connection="cpu1_reset1"
            name="reset_n"/>
    </processorinstance>
    <bus addresswidth="32"
        name="cpu1_iobus"/>
    <bus addresswidth="32"
        name="cpu1_dbus"/>
    <bus addresswidth="32"
        name="cpu1_ibus"/>
    <bus addresswidth="32"
        name="cpu1_tlbbus"/>
    <bus addresswidth="32"
        name="cpu1_tlbbus_in"/>
    <peripheralinstance diagnosticlevel="3"
        name="cpu1_tlb">
        <vlnvreference name="tlb"
            vendor="mcgill.ca"
            version="1.0"/>
        <busmasterportconnection connection="cpu1_tlbbus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="TLB_MASTER"/>
        <busslaveportconnection connection="cpu1_tlbbus_in"
            name="TLB_SLAVE"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x3003ff"
            loaddress="0x300000"
            name="TLB_CSR"/>
        <busmasterportconnection connection="cpu1_tlb_fprint_bus"
            hiaddress="0x7ffffff"
            loaddress="0x0"
            name="TLB_FPRINT_MASTER"/>
        <netportconnection connection="cpu1_reset1"
            name="TLB_RESET"/>
    </peripheralinstance>
    <bridge name="cpu1_d_bridge">
        <busslaveportconnection connection="cpu1_dbus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="cpu1_tlbbus_in"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_i_bridge">
        <busslaveportconnection connection="cpu1_ibus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="cpu1_tlbbus_in"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_out_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x25003ff"
            loaddress="0x2500000"
            name="sp1"/>
        <busmasterportconnection connection="smbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_mm_out_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x495fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0x95fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_mutex">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x2300007"
            loaddress="0x2300000"
            name="sp1"/>
        <busmasterportconnection connection="mutexbus"
            hiaddress="0x7"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_irq_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x22023ff"
            loaddress="0x2200000"
            name="sp1"/>
        <busmasterportconnection connection="cpuirqbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_flash_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="flashbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <memoryinstance name="cpu1_breakmem">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x8100"
            loaddress="0x8020"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="cpu1_scratchpad">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x4207fff"
            loaddress="0x4200000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="cpu1_local_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x87fffff"
            loaddress="0x8000000"
            name="sp1"/>
        <busmasterportconnection connection="cpu1_iobus"
            hiaddress="0x7fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <peripheralinstance diagnosticlevel="0"
        name="cpu1_jtag_uart">
        <vlnvreference name="JtagUart"
            vendor="altera.ovpworld.org"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x8a07"
            loaddress="0x8a00"
            name="sp1"/>
        <attribute content="8"
            name="writeIRQThreshold"/>
        <attribute content="8"
            name="readIRQThreshold"/>
        <attribute content="64"
            name="writeBufferDepth"/>
        <attribute content="64"
            name="readBufferDepth"/>
        <attribute content="1"
            name="console"/>
        <attribute content="1"
            name="finishOnDisconnect"/>
        <netportconnection connection="cpu1_irq3"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu1_timer_10ms">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x8917"
            loaddress="0x8900"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
        <netportconnection connection="cpu1_irq0"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu1_timestamp">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x17"
            loaddress="0x0"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpu1_fprint">
        <vlnvreference name="fprint"
            vendor="mcgill.ca"
            version="3.0"/>
        <busslaveportconnection connection="cpu1_iobus"
            hiaddress="0x10013f"
            loaddress="0x100000"
            name="FPRINT_CSR_SLAVE"/>
        <attribute content="1"
            name="coreID"/>
        <netportconnection connection="fprint_write_1"
            name="FPRINT_WRITE"/>
        <netportconnection connection="fprint_write_address_1"
            name="FPRINT_WRITE_ADDRESS"/>
        <netportconnection connection="fprint_write_data_1"
            name="FPRINT_WRITE_DATA"/>
        <busslaveportconnection connection="cpu1_tlb_fprint_bus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="FPRINT_TLB_SLAVE"/>
        <netportconnection connection="cpu1_reset1"
            name="FPRINT_RESET"/>
    </peripheralinstance>
    <bus addresswidth="32"
        name="cpu1_tlb_fprint_bus"/>
    <processorinstance endian="little"
        id="2"
        mips="125.000000"
        name="cpum"
        simulateexceptions="T">
        <vlnvreference name="nios_ii"
            vendor="mcgill.ca"
            version="1.0"/>
        <attribute content="Nios_II_S"
            name="variant"/>
        <attribute content="0x08000820"
            name="BREAK_VECTOR"/>
        <attribute content="0x00400020"
            name="EXCEPTION_VECTOR"/>
        <attribute content="0x00400000"
            name="RESET_VECTOR"/>
        <attribute content="0"
            name="HW_DIVIDE"/>
        <attribute content="0"
            name="HW_MULTIPLY"/>
        <attribute content="0"
            name="HW_MULX"/>
        <attribute content="0"
            name="INCLUDE_MMU"/>
        <attribute content="0x1c"
            name="DATA_ADDR_WIDTH"/>
        <attribute content="0x1c"
            name="INST_ADDR_WIDTH"/>
        <attribute content="1"
            name="TEST_HALT_EXIT"/>
        <busmasterportconnection connection="cpum_ibus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="INSTRUCTION"/>
        <busmasterportconnection connection="cpum_dbus"
            hiaddress="0xfffffff"
            loaddress="0x0"
            name="DATA"/>
        <netportconnection connection="cpum_irq4"
            name="d_irq4"/>
        <netportconnection connection="cpum_irq0"
            name="d_irq0"/>
        <netportconnection connection="cpum_irq5"
            name="d_irq5"/>
        <netportconnection connection="cpum_irq6"
            name="d_irq6"/>
        <netportconnection connection="cpum_irq3"
            name="d_irq3"/>
        <netportconnection connection="cpum_irq1"
            name="d_irq1"/>
        <netportconnection connection="cpum_notify1"
            name="d_irq13"/>
    </processorinstance>
    <bus addresswidth="32"
        name="cpum_iobus"/>
    <bus addresswidth="32"
        name="cpum_dbus"/>
    <bus addresswidth="32"
        name="cpum_ibus"/>
    <bridge name="cpum_out_bridge_d">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x25003ff"
            loaddress="0x2500000"
            name="sp1"/>
        <busmasterportconnection connection="smbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_mm_out_bridge_i">
        <busslaveportconnection connection="cpum_ibus"
            hiaddress="0x495fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0x95fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_mm_out_bridge_d">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x495fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0x95fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_mutex">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x2300007"
            loaddress="0x2300000"
            name="sp1"/>
        <busmasterportconnection connection="mutexbus"
            hiaddress="0x7"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_irq_bridge">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x22023ff"
            loaddress="0x2200000"
            name="sp1"/>
        <busmasterportconnection connection="cpuirqbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_reset_bridge">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x30023ff"
            loaddress="0x3000000"
            name="sp1"/>
        <busmasterportconnection connection="swresetbus"
            hiaddress="0x23ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpum_flash_bridge">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="sp1"/>
        <busmasterportconnection connection="flashbus"
            hiaddress="0x3fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <memoryinstance name="cpum_breakmem">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpum_ibus"
            hiaddress="0x8008900"
            loaddress="0x8008820"
            name="sp1"/>
    </memoryinstance>
    <memoryinstance name="cpum_scratchpad">
        <vlnvreference name="ram"/>
        <busslaveportconnection connection="cpum_iobus"
            hiaddress="0x203fff"
            loaddress="0x200000"
            name="sp1"/>
    </memoryinstance>
    <bridge name="cpum_local_bridge">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x87fffff"
            loaddress="0x8000000"
            name="sp1"/>
        <busmasterportconnection connection="cpum_iobus"
            hiaddress="0x7fffff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <peripheralinstance diagnosticlevel="0"
        name="cpum_jtag_uart">
        <vlnvreference name="JtagUart"
            vendor="altera.ovpworld.org"/>
        <busslaveportconnection connection="cpum_iobus"
            hiaddress="0x1047"
            loaddress="0x1040"
            name="sp1"/>
        <attribute content="8"
            name="writeIRQThreshold"/>
        <attribute content="8"
            name="readIRQThreshold"/>
        <attribute content="64"
            name="writeBufferDepth"/>
        <attribute content="64"
            name="readBufferDepth"/>
        <attribute content="1"
            name="console"/>
        <attribute content="1"
            name="finishOnDisconnect"/>
        <netportconnection connection="cpum_irq4"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpum_timer_10ms">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpum_iobus"
            hiaddress="0x1037"
            loaddress="0x1020"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
        <netportconnection connection="cpum_irq0"
            name="irq"/>
    </peripheralinstance>
    <peripheralinstance diagnosticlevel="0"
        name="cpum_timestamp">
        <vlnvreference name="IntervalTimer32Core"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="cpum_iobus"
            hiaddress="0x17"
            loaddress="0x0"
            name="sp1"/>
        <attribute content="50000000"
            name="timerFrequency"/>
        <attribute content="500000"
            name="timeoutPeriod"/>
    </peripheralinstance>
    <bus addresswidth="32"
        name="cpu0_dmabus"/>
    <peripheralinstance diagnosticlevel="3"
        name="cpu0_dma">
        <vlnvreference name="dma"
            vendor="mcgill.ca"/>
        <busmasterportconnection connection="cpu0_dmabus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="MWRITE"/>
        <busmasterportconnection connection="cpu0_dmabus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="MREAD"/>
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x210001f"
            loaddress="0x2100000"
            name="DMACSP"/>
        <netportconnection connection="cpum_irq5"
            name="DMA_IRQ"/>
    </peripheralinstance>
    <bridge name="cpu0_dmasp_bridge">
        <busslaveportconnection connection="cpu0_dmabus"
            hiaddress="0x87fffff"
            loaddress="0x4000000"
            name="sp1"/>
        <busmasterportconnection connection="cpu0_tlbbus"
            hiaddress="0x87fffff"
            loaddress="0x4000000"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_dmamm_bridge">
        <busslaveportconnection connection="cpu0_dmabus"
            hiaddress="0x4f9fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0xf9fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bus addresswidth="32"
        name="cpu1_dmabus"/>
    <peripheralinstance diagnosticlevel="3"
        name="cpu1_dma">
        <vlnvreference name="dma"
            vendor="mcgill.ca"/>
        <busmasterportconnection connection="cpu1_dmabus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="MWRITE"/>
        <busmasterportconnection connection="cpu1_dmabus"
            hiaddress="0xffffffff"
            loaddress="0x0"
            name="MREAD"/>
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x211001f"
            loaddress="0x2110000"
            name="DMACSP"/>
        <netportconnection connection="cpum_irq6"
            name="DMA_IRQ"/>
    </peripheralinstance>
    <bridge name="cpu1_dmasp_bridge">
        <busslaveportconnection connection="cpu1_dmabus"
            hiaddress="0x87fffff"
            loaddress="0x4000000"
            name="sp1"/>
        <busmasterportconnection connection="cpu1_tlbbus"
            hiaddress="0x87fffff"
            loaddress="0x4000000"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_dmamm_bridge">
        <busslaveportconnection connection="cpu1_dmabus"
            hiaddress="0x4f9fff"
            loaddress="0x400000"
            name="sp1"/>
        <busmasterportconnection connection="mmbus"
            hiaddress="0xf9fff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bus addresswidth="32"
        name="compbus"/>
    <peripheralinstance diagnosticlevel="3"
        name="comparator">
        <vlnvreference name="comparator"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="compbus"
            hiaddress="0x1000fff"
            loaddress="0x1000000"
            name="COMP_FPRINT_SLAVE"/>
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x2400fff"
            loaddress="0x2400000"
            name="COMP_CSR_SLAVE"/>
        <netportconnection connection="cpum_irq3"
            name="COMP_IRQ"/>
    </peripheralinstance>
    <bridge name="comp_bridge_0">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x1000fff"
            loaddress="0x1000000"
            name="sp1"/>
        <busmasterportconnection connection="compbus"
            hiaddress="0x1000fff"
            loaddress="0x1000000"
            name="mp1"/>
    </bridge>
    <bridge name="comp_bridge_1">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x1000fff"
            loaddress="0x1000000"
            name="sp1"/>
        <busmasterportconnection connection="compbus"
            hiaddress="0x1000fff"
            loaddress="0x1000000"
            name="mp1"/>
    </bridge>
    <bus addresswidth="32"
        name="resetmonbus"/>
    <peripheralinstance diagnosticlevel="3"
        name="reset_monitor">
        <vlnvreference name="reset_monitor"
            vendor="mcgill.ca"/>
        <busslaveportconnection connection="resetmonbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="RESET_MONITOR_SLAVE"/>
        <netportconnection connection="cpum_notify1"
            name="cpum_notify"/>
    </peripheralinstance>
    <bridge name="cpum_reset_mon_bridge">
        <busslaveportconnection connection="cpum_dbus"
            hiaddress="0x28003ff"
            loaddress="0x2800000"
            name="sp1"/>
        <busmasterportconnection connection="resetmonbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu0_reset_mon_bridge">
        <busslaveportconnection connection="cpu0_tlbbus"
            hiaddress="0x28003ff"
            loaddress="0x2800000"
            name="sp1"/>
        <busmasterportconnection connection="resetmonbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <bridge name="cpu1_reset_mon_bridge">
        <busslaveportconnection connection="cpu1_tlbbus"
            hiaddress="0x28003ff"
            loaddress="0x2800000"
            name="sp1"/>
        <busmasterportconnection connection="resetmonbus"
            hiaddress="0x3ff"
            loaddress="0x0"
            name="mp1"/>
    </bridge>
    <nets name="nets">
        <net name="cpu0_irq4"/>
        <net name="cpu0_irq0"/>
        <net name="cpu0_irq1"/>
        <net name="fprint_write_0"/>
        <net name="fprint_write_address_0"/>
        <net name="fprint_write_data_0"/>
        <net name="cpu0_reset1"/>
        <net name="cpu1_irq3"/>
        <net name="cpu1_irq0"/>
        <net name="cpu1_irq1"/>
        <net name="fprint_write_1"/>
        <net name="fprint_write_address_1"/>
        <net name="fprint_write_data_1"/>
        <net name="cpu1_reset1"/>
        <net name="cpum_irq4"/>
        <net name="cpum_irq0"/>
        <net name="cpum_irq5"/>
        <net name="cpum_irq6"/>
        <net name="cpum_irq3"/>
        <net name="cpum_irq1"/>
        <net name="cpum_notify1"/>
    </nets>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </hw>
