// Seed: 67656779
module module_0 ();
  bit  id_1;
  wire id_2;
  generate
    always @(1'b0, posedge id_2) begin : LABEL_0
      id_1 <= -1 != id_1(1, -1);
    end
  endgenerate
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_5 = 32'd73
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  output wire _id_2;
  output tri id_1;
  assign id_4 = -1;
  module_0 modCall_1 ();
  logic [id_5 : !  id_2] id_6 = id_5;
  assign id_1 = -1;
endmodule
