
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119190                       # Number of seconds simulated
sim_ticks                                119189515116                       # Number of ticks simulated
final_tick                               1177048336429                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104467                       # Simulator instruction rate (inst/s)
host_op_rate                                   131892                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3762852                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 31675.32                       # Real time elapsed on the host
sim_insts                                  3309023788                       # Number of instructions simulated
sim_ops                                    4177730368                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1682176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       615424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1051392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3354112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1709056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1709056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4808                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8214                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26204                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13352                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13352                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14113456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5163407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8821179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28140999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14338979                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14338979                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14338979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14113456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5163407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8821179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42479978                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143084653                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173461                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083649                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932887                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9429413                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668836                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438030                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87811                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104502971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128053180                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173461                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106866                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264416                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4854982                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106681                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140850168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.107485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.549125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113657449     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784195      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362981      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380712      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267800      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124053      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779530      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979143      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514305      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140850168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161956                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.894947                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103330378                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6272390                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844923                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109414                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293054                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730440                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6443                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154460408                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51002                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293054                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103845444                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3760180                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1352990                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428985                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1169507                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153016542                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1813                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399262                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        19978                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214082502                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713230063                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713230063                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45823277                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17621                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3802146                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308831                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687621                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149155288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139217970                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108774                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25196540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57156076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1598                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140850168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988412                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83465682     59.26%     59.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23723542     16.84%     76.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11956196      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814934      5.55%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904588      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704352      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064691      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120488      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95695      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140850168                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976527     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157273     12.04%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172487     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114978953     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013213      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364705     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845077      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139217970                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.972976                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306287                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420701169                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174386139                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135106300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140524257                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201071                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159805                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293054                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3086581                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248902                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149188930                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191776                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901475                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17620                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13152                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235517                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847968                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14116064                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370002                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21959604                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294478                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843540                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.956413                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135112685                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135106300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81533393                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221174599                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.944240                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368638                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26774120                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136557114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.896489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87460866     64.05%     64.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22501416     16.48%     80.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10812101      7.92%     88.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814772      3.53%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765003      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536544      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562634      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096778      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007000      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136557114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007000                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282746150                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302685407                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2234485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.430847                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.430847                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.698887                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.698887                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618414659                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186428998                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145830417                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143084653                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24102116                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19746866                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2045135                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9817797                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9521472                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2467201                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93839                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106939955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129362933                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24102116                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11988673                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28028235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6131329                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3528540                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12512232                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1598608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142565330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.110499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.535205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114537095     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2260433      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3838679      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2233887      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748707      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1544626      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          945089      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2363779      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13093035      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142565330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168447                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904101                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106266161                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4721801                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27436361                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72680                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4068321                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3950138                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155963304                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4068321                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106802672                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         609344                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3197018                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26955231                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       932739                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154902770                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94937                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       538386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218685367                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720658769                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720658769                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174985237                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43700096                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34820                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17438                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2714075                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14408142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7351562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71114                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1676241                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149818146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140591203                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90797                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22394439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49738020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142565330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.986153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85205379     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22011391     15.44%     75.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11851322      8.31%     83.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8811642      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8590671      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3177120      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2412920      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       322642      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       182243      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142565330                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124911     27.97%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     27.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167328     37.47%     65.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154310     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118665799     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1903087      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17382      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12678814      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7326121      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140591203                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.982574                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             446549                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424285081                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172247648                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137585502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141037752                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286275                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3037822                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       121117                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4068321                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         408493                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54520                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149852968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       775979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14408142                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7351562                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17438                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1089518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2264228                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138399448                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12359253                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2191754                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19685173                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19583287                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7325920                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.967256                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137585568                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137585502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81348963                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225387685                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.961567                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360929                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101741077                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125410216                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24442973                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2062294                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138497009                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87775761     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24447393     17.65%     81.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9559451      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5027941      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4280041      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2057981      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       968130      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1501239      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2879072      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138497009                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101741077                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125410216                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18600765                       # Number of memory references committed
system.switch_cpus1.commit.loads             11370320                       # Number of loads committed
system.switch_cpus1.commit.membars              17384                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18195642                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112901518                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593840                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2879072                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285471126                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303776354                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 519323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101741077                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125410216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101741077                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406361                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406361                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711055                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711055                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622357680                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192101654                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145570453                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34768                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143084653                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22238542                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18332192                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1983791                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9160547                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8531493                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2333223                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87790                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108326417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122123351                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22238542                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10864716                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25531421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5864505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3124358                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12566616                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1641594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140829837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115298416     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1329520      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1883252      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2466760      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2766104      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2057815      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1186611      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1739164      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12102195      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140829837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155422                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.853504                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107132881                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4717301                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25073615                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58632                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3847407                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3552451                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147367132                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3847407                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107874949                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1052097                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2333142                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24393059                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1329177                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146387429                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          822                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        268128                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       549411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          696                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    204135611                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    683874722                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    683874722                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166864132                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37271479                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38773                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22484                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4006560                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13911708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7228899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119523                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1579263                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         142277831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133173809                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25825                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20423612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48167972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140829837                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505555                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84473987     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22697487     16.12%     76.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12576958      8.93%     85.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8106845      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7443960      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2967482      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1800192      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       515939      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       246987      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140829837                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          64028     22.72%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94197     33.42%     56.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       123592     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111809056     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2030768      1.52%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16289      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12143754      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7173942      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133173809                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.930734                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             281817                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    407485097                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162740507                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    130635957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133455626                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327385                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2900417                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       171024                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3847407                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         792079                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107872                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    142316558                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1339611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13911708                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7228899                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22439                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1165534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1120519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286053                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131376708                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11979104                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1797101                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19151742                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18412433                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7172638                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.918175                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             130636225                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            130635957                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76518324                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207858700                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.912998                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368127                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97723991                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120106993                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22218231                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2016302                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136982430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88297479     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23408679     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9194009      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4730360      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4126541      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1981412      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1718583      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       808442      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2716925      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136982430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97723991                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120106993                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18069166                       # Number of memory references committed
system.switch_cpus2.commit.loads             11011291                       # Number of loads committed
system.switch_cpus2.commit.membars              16288                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17226108                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108260208                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450694                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2716925                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276590729                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          288497904                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2254816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97723991                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120106993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97723991                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.464171                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.464171                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.682980                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.682980                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591982932                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181248544                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138046514                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32576                       # number of misc regfile writes
system.l2.replacements                          26204                       # number of replacements
system.l2.tagsinuse                      32767.953778                       # Cycle average of tags in use
system.l2.total_refs                          1662057                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58972                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.183833                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           862.126719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.044025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6383.133296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.146109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2258.357640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.427147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3815.511323                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8956.049159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3752.409009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6707.749351                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.194798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068920                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.116440                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273317                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114514                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.204704                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        84237                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28695                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        42893                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155825                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55863                       # number of Writeback hits
system.l2.Writeback_hits::total                 55863                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        84237                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28695                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        42893                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155825                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        84237                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28695                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        42893                       # number of overall hits
system.l2.overall_hits::total                  155825                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4808                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8203                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26193                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4808                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8214                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26204                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4808                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8214                       # number of overall misses
system.l2.overall_misses::total                 26204                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1814454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2688380845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2777781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1002261108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2421534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1649458902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5347114624                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      2100878                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2100878                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1814454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2688380845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2777781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1002261108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2421534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1651559780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5349215502                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1814454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2688380845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2777781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1002261108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2421534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1651559780                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5349215502                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182018                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55863                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55863                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                11                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33503                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182029                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33503                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182029                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.134957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.160541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.143903                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.134957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.143510                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143955                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.134957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.143510                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143955                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 181445.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204564.057602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 173611.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 208456.969218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 172966.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 201079.958796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204142.886420                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 190988.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 190988.909091                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 181445.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204564.057602                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 173611.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 208456.969218                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 172966.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 201066.445094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204137.364601                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 181445.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204564.057602                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 173611.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 208456.969218                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 172966.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 201066.445094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204137.364601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13352                       # number of writebacks
system.l2.writebacks::total                     13352                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4808                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26193                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26204                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1232186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1923189029                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1847007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    722220025                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1604792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1171401241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3821494280                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1458091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1458091                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1232186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1923189029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1847007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    722220025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1604792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1172859332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3822952371                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1232186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1923189029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1847007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    722220025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1604792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1172859332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3822952371                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.134957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143903                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.134957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.143510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.160722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.134957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.143510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.160722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143955                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123218.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146339.143890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115437.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150212.151622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       114628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142801.565403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145897.540564                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 132553.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 132553.727273                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 123218.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146339.143890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 115437.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 150212.151622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       114628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 142787.841734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145891.939055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 123218.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146339.143890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 115437.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 150212.151622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       114628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 142787.841734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145891.939055                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.733647                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114332                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.876364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.733647                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015599                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880983                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106671                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106671                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106671                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2002454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2002454                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2002454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2002454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2002454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2002454                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106681                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106681                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200245.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200245.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200245.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200245.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200245.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200245.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1897654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1897654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1897654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1897654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1897654                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1897654                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189765.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189765.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189765.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189765.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189765.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189765.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97379                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191233471                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97635                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1958.656947                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.507065                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.492935                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10968981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10968981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18678401                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18678401                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18678401                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18678401                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401516                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401516                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401621                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401621                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401621                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401621                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  38170691752                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38170691752                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10303644                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10303644                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  38180995396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38180995396                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  38180995396                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38180995396                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11370497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11370497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19080022                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19080022                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19080022                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19080022                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035312                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021049                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021049                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021049                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021049                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95066.427619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95066.427619                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98129.942857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98129.942857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95067.228546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95067.228546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95067.228546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95067.228546                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22473                       # number of writebacks
system.cpu0.dcache.writebacks::total            22473                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304137                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304137                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304242                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97379                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97379                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97379                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8420168714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8420168714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8420168714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8420168714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8420168714                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8420168714                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86468.013781                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86468.013781                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86468.013781                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86468.013781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86468.013781                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86468.013781                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.012355                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018862780                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205330.692641                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.012355                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024058                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738802                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12512215                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12512215                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12512215                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12512215                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12512215                       # number of overall hits
system.cpu1.icache.overall_hits::total       12512215                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3161385                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3161385                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3161385                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3161385                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3161385                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3161385                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12512232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12512232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12512232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12512232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12512232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12512232                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185963.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185963.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185963.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185963.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185963.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185963.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2911121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2911121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2911121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2911121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2911121                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2911121                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181945.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181945.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181945.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181945.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181945.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181945.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33503                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163590495                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33759                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4845.833555                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.017717                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.982283                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902413                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097587                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9219318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9219318                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7195679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7195679                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17412                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17412                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17384                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16414997                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16414997                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16414997                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16414997                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85549                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85549                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85549                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85549                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8156946160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8156946160                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8156946160                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8156946160                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8156946160                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8156946160                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9304867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9304867                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7195679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7195679                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16500546                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16500546                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16500546                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16500546                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009194                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005185                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005185                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005185                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005185                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95348.235047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95348.235047                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95348.235047                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95348.235047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95348.235047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95348.235047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9725                       # number of writebacks
system.cpu1.dcache.writebacks::total             9725                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52046                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52046                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33503                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33503                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33503                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2923251676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2923251676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2923251676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2923251676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2923251676                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2923251676                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87253.430320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87253.430320                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87253.430320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87253.430320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87253.430320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87253.430320                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995892                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015790021                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2043843.100604                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995892                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12566600                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12566600                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12566600                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12566600                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12566600                       # number of overall hits
system.cpu2.icache.overall_hits::total       12566600                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2929610                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2929610                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2929610                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2929610                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2929610                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2929610                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12566616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12566616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12566616                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12566616                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12566616                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12566616                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 183100.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 183100.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 183100.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 183100.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 183100.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 183100.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2537934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2537934                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2537934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2537934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2537934                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2537934                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       181281                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       181281                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       181281                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       181281                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       181281                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       181281                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51107                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172440613                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51363                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3357.292467                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.218816                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.781184                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911011                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088989                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8916541                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8916541                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7021429                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7021429                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17194                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17194                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15937970                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15937970                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15937970                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15937970                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       148903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148903                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2883                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2883                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       151786                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        151786                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       151786                       # number of overall misses
system.cpu2.dcache.overall_misses::total       151786                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16026063132                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16026063132                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    460241546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    460241546                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16486304678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16486304678                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16486304678                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16486304678                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9065444                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9065444                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7024312                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7024312                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16089756                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16089756                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16089756                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16089756                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016425                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000410                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009434                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009434                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009434                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009434                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107627.536933                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107627.536933                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 159639.800902                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159639.800902                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108615.449897                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108615.449897                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108615.449897                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108615.449897                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       838404                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       119772                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23665                       # number of writebacks
system.cpu2.dcache.writebacks::total            23665                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97807                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97807                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2872                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2872                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100679                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100679                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100679                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100679                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51096                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51096                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51107                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51107                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4536567276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4536567276                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2192178                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2192178                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4538759454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4538759454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4538759454                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4538759454                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88785.174495                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88785.174495                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 199288.909091                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 199288.909091                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88808.958734                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88808.958734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88808.958734                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88808.958734                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
