

================================================================
== Synthesis Summary Report of 'MAC'
================================================================
+ General Information: 
    * Date:           Wed Oct 30 15:12:58 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        MAC
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ MAC                            |     -|  1.00|        -|       -|         -|        -|     -|        no|     -|  10 (11%)|  1756 (4%)|  1755 (8%)|    -|
    | + MAC_Pipeline_VITIS_LOOP_26_1  |     -|  1.23|        -|       -|         -|        -|     -|        no|     -|         -|  305 (~0%)|   331 (1%)|    -|
    |  o VITIS_LOOP_26_1              |    II|  7.30|        -|       -|        18|       13|     -|       yes|     -|         -|          -|          -|    -|
    | + MAC_Pipeline_VITIS_LOOP_56_2  |     -|  1.23|        -|       -|         -|        -|     -|        no|     -|    2 (2%)|   837 (2%)|   625 (3%)|    -|
    |  o VITIS_LOOP_56_2              |    II|  7.30|        -|       -|        18|       15|     -|       yes|     -|         -|          -|          -|    -|
    +---------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 32       |
| ap_return |         | 32       |
| b         | ap_none | 32       |
| c         | ap_none | 32       |
| j         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | float    |
| b        | in        | float    |
| c        | in        | float    |
| j        | in        | int      |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
| j        | j            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + MAC                                 | 10  |        |          |      |         |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U21   | -   |        | tanh     | fdiv | fabric  | 15      |
|  + MAC_Pipeline_VITIS_LOOP_26_1       | 0   |        |          |      |         |         |
|    add_ln16_fu_159_p2                 | -   |        | add_ln16 | add  | fabric  | 0       |
|  + MAC_Pipeline_VITIS_LOOP_56_2       | 2   |        |          |      |         |         |
|    add_ln56_fu_190_p2                 | -   |        | add_ln56 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U11 | 2   |        | y_1      | fadd | fulldsp | 6       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+---------------------------------+------+------+--------+-------------+---------+------+---------+
| + MAC                           | 0    | 0    |        |             |         |      |         |
|  + MAC_Pipeline_VITIS_LOOP_56_2 | 0    | 0    |        |             |         |      |         |
|    MAC_tanh_in_U                | -    | -    |        | MAC_tanh_in | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

