# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/aladder_bb.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/alram112x.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/alram113x.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/aluwrap.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_decoder.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_mmul.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_mmulcomp.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_mmulfinal.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_mmulinit.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_naf.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_rand.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_rand_wrap.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_add.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_conv.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_dbl.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_decoder.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_main.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wmul_pre.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/auc_wrap.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/cswap.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/ecc_core.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/fflopx.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/ffxkclk.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/ffxkclkx.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/mainctrl.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/modfa.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/montinv.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/montinvp1.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/montinvp2.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/montpro.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/montprowrap.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/mux_xx1.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/rsinv.v" \
"../../../../eccrevised.srcs/sources_1/imports/lv_2pl/tb_ex_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
