/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: 9c75ddaf4279e418fba941f0f664ecd3e3d76b07 $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        regsabove64.c
 * Purpose:     Registers above 64 bit descriptions.
 */

#include <soc/types.h>
#include <soc/mcm/allenum.h>
#include <soc/mcm/intenum.h>
#include <soc/mcm/memregs.h>
#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CAPTURED_CELLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CAPTURED_CELLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CAPTURE_FILTER_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CAPTURE_FILTER_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CAPTURE_FILTER_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CAPTURE_FILTER_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CAPTURE_FILTER_MASK_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CAPTURE_FILTER_MASK_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CAPTURE_FILTER_MASK_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CAPTURE_FILTER_MASK_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_CPU_SOURCE_CELL_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_CPU_SOURCE_CELL_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_CCS_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_REG_0102r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 BRDC_CCS_REG_0102r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_CCS_REG_0144r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 BRDC_CCS_REG_0144r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_CAPTURED_CELL_Ar_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_CAPTURED_CELL_Ar_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_CAPTURED_CELL_Br_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_CAPTURED_CELL_Br_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_CAPTURED_CELL_Cr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_CAPTURED_CELL_Cr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_CAPTURED_CELL_Dr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_CAPTURED_CELL_Dr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_ERROR_FILTERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_ERROR_FILTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_ERROR_FILTER_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_ERROR_FILTER_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_ERROR_FILTER_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_ERROR_FILTER_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_ERROR_FILTER_MASK_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_ERROR_FILTER_MASK_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_MATCH_FILTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_MATCH_FILTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_MATCH_FILT_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCH_MATCH_FILT_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_REMOTE_PRI_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_DCH_REMOTE_PRI_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCH_REMOTE_SEC_PIPE_IDXr_reset_val[3] = {0x55555555, 0x55555555, 0x5555};
static uint32 BRDC_DCH_REMOTE_SEC_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_CPU_DATA_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_CPU_DATA_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_CPU_DATA_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_CPU_DATA_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_CPU_DATA_CELL_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_CPU_DATA_CELL_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_CPU_DATA_CELL_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_CPU_DATA_CELL_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_CPU_DATA_CELL_4r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_CPU_DATA_CELL_4r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_REG_0121r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCL_REG_0121r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_REG_011Ar_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_DCL_REG_011Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_REG_011Dr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_DCL_REG_011Dr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_REMOTE_PRI_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_DCL_REMOTE_PRI_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCL_REMOTE_SEC_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_DCL_REMOTE_SEC_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCM_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCM_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_DCM_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_DCM_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 BRDC_FSRD_REG_017Br_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_REG_017Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 BRDC_FSRD_REG_017B_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 BRDC_FSRD_REG_017B_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURED_CELLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURED_CELLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CAPTURED_CELL_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURED_CELL_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_0_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_0_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CAPTURE_FILTER_CELL_1_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_CELL_1_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_0_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_0_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CAPTURE_FILTER_MASK_1_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CAPTURE_FILTER_MASK_1_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_CPU_SOURCE_CELL_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CPU_SOURCE_CELL_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_CPU_SRC_CELL_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_CPU_SRC_CELL_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CCS_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CCS_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_REG_0062r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 CCS_REG_0062r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_REG_0102r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 CCS_REG_0102r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 CCS_REG_0144r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 CCS_REG_0144r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 CCS_VSC_256_LINK_BITMAP_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CCS_VSC_256_LINK_BITMAP_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_EGQ_PFCr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_EGQ_PFCr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_NIF_FAST_LLFCr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_NIF_FAST_LLFCr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_NIF_LNK_FCr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_NIF_LNK_FCr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_NIF_PFCr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_NIF_PFCr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_SCH_IF_FCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_SCH_IF_FCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CLR_SCH_PFCr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CLR_SCH_PFCr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_CMIC_RX_FC_MAPr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_CMIC_RX_FC_MAPr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_EGQ_CNM_LLFC_STATUS_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_EGQ_CNM_LLFC_STATUS_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_EGQ_IF_FC_STATUS_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_EGQ_IF_FC_STATUS_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_FRC_EGQ_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_EGQ_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_EGQ_PFC_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_EGQ_PFC_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_NIF_FAST_LLFC_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_FAST_LLFC_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_NIF_LNK_FC_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_LNK_FC_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_FRC_NIF_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_NIF_PFC_BCM88670_A0r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_PFC_BCM88670_A0r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 CFC_FRC_NIF_SHRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_NIF_SHRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_SCH_IF_FC_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_SCH_IF_FC_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_FRC_SCH_PFCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_SCH_PFCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_FRC_SCH_PFC_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_FRC_SCH_PFC_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_IQM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_IQM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_HCFC_HP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_HCFC_HP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_HCFC_LP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_HCFC_LP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG_BCM88670_A0r_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG_BCM88670_A0r_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_ILKN_0_MUB_TX_CALr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_0_MUB_TX_CALr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_0_MUB_TX_CAL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_0_MUB_TX_CAL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_ILKN_1_MUB_TX_CALr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_1_MUB_TX_CALr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_1_MUB_TX_CAL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_1_MUB_TX_CAL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_2_MUB_TX_CALr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_2_MUB_TX_CALr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_3_MUB_TX_CALr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_3_MUB_TX_CALr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_4_MUB_TX_CALr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_4_MUB_TX_CALr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_5_MUB_TX_CALr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_5_MUB_TX_CALr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_0_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_0_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_1_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_1_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_2_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_2_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_3_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_3_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_4_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_4_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_INB_RX_5_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_INB_RX_5_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_MUB_ENABLE_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_MUB_ENABLE_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_OOB_RX_0_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_OOB_RX_0_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_OOB_RX_1_FC_STATUSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_OOB_RX_1_FC_STATUSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_ILKN_RX_0_FC_STATUSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_RX_0_FC_STATUSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_ILKN_RX_1_FC_STATUSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_ILKN_RX_1_FC_STATUSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_ILKN_TX_CONFIGURATION_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_ILKN_TX_CONFIGURATION_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_INDIRECT_COMMAND_RD_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_RD_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_INDIRECT_COMMAND_WR_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_WR_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_NIF_AF_FC_STATUS_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_NIF_AF_FC_STATUS_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_2r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_3r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_3r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_4r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_4r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_5r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_5r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_6r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_6r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_7r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_7r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_8r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_8r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_9r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_9r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_10r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_10r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_11r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_11r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_12r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_12r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_13r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_13r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_14r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_14r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_15r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_15r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_16r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_16r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_17r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_17r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_18r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_18r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_19r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_19r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_20r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_20r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_21r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_21r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_22r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_22r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_23r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_23r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_24r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_24r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_25r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_25r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_26r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_26r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_27r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_27r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_28r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_28r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_29r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_29r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_30r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_30r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_31r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_31r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_32r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_32r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_33r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_33r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_34r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_34r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_35r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_35r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_36r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_36r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_37r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_37r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_38r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_38r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_39r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_39r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_40r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_40r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_41r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_41r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_42r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_42r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_43r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_43r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_44r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_44r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_45r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_45r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_46r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_46r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_47r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_47r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_48r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_48r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_49r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_49r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_50r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_50r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_51r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_51r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_52r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_52r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_53r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_53r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_54r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_54r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_55r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_55r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_56r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_56r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_57r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_57r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_58r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_58r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_59r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_59r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_60r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_60r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_61r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_61r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_62r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_62r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_63r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_63r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_64r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_64r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_65r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_65r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_66r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_66r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_67r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_67r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_68r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_68r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_69r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_69r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_70r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_70r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_71r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_71r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_72r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_72r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_73r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_73r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_74r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_74r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_75r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_75r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_76r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_76r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_77r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_77r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_78r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_78r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_79r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_79r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_0_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_0_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_10_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_10_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_11_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_11_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_12_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_12_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_13_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_13_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_14_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_14_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_15_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_15_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_1_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_1_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_2_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_2_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_3_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_3_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_4_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_4_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_5_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_5_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_6_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_6_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_7_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_7_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_8_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_8_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_PFC_GENERIC_BITMAP_9_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_PFC_GENERIC_BITMAP_9_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_SPI_OOB_RX_0_GEN_PFC_STATUS_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_SPI_OOB_RX_0_GEN_PFC_STATUS_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_SPI_OOB_RX_0_LLFC_STATUS_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_SPI_OOB_RX_0_LLFC_STATUS_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_SPI_OOB_RX_1_GEN_PFC_STATUS_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CFC_SPI_OOB_RX_1_GEN_PFC_STATUS_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_SPI_OOB_RX_1_LLFC_STATUS_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CFC_SPI_OOB_RX_1_LLFC_STATUS_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1r_reset_val[3] = {0x3030303, 0x3030303, 0x303};
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1_BCM88670_A0r_reset_val[3] = {0x3030303, 0x3030303, 0x303};
static uint32 CFC_SPI_OOB_RX_CONFIGURATION_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_DYN_TH_DEBUGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_DYN_TH_DEBUGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_DB_THr_reset_val[3] = {0x2f002f00, 0x2f002f00, 0x2f00};
static uint32 CGM_CGM_GENERAL_DB_THr_mask_val[3] = {0x3fff3fff, 0x3fff3fff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 CGM_CGM_GENERAL_DB_TH_BCM88202_A0r_reset_val[3] = {0x17001700, 0x17001700, 0x1700};
static uint32 CGM_CGM_GENERAL_DB_TH_BCM88202_A0r_mask_val[3] = {0x3fff3fff, 0x3fff3fff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_FC_THr_reset_val[5] = {0x3fff7fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
static uint32 CGM_CGM_GENERAL_FC_THr_mask_val[5] = {0x3fff7fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 CGM_CGM_GENERAL_PD_THr_reset_val[3] = {0x7dff7dff, 0x7dff7dff, 0x7dff};
static uint32 CGM_CGM_GENERAL_PD_THr_mask_val[3] = {0x7fff7fff, 0x7fff7fff, 0x7fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 CGM_CGM_GENERAL_PD_TH_BCM88202_A0r_reset_val[3] = {0x3dff3dff, 0x3dff3dff, 0x3dff};
static uint32 CGM_CGM_GENERAL_PD_TH_BCM88202_A0r_mask_val[3] = {0x7fff7fff, 0x7fff7fff, 0x7fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MAP_IF_2_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CGM_CGM_MAP_IF_2_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_MAP_IF_2_TH_BCM88670_A0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_MAP_IF_2_TH_BCM88670_A0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_DB_SP_TC_THr_reset_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_MC_DB_SP_TC_THr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_DB_TC_FC_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_MC_DB_TC_FC_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_MC_INTERFACE_MAP_TH_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_MC_INTERFACE_MAP_TH_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_PD_SP_TC_THr_reset_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_MC_PD_SP_TC_THr_mask_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_PD_TC_FC_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_MC_PD_TC_FC_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_MC_PD_TC_FC_TH_BCM88670_A0r_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_MC_PD_TC_FC_TH_BCM88670_A0r_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_MC_RSVD_DB_SP_THr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_MC_RSVD_DB_SP_THr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_QUEUE_IS_DISABLEDr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CGM_QUEUE_IS_DISABLEDr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_THr_reset_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CGM_UC_PD_INTERFACE_FC_THr_mask_val[4] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr_mask_val[8] = {0xf000f, 0xf000f, 0xf000f, 0xf000f, 0xf000f, 0xf000f, 0xf000f, 0xf000f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr_reset_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr_reset_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr_reset_val[3] = {0x2f002f00, 0x2f002f00, 0x2f00};
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr_mask_val[3] = {0x3fff3fff, 0x3fff3fff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr_reset_val[5] = {0x2fff2fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr_mask_val[5] = {0x3fff7fff, 0x3fff7fff, 0x3fff7fff, 0x7fff7fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr_reset_val[3] = {0x7dff7dff, 0x7dff7dff, 0x7dff};
static uint32 CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr_mask_val[3] = {0x7fff7fff, 0x7fff7fff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr_reset_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
static uint32 CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr_mask_val[4] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff, 0x3fff3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr_reset_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
static uint32 CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr_mask_val[8] = {0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff, 0x7fff7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CGM_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CGM_PQP_DISCARD_REASONS_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CGM_PQP_DISCARD_REASONS_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTSr_mask_val[3] = {0xfff7fff1, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_mask_val[3] = {0xfff7fff1, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_CNT_SRC_GROUP_SIZES_BCM88670_A0r_reset_val[3] = {0x11111111, 0x11111111, 0x11};
static uint32 CRPS_CRPS_CNT_SRC_GROUP_SIZES_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULTr_mask_val[3] = {0xfff7fff3, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_16r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_16r_mask_val[3] = {0xfffffff3, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_17r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_17r_mask_val[3] = {0xfffffff3, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_mask_val[3] = {0xfff7fff3, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_DIRECT_RD_RESULT_BCM88670_A0r_mask_val[3] = {0xfff3fff3, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_DO_NOT_COUNT_FILTER_BCM88670_A0r_reset_val[3] = {0x88888888, 0x88888888, 0x88};
static uint32 CRPS_CRPS_DO_NOT_COUNT_FILTER_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_CRPS_THRESHOLDS_CFG_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_CRPS_THRESHOLDS_CFG_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ECC_ERR_1B_INITIATEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_ECC_ERR_1B_INITIATEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ECC_ERR_2B_INITIATEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_ECC_ERR_2B_INITIATEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ENGINE_INTERRUPT_MASK_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_ENGINE_INTERRUPT_MASK_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ENGINE_INTERRUPT_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_ENGINE_INTERRUPT_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_ENGINE_INTERRUPT_REGISTER_TESTr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_ENGINE_INTERRUPT_REGISTER_TESTr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CRPS_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 CRPS_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 CRPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 CRPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_CAPTURED_CELL_Ar_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CAPTURED_CELL_Ar_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_CAPTURED_CELL_Br_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CAPTURED_CELL_Br_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_CAPTURED_CELL_Cr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CAPTURED_CELL_Cr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_CAPTURED_CELL_Dr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CAPTURED_CELL_Dr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_APr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_APr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_ASr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_ASr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_BPr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_BPr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_CPU_DATA_CELL_BSr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_CPU_DATA_CELL_BSr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_ERROR_FILTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_ERROR_FILTER_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_ERROR_FILTER_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCH_ERROR_FILTER_MASKr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_ERROR_FILTER_MASK_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_MASK_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_ERROR_FILTER_MASK_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_ERROR_FILTER_MASK_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_MATCH_FILTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_MATCH_FILTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_MATCH_FILT_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCH_MATCH_FILT_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_REMOTE_PRI_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCH_REMOTE_PRI_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCH_REMOTE_SEC_PIPE_IDXr_reset_val[3] = {0x55555555, 0x55555555, 0x5555};
static uint32 DCH_REMOTE_SEC_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_CPU_DATA_CELL_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_CPU_DATA_CELL_0_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_0_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_CPU_DATA_CELL_1_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_1_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_CPU_DATA_CELL_2_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_2_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_CPU_DATA_CELL_3_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_3_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_CPU_DATA_CELL_4_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_CPU_DATA_CELL_4_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCL_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCL_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_REG_0121r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_REG_0121r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00A3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_00A3r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00A6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_00A6r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCL_REG_00AAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCL_REG_00AAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_REG_011Ar_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_011Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_REG_011Dr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REG_011Dr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_REMOTE_PRI_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REMOTE_PRI_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCL_REMOTE_SEC_PIPE_IDXr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DCL_REMOTE_SEC_PIPE_IDXr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_CIG_LINK_FORCE_ENr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_CIG_LINK_FORCE_ENr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_1r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_BUNDLE_BMP_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_BUNDLE_BMP_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_Pr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_Pr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_Sr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_Sr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_MAX_FABRIC_GCI_WMARKr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_MAX_FABRIC_GCI_WMARKr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCMC_MAX_FABRIC_RCI_WMARKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCMC_MAX_FABRIC_RCI_WMARKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCM_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCM_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 DCM_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DCM_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCA_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_ADDR_BANK_MAP_BCM88670_A0r_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCA_ADDR_BANK_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCA_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCA_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCBROADCAST_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCB_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_ADDR_BANK_MAP_BCM88670_A0r_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCB_ADDR_BANK_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCB_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCB_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCB_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCB_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCB_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCB_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCC_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_ADDR_BANK_MAP_BCM88670_A0r_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCC_ADDR_BANK_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCC_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCC_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCC_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCC_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCC_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCC_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCD_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_ADDR_BANK_MAP_BCM88670_A0r_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCD_ADDR_BANK_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCD_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCD_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCD_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 DRCD_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCD_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCD_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCE_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCE_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCE_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCE_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCE_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCF_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCF_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCF_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCF_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCF_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCG_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCG_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCG_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCG_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCG_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_ADDR_BANK_MAPr_reset_val[3] = {0x8a418820, 0xc5a92839, 0x2307b9a};
static uint32 DRCH_ADDR_BANK_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 DRCH_BIST_LAST_DATA_ERRr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_DATA_ERRr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_LAST_DATA_ERR_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_DATA_ERR_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_LAST_DATA_ERR_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_DATA_ERR_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_1_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_1_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_1_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_1_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_2_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_2_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_2_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_2_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_3_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_3_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_3_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_3_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_4_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_4_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_4_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_4_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_5_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_5_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_5_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_5_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_6_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_6_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_6_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_6_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_7_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_7_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_BIST_REPEAT_PATTERN_7_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_BIST_REPEAT_PATTERN_7_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_DDR_PHY_PLL_FREQ_CTRLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_DDR_PHY_PLL_FREQ_CTRLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_EXT_PHY_CTRL_STATUSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_EXT_PHY_CTRL_STATUSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val[3] = {0x67139461, 0x8a0056bd, 0x342440};
static uint32 DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 DRCH_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 DRCH_LOOPBACK_PRBS_DATA_SEEDr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 DRCH_LOOPBACK_PRBS_DATA_SEEDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ECI_BLOCKS_SBUS_RESETr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 ECI_BLOCKS_SBUS_RESETr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 ECI_BLOCKS_SBUS_RESET_BCM88950_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 ECI_BLOCKS_SBUS_RESET_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ECI_BLOCKS_SOFT_INIT_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_BLOCKS_SOFT_INIT_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 ECI_BLOCKS_SOFT_INIT_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_BLOCKS_SOFT_INIT_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ECI_BLOCKS_SOFT_RESET_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 ECI_BLOCKS_SOFT_RESET_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 ECI_BLOCKS_SOFT_RESET_BCM88950_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 ECI_BLOCKS_SOFT_RESET_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 ECI_BS_PLL_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_BS_PLL_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_BS_PLL_CONFIG_BCM88202_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_BS_PLL_CONFIG_BCM88202_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 ECI_DDR_0_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_0_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 ECI_DDR_1_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_1_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 ECI_DDR_2_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_2_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 ECI_DDR_3_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_DDR_3_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_0r_reset_val[4] = {0x0, 0x0, 0x0, 0xe001a2a};
static uint32 ECI_GP_CONTROL_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_1r_reset_val[4] = {0x0, 0x100000, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_1r_mask_val[4] = {0xffffffff, 0xfff1ffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_2r_reset_val[4] = {0x0, 0x40000000, 0xc1dcd65, 0x0};
static uint32 ECI_GP_CONTROL_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xff1fffff, 0xff7fff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_4r_reset_val[4] = {0x50, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_4r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffff, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_5r_reset_val[4] = {0x40000000, 0x80008, 0x4b83, 0x0};
static uint32 ECI_GP_CONTROL_5r_mask_val[4] = {0xffffffff, 0xffffffff, 0xfffff, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_6r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_6r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_7r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_7r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_8r_reset_val[4] = {0x70000, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_8r_mask_val[4] = {0x71f1f, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ECI_GP_CONTROL_9r_reset_val[4] = {0xef, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_9r_mask_val[4] = {0x113fff, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_10r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_10r_mask_val[4] = {0xffffffff, 0xfffc03ff, 0xfffffff, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_11r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_11r_mask_val[4] = {0xffffffff, 0xfffc03ff, 0xfffffff, 0x0};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 ECI_GP_CONTROL_9_BCM88950_A0r_reset_val[4] = {0xef, 0x0, 0x0, 0x0};
static uint32 ECI_GP_CONTROL_9_BCM88950_A0r_mask_val[4] = {0x313fff, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_1r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_1r_mask_val[4] = {0xff1ffff7, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffff0000, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_3r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_4r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_4r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffff0000, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_GP_STATUS_5r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_GP_STATUS_5r_mask_val[4] = {0x7f, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_0_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_0_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_1_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_1_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_2_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_2_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_3_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_3_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_4_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_4_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_5_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_5_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_6_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_6_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_7_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_7_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_8_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_8_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_MISC_PLL_9_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_MISC_PLL_9_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_PRM_PLL_CONTROL_STATUSr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_PRM_PLL_CONTROL_STATUSr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 ECI_REG_0078r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0078r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 ECI_REG_0125r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0125r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_0130r_reset_val[5] = {0xb8008300, 0x809, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0130r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_REG_0131r_reset_val[5] = {0xb8008300, 0x809, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0131r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_0172r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0172r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_0232r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0232r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_0246r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0246r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_012Br_reset_val[5] = {0x4800e460, 0x80a, 0x100, 0x0, 0x1c02000};
static uint32 ECI_REG_012Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_REG_012B_BCM88202_A0r_reset_val[6] = {0x4800e460, 0x80a, 0x100, 0x0, 0x0, 0x0};
static uint32 ECI_REG_012B_BCM88202_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_016Cr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_016Cr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_01E4r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_01E4r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_01E9r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_01E9r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_023Ar_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ECI_REG_023Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 ECI_REG_023Dr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_023Dr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_REG_0246_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_0246_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_REG_024Br_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_024Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_REG_024B_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 ECI_REG_024B_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_SRD_0_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_0_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 ECI_SRD_1_PLL_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_1_PLL_CONFIGr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 ECI_SRD_1_PLL_CONFIG_BCM88202_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_SRD_1_PLL_CONFIG_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 ECI_TS_PLL_CONFIGr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ECI_TS_PLL_CONFIGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EDB_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EDB_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EDB_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EDB_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EDB_INDIRECT_WR_MASKr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EDB_INDIRECT_WR_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_CELL_DECODER_DEBUG_COUNTERSr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CELL_DECODER_DEBUG_COUNTERSr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CFC_FLOW_CONTROLr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CFC_FLOW_CONTROLr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_CFC_FLOW_CONTROL_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CFC_FLOW_CONTROL_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_CFC_FLOW_CONTROL_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CFC_FLOW_CONTROL_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_RATEr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_RATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_COUNTER_PROFILE_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_COUNTER_PROFILE_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CPU_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_CPU_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_CPU_LAST_HEADER_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_CPU_LAST_HEADER_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_CPU_PACKET_WORDSr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CPU_PACKET_WORDSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_CPU_PACKET_WORDS_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_CPU_PACKET_WORDS_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_DBG_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_DBG_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_DBG_DATA_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_DBG_DATA_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_DBG_DATA_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_DBG_DATA_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_EGRESS_QUEUES_EMPTYr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_EGRESS_QUEUES_EMPTYr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_ETHERNET_TYPESr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ETHERNET_TYPESr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_ETHERNET_TYPES_BCM88202_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ETHERNET_TYPES_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_ETHERNET_TYPES_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_ETHERNET_TYPES_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FDR_PRIMARY_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_PRIMARY_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FDR_SECONDARY_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_SECONDARY_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_FILETER_DEBUG_COUNTERSr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_FILETER_DEBUG_COUNTERSr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_FORCE_OR_IGNORE_FCr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_FORCE_OR_IGNORE_FCr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_FQP_2_PQP_RDYr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_FQP_2_PQP_RDYr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_reset_val[8] = {0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020};
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r_reset_val[8] = {0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020};
static uint32 EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_IFC_DELAY_CONFIGURATIONr_reset_val[4] = {0x11111111, 0x11111111, 0x11111111, 0x18881111};
static uint32 EGQ_IFC_DELAY_CONFIGURATIONr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r_reset_val[4] = {0x11111111, 0x11111111, 0x11111111, 0x18881111};
static uint32 EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_IFC_OK_DEQr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_IFC_OK_DEQr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_COMMAND_RD_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_RD_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_COMMAND_WR_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_WR_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_INDIRECT_WR_MASKr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_INDIRECT_WR_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_INDIRECT_WR_MASK_BCM88670_A0r_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EGQ_INDIRECT_WR_MASK_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_IPT_LAST_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_IPT_LAST_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_IPT_LAST_HEADER_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_IPT_LAST_HEADER_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_LAST_CDC_HEADERr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_LAST_CDC_HEADERr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_LAST_PRP_SOP_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_LAST_PRP_SOP_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_NIF_FLOW_CONTROL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_NIF_FLOW_CONTROL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_NRDY_TH_SELr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NRDY_TH_SELr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_NRDY_TH_SEL_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_NRDY_TH_SEL_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_OPP_LEARNING_DISABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OPP_LEARNING_DISABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_OTM_LEARNING_DISABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OTM_LEARNING_DISABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_OTM_PORT_SPR_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_OTM_PORT_SPR_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PACKET_RATE_SHAPER_ENr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PACKET_RATE_SHAPER_ENr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PARSER_LAST_NWK_RECORDr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_NWK_RECORDr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PARSER_LAST_SYS_RECORDr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_SYS_RECORDr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PER_QUEUE_HEADER_COMPENSATIONr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PER_QUEUE_HEADER_COMPENSATIONr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PETRAB_EEI_MPLS_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_EEI_MPLS_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_PQP_2_FQP_OFP_STOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PQP_2_FQP_OFP_STOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_PRP_DEBUG_COUNTERSr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_PRP_DEBUG_COUNTERSr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_QPAIR_SPR_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_QPAIR_SPR_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_QPAIR_SPR_DIS_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_QPAIR_SPR_DIS_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_QPAIR_SPR_DIS_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_QPAIR_SPR_DIS_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_REG_0107r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EGQ_REG_0107r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_REG_0178r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_0178r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_REG_0180r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_0180r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_REG_0182r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_0182r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_REG_017Ar_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_017Ar_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_REG_01C5r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_01C5r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_REG_01CDr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_REG_01CDr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODEr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODEr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EGQ_TCG_SPR_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TCG_SPR_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_TCG_SPR_DIS_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TCG_SPR_DIS_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_TCG_SPR_DIS_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TCG_SPR_DIS_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDMr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDMr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EGQ_WFQ_TCG_DISr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_WFQ_TCG_DISr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EGQ_WFQ_TCG_DIS_BCM88202_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_WFQ_TCG_DIS_BCM88202_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EGQ_WFQ_TCG_DIS_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EGQ_WFQ_TCG_DIS_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 EPNI_CFG_KEEP_ING_ECIDr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_CFG_KEEP_ING_ECIDr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_COUNTER_0_BASE_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_COUNTER_0_BASE_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_COUNTER_1_BASE_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_COUNTER_1_BASE_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_DBG_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_DBG_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_DBG_DATA_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_DBG_DATA_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_ECN_MPLS_MAPr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_ECN_MPLS_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_ECN_MPLS_MAP_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_ECN_MPLS_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_ETHERNET_TYPESr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ETHERNET_TYPESr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_ETHERNET_TYPES_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ETHERNET_TYPES_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_HEADER_EDITING_SIZEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_HEADER_EDITING_SIZEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_HEADER_EDITING_SIZE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_HEADER_EDITING_SIZE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_INDIRECT_COMMAND_RD_DATAr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_RD_DATAr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_INDIRECT_COMMAND_WR_DATAr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_WR_DATAr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_IPV4_EXP_TO_TOS_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_EXP_TO_TOS_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_IPV4_SIPr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIPr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_IPV4_SIP_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIP_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 EPNI_IPV4_SIP_ROUTINGr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIP_ROUTINGr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_IPV4_SIP_ROUTING_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_SIP_ROUTING_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_IPV4_TOSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_TOSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_IPV4_TOS_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV4_TOS_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_IPV6_EXP_TO_TC_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV6_EXP_TO_TC_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_ITAG_TC_DP_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ITAG_TC_DP_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_ITAG_TC_DP_MAP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_ITAG_TC_DP_MAP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_MIRROR_CHANNELr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_CHANNELr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_MIRROR_CHANNEL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_CHANNEL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_MIRROR_VID_REGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_VID_REGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_MIRROR_VID_REG_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_MIRROR_VID_REG_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_OAM_PROCESS_MAPr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_OAM_PROCESS_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_OAM_PROCESS_MAP_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_OAM_PROCESS_MAP_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PAR_ERR_INITIATEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_INITIATEr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EPNI_PAR_ERR_INITIATE_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_INITIATE_BCM88202_A0r_mask_val[3] = {0xdc380001, 0xffffff, 0x0};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 EPNI_PAR_ERR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r_mask_val[3] = {0xdc380001, 0xffffff, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_PETRAB_EEI_MPLS_MAPr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_EEI_MPLS_MAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODEr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODEr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 EPNI_TDM_EN_CRC_PER_PORTr_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 EPNI_TDM_EN_CRC_PER_PORTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCR_CONTROL_CELL_FIFO_BUFFERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_CONTROL_CELL_FIFO_BUFFERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_CONTROL_CELL_FIFO_BUFFER_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_CONTROL_CELL_FIFO_BUFFER_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_EFMS_CONFIGURATIONr_reset_val[4] = {0xfff00001, 0x3f, 0x3ff80, 0x4400000};
static uint32 FCR_EFMS_CONFIGURATIONr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_EFMS_COUNTERSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_EFMS_COUNTERSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCR_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCR_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FCT_CPU_TRANSMIT_CELLr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCT_CPU_TRANSMIT_CELLr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCT_CPU_TRANSMIT_CELL_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FCT_CPU_TRANSMIT_CELL_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCT_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCT_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FCT_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FCT_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDA_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDA_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDA_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDA_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_A_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_A_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_B_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_B_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_C_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_C_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_CPU_DATA_CELL_D_PRIMARYr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_CPU_DATA_CELL_D_PRIMARYr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_ERROR_FILTER_2_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_2_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_ERROR_FILTER_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_MASKr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_ERROR_FILTER_MASK_2r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASK_2r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_ERROR_FILTER_MASK_2_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASK_2_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_ERROR_FILTER_MASK_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_ERROR_FILTER_MASK_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_FDR_ENABLERS_REGISTER_3r_reset_val[10] = {0x0, 0x0, 0x23d1ae00, 0xc806403, 0x960320, 0x9603e819, 0x32015e0, 0xc804b019, 0x4b01f40, 0x11900af};
static uint32 FDR_FDR_ENABLERS_REGISTER_3r_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_INBAND_HEADERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_INBAND_HEADERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_INBAND_HEADER_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_HEADER_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_INBAND_PAYLOAD_LSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_LSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_INBAND_PAYLOAD_LSB_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_LSB_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_INBAND_PAYLOAD_MSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_MSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_INBAND_PAYLOAD_MSB_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INBAND_PAYLOAD_MSB_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_P_1_CPU_DATA_CELL_Ar_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_P_1_CPU_DATA_CELL_Ar_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_P_1_CPU_DATA_CELL_Br_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_P_1_CPU_DATA_CELL_Br_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_P_1_CPU_DATA_CELL_Cr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_P_1_CPU_DATA_CELL_Cr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_P_1_CPU_DATA_CELL_Dr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_P_1_CPU_DATA_CELL_Dr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0112r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0112r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_REG_0164r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0164r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0191r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0191r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0244r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0244r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0250r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0250r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0262r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0262r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_016Br_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_016Br_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_017Er_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_017Er_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_01A4r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01A4r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_REG_01B7r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01B7r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_01B7_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01B7_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_REG_01CAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01CAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_01CA_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01CA_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_REG_01DDr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01DDr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_01DD_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01DD_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDR_REG_01F0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01F0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_01F0_BCM88670_A0r_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_01F0_BCM88670_A0r_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_024Ar_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_024Ar_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_0256_BCM88670_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_0256_BCM88670_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDR_REG_025Cr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDR_REG_025Cr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_BUNDLE_GROUPSr_reset_val[3] = {0xffffffff, 0x1f, 0x0};
static uint32 FDT_BUNDLE_GROUPSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_2r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_CPU_DATA_CELL_3r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_3r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_CPU_DATA_CELL_0_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_0_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_CPU_DATA_CELL_1_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_1_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_CPU_DATA_CELL_2_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_2_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_CPU_DATA_CELL_3_BCM88670_A0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_CPU_DATA_CELL_3_BCM88670_A0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FDT_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FDT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr_reset_val[3] = {0xffffffff, 0x3ffffff, 0x2000};
static uint32 FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FDT_REG_016Br_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FDT_REG_016Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_reset_val[3] = {0xf1, 0x0, 0x0};
static uint32 FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FMAC_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FMAC_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FMAC_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FMAC_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FMAC_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FMAC_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FMAC_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FMAC_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 FSRD_REG_017Br_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FSRD_REG_017Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 FSRD_REG_017B_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FSRD_REG_017B_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 FSRD_REG_017B_BCM88950_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 FSRD_REG_017B_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_DRAM_FIFO_READ_DISABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_DRAM_FIFO_READ_DISABLEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FBC_CACHE_POINTERSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_FBC_CACHE_POINTERSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FBC_EXTERNAL_CONFIGURATIONr_reset_val[3] = {0xd0dfa2e5, 0xfa3447e8, 0x7e98b5};
static uint32 IDR_FBC_EXTERNAL_CONFIGURATIONr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FBC_EXTERNAL_LIMITSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_FBC_EXTERNAL_LIMITSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FBC_EXTERNAL_POINTERSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_FBC_EXTERNAL_POINTERSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FBC_RRG_POINTER_COUNTr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_FBC_RRG_POINTER_COUNTr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_FULL_DRAM_REJECT_COUNTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_FULL_DRAM_REJECT_COUNTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_IQM_RETURNED_BUFFERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_IQM_RETURNED_BUFFERr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_IRR_INTERFACE_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_IRR_INTERFACE_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_IRR_PACKET_CONSTRUCTORr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_IRR_PACKET_CONSTRUCTORr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
static uint32 IDR_OCCUPIED_DBUFF_STATUSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_OCCUPIED_DBUFF_STATUSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_OCCUPIED_DBUFF_STATUS_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_OCCUPIED_DBUFF_STATUS_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLDr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLD_BCM88670_A0r_reset_val[6] = {0xffffff, 0xffff0000, 0xff, 0xffffff, 0xffff0000, 0xff};
static uint32 IDR_OCCUPIED_DBUFF_THRESHOLD_BCM88670_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_PARTIAL_DRAM_REJECT_COUNTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IDR_PARTIAL_DRAM_REJECT_COUNTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_REASSEMBLY_CONTEXT_PIPE_MAPr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REASSEMBLY_CONTEXT_PIPE_MAPr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_0151r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_REG_0151r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_0241r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_0241r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_0250r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_0250r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_025Fr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_025Fr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_026Er_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_026Er_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_027Dr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_027Dr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_028Cr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_028Cr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_029Br_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_029Br_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_02AAr_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02AAr_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_02B9r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02B9r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_REG_02C8r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_REG_02C8r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_RRG_FULL_MULTICAST_POINTERSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_RRG_FULL_MULTICAST_POINTERSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_RRG_MINI_MULTICAST_POINTERSr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_RRG_MINI_MULTICAST_POINTERSr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IDR_TIMEOUT_REGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_TIMEOUT_REGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_TIMEOUT_REG_BCM88670_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_TIMEOUT_REG_BCM88670_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_TIMEOUT_VALID_REGr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_TIMEOUT_VALID_REGr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WATERMARK_REGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IDR_WATERMARK_REGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Hr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Hr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Lr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Lr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Mr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_FULL_MULTICAST_POINTERS_Mr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Hr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Hr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Lr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Lr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Mr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IDR_WRG_MINI_MULTICAST_POINTERS_Mr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_COE_CFGSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_COE_CFGSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS_BCM88670_A0r_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_CONSISTENT_HASHING_VARIABLES_BCM88670_A0r_reset_val[3] = {0xf0000fd8, 0xffffffff, 0xfffffff};
static uint32 IHB_CONSISTENT_HASHING_VARIABLES_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_CPU_RECORD_DATA_LSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_LSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_CPU_RECORD_DATA_LSB_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_LSB_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_CPU_RECORD_DATA_MSBr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_MSBr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_CPU_RECORD_DATA_MSB_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_RECORD_DATA_MSB_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHB_CPU_TRAP_CODE_PROFILEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_TRAP_CODE_PROFILEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_CPU_TRAP_CODE_PROFILE_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_CPU_TRAP_CODE_PROFILE_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHB_DBG_FIRST_TM_COMMANDr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_FIRST_TM_COMMANDr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x13fffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Ar_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Ar_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_A_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_A_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_DBG_LAST_KEY_A_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_A_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Br_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Br_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_B_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_B_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_DBG_LAST_KEY_B_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_B_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Cr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Cr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_C_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_C_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_DBG_LAST_KEY_C_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_C_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHB_DBG_LAST_KEY_Dr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_Dr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_DBG_LAST_KEY_D_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_D_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_DBG_LAST_KEY_D_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_DBG_LAST_KEY_D_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHB_INDIRECT_COMMAND_RD_DATAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_RD_DATAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHB_INDIRECT_COMMAND_WR_DATAr_reset_val[19] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_WR_DATAr_mask_val[19] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_INFO_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INFO_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_INFO_REPLY_BCM88670_A0r_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INFO_REPLY_BCM88670_A0r_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_INFO_REPLY_DATAr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_INFO_REPLY_DATAr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_ISEM_LAST_LOOKUP_MASTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_ISEM_LAST_LOOKUP_MASTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_ISEM_LAST_LOOKUP_SLAVEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_ISEM_LAST_LOOKUP_SLAVEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_KEY_D_XOR_MASKSr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_KEY_D_XOR_MASKSr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_KEY_D_XOR_MASKS_BCM88670_A0r_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_KEY_D_XOR_MASKS_BCM88670_A0r_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_LOOKUP_REPLY_BCM88670_A0r_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_LOOKUP_REPLY_BCM88670_A0r_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_LOOKUP_REPLY_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_LOOKUP_REPLY_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
static uint32 IHB_MEF_L_2_CP_DROP_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_DROP_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
static uint32 IHB_MEF_L_2_CP_PEER_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_PEER_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_OAM_DEFAULT_COUNTERSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_OAM_DEFAULT_COUNTERSr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_PAR_ERR_INITIATEr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_INITIATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHB_PAR_ERR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7f};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_PMF_PFC_ACL_MAPPINGr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PMF_PFC_ACL_MAPPINGr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_PMF_PFC_PS_MAPPINGr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PMF_PFC_PS_MAPPINGr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_PPH_FHEI_FWD_SIZE_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PPH_FHEI_FWD_SIZE_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHB_PPH_FHEI_IVE_SIZEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PPH_FHEI_IVE_SIZEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_PPH_FHEI_IVE_SIZE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PPH_FHEI_IVE_SIZE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_PPH_VSI_SOURCEr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_PPH_VSI_SOURCEr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val[3] = {0x5, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88650_B0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_reset_val[3] = {0x7, 0x0, 0x0};
static uint32 IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 IHB_REG_0100r_reset_val[13] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_0100r_mask_val[13] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_REG_00AAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_00AAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHB_REG_00E1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_00E1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_REG_00FFr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_REG_00FFr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_TCAM_QUERY_FAILUREr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHB_TCAM_QUERY_FAILUREr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHB_TOD_LAST_VALUEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TOD_LAST_VALUEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_TOD_LAST_VALUE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TOD_LAST_VALUE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHB_TX_APP_PREFIXr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TX_APP_PREFIXr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHB_TX_APP_PREFIX_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHB_TX_APP_PREFIX_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_FLP_FIFOS_SKIP_ENTRYr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_FLP_FIFOS_SKIP_ENTRYr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_FLP_PFC_MPLS_P2Pr_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_FLP_PFC_MPLS_P2Pr_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_GENERAL_TRAPr_reset_val[5] = {0x0, 0x3f0000, 0x0, 0xffffc000, 0x3};
static uint32 IHP_GENERAL_TRAPr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_GENERAL_TRAP_BCM88670_A0r_reset_val[5] = {0x0, 0x3f0000, 0x0, 0xffffc000, 0x3};
static uint32 IHP_GENERAL_TRAP_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_INDIRECT_COMMAND_RD_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_RD_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_INDIRECT_COMMAND_WR_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_WR_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_INITIATE_PAR_ERRr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INITIATE_PAR_ERRr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_INNER_ETHERNET_TRAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_INNER_ETHERNET_TRAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_IP_TOS_TO_OAM_PCP_0r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_IP_TOS_TO_OAM_PCP_0r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_IP_TOS_TO_OAM_PCP_1r_reset_val[12] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_IP_TOS_TO_OAM_PCP_1r_mask_val[12] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_0_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1_BCM88670_A0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_LAST_RECEIVED_HEADER_REG_1_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_L_4_PORT_RANGES_2_TC_TABLE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHP_MACT_AGE_AGING_MODEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_AGE_AGING_MODEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_CPU_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_CPU_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_DIAGNOSTICS_KEYr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_KEYr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULTr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_EVENTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_EVENTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_LEL_ERR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_LEL_ERR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILUREr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILUREr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_MACT_OLP_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_OLP_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
static uint32 IHP_MACT_REPLYr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MACT_REPLYr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_MEF_L_2_CP_DROP_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_DROP_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_MEF_L_2_CP_PEER_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_PEER_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_MY_B_MAC_LSB_BITMAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MY_B_MAC_LSB_BITMAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_MY_B_MAC_LSB_BITMAP_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_OAM_DEFAULT_COUNTERSr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_OAM_DEFAULT_COUNTERSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_OAM_PDU_DS_TO_PCP_0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_OAM_PDU_DS_TO_PCP_0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_OAM_PDU_DS_TO_PCP_1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_OAM_PDU_DS_TO_PCP_1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_OAM_PDU_DS_TO_PCP_2r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_OAM_PDU_DS_TO_PCP_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_PAR_ERR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_PAR_ERR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xfdffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_PCP_DECODING_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_PCP_DECODING_TABLEr_mask_val[4] = {0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_PCP_DECODING_TABLE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_PCP_DECODING_TABLE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val[3] = {0x7, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_REG_00A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_00A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_REG_00AAr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_REG_00AAr_mask_val[3] = {0xffffffff, 0xfdffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IHP_REG_00E1r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_00E1r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_REG_010Dr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_010Dr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 IHP_REG_01D4r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_01D4r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_REG_01D5r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_01D5r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_REG_024Fr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IHP_REG_024Fr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1f};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLE_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_VSI_PROFILE_TO_VSI_TABLE_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr_mask_val[4] = {0x3, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_VTT_MAP_0_DSCP_EXP_INDEXr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IHP_VTT_MAP_0_DSCP_EXP_INDEXr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IHP_VTT_MPLS_DUMMY_LIFr_reset_val[4] = {0x0, 0x0, 0x0, 0x1};
static uint32 IHP_VTT_MPLS_DUMMY_LIFr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_ILKN_TX_CONFr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PMH_ILKN_TX_CONFr_mask_val[5] = {0x7fff7fff, 0x7fff7fff, 0x3f3f3f3f, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PMH_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PMH_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_INDIRECT_WR_MASKr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PMH_INDIRECT_WR_MASKr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_RX_BYTES_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PMH_RX_BYTES_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_RX_FRAMELOCKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PMH_RX_FRAMELOCKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PMH_TX_BYTES_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PMH_TX_BYTES_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_ILKN_TX_CONFr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PML_ILKN_TX_CONFr_mask_val[5] = {0x7fff7fff, 0x7fff7fff, 0x3f3f3f3f, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PML_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PML_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_INDIRECT_WR_MASKr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 ILKN_PML_INDIRECT_WR_MASKr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_RX_BYTES_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PML_RX_BYTES_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_RX_FRAMELOCKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PML_RX_FRAMELOCKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 ILKN_PML_TX_BYTES_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 ILKN_PML_TX_BYTES_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPST_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPST_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPST_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPST_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPS_EIR_CREDIT_REJECT_CONFIGr_reset_val[3] = {0xcccc0000, 0x88cccccc, 0xfac6};
static uint32 IPS_EIR_CREDIT_REJECT_CONFIGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0)
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_COMMON_SHAPERS_CALr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 IPT_COMMON_SHAPERS_CALr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_COMMON_SHAPERS_DELAYr_reset_val[3] = {0x10001, 0x10001, 0x1};
static uint32 IPT_COMMON_SHAPERS_DELAYr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_COMMON_SHAPERS_MAX_CREDITr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffff};
static uint32 IPT_COMMON_SHAPERS_MAX_CREDITr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_COMMON_SH_DELAY_JITTERr_reset_val[4] = {0xffe01ffe, 0xe01ffe01, 0x1ffe01ff, 0x0};
static uint32 IPT_COMMON_SH_DELAY_JITTERr_mask_val[4] = {0xfff1ffff, 0xf1ffff1f, 0xffff1fff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DATA_QUEUE_EGQ_THRESHOLD_BCM88670_A0r_reset_val[3] = {0x8102040, 0x40810204, 0x20};
static uint32 IPT_DATA_QUEUE_EGQ_THRESHOLD_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_0_DQCQ_THr_reset_val[9] = {0xf03fc0ff, 0xff03fc0f, 0xff03fc0, 0xc0ff03fc, 0xfc0ff03f, 0x3fc0ff03, 0x3fc0ff0, 0xf03fc0ff, 0x3fc0f};
static uint32 IPT_DQCF_0_DQCQ_THr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_0_EIR_CRDT_THr_reset_val[9] = {0xf03fc0ff, 0xff03fc0f, 0xff03fc0, 0xc0ff03fc, 0xfc0ff03f, 0x3fc0ff03, 0x3fc0ff0, 0xf03fc0ff, 0x3fc0f};
static uint32 IPT_DQCF_0_EIR_CRDT_THr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_0_MAX_SIZEr_reset_val[9] = {0xf03fc0ff, 0xff03fc0f, 0xff03fc0, 0xc0ff03fc, 0xfc0ff03f, 0x3fc0ff03, 0x3fc0ff0, 0xf03fc0ff, 0x3fc0f};
static uint32 IPT_DQCF_0_MAX_SIZEr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_0_STARTr_reset_val[9] = {0x400000, 0xc0020, 0x60014004, 0x8001c00, 0xa00240, 0x400c002c, 0x3c00e003, 0x4401000, 0x4c0120};
static uint32 IPT_DQCF_0_STARTr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_1_DQCQ_THr_reset_val[9] = {0xfc1fe0ff, 0xff07f83, 0xf83fc1fe, 0x1fe0ff07, 0xf07f83fc, 0x3fc1fe0f, 0xe0ff07f8, 0x7f83fc1f, 0x0};
static uint32 IPT_DQCF_1_DQCQ_THr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_1_EIR_CRDT_THr_reset_val[9] = {0xfc1fe0ff, 0xff07f83, 0xf83fc1fe, 0x1fe0ff07, 0xf07f83fc, 0x3fc1fe0f, 0xe0ff07f8, 0x7f83fc1f, 0x0};
static uint32 IPT_DQCF_1_EIR_CRDT_THr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_1_MAX_SIZEr_reset_val[9] = {0xfc1fe0ff, 0xff07f83, 0xf83fc1fe, 0x1fe0ff07, 0xf07f83fc, 0x3fc1fe0f, 0xe0ff07f8, 0x7f83fc1f, 0x0};
static uint32 IPT_DQCF_1_MAX_SIZEr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DQCF_1_STARTr_reset_val[9] = {0x200000, 0x40018008, 0x1800a00, 0x20080038, 0x5802801, 0x801a00c0, 0x10007803, 0x80480220, 0x9};
static uint32 IPT_DQCF_1_STARTr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DTQ_DQCF_THr_reset_val[5] = {0x2a8550aa, 0x550aa154, 0xaa1542a8, 0x542a8550, 0x1};
static uint32 IPT_DTQ_DQCF_THr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DTQ_MAX_SIZEr_reset_val[5] = {0x2a8550aa, 0x550aa154, 0xaa1542a8, 0x542a8550, 0x1};
static uint32 IPT_DTQ_MAX_SIZEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DTQ_STARTr_reset_val[5] = {0x55055000, 0xa92a83fc, 0x5094cff1, 0x9da92fd5, 0xe};
static uint32 IPT_DTQ_STARTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_DTQ_THr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
static uint32 IPT_DTQ_THr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_FDT_TXQ_RD_ADDRr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_FDT_TXQ_RD_ADDRr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_FDT_TXQ_WR_ADDRr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_FDT_TXQ_WR_ADDRr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_FIFOS_STATE_BCM88670_A0r_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_FIFOS_STATE_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_FIFOS_STATE_STICKYr_reset_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_FIFOS_STATE_STICKYr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IPT_INDIRECT_COMMAND_RD_DATAr_reset_val[17] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_RD_DATAr_mask_val[17] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IPT_INDIRECT_COMMAND_WR_DATAr_reset_val[17] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_WR_DATAr_mask_val[17] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IPT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IPT_2_IPS_FC_STATUS_VEC_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IPT_IPT_2_IPS_FC_STATUS_VEC_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_DTQ_2_DQCF_FC_MAPr_reset_val[3] = {0xffcccfff, 0xcfffcccf, 0xcc};
static uint32 IPT_IQM_DTQ_2_DQCF_FC_MAPr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_SHAPERS_CALr_reset_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IPT_IQM_SHAPERS_CALr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_SHAPERS_DELAYr_reset_val[6] = {0x10001, 0x10001, 0x10001, 0x10001, 0x10001, 0x10001};
static uint32 IPT_IQM_SHAPERS_DELAYr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_SHAPERS_MAX_CREDITr_reset_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IPT_IQM_SHAPERS_MAX_CREDITr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_WFQ_DEFAULT_PKT_SIZEr_reset_val[4] = {0x4010040, 0x1004010, 0x401004, 0x401};
static uint32 IPT_IQM_WFQ_DEFAULT_PKT_SIZEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_IQM_WFQ_WEIGHTSr_reset_val[5] = {0x41041041, 0x10410410, 0x4104104, 0x41041041, 0x10410};
static uint32 IPT_IQM_WFQ_WEIGHTSr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_MAX_LATENCY_1588_PKTr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IPT_MAX_LATENCY_1588_PKTr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IPT_PACKET_LATENCY_MEASURE_CFGr_reset_val[4] = {0xfffffff0, 0xffffffff, 0xffffffff, 0xff};
static uint32 IPT_PACKET_LATENCY_MEASURE_CFGr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQMT_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQMT_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQMT_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQMT_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_BDB_DYN_SIZE_RJCT_TH_CFGr_reset_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IQM_BDB_DYN_SIZE_RJCT_TH_CFGr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr_reset_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_DRAM_ELIGIBLE_RJCT_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_DRAM_ELIGIBLE_RJCT_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_GENERAL_REJECT_CONFIGURATION_B_DSr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_GENERAL_REJECT_CONFIGURATION_B_DSr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_GLBL_MIX_MAX_THr_reset_val[3] = {0xffffffff, 0xffffffff, 0x3};
static uint32 IQM_GLBL_MIX_MAX_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_COMMAND_RD_DATAr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_RD_DATAr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_COMMAND_WR_DATAr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_WR_DATAr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IQM_INDIRECT_WR_MASKr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_INDIRECT_WR_MASKr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_LST_PDM_READ_ADDR_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_LST_PDM_READ_ADDR_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_OCB_DYN_SIZE_RJCT_TH_CFGr_reset_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
static uint32 IQM_OCB_DYN_SIZE_RJCT_TH_CFGr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_PORT_PROTECTION_SETTINGr_reset_val[3] = {0x1, 0x0, 0x3f8};
static uint32 IQM_PORT_PROTECTION_SETTINGr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_REG_00A4r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_REG_00A4r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_REG_00A6r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_REG_00A6r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_REJECT_CONFIGURATION_OCBSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_REJECT_CONFIGURATION_OCBSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_SCH_CMP_PTR_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_SCH_CMP_PTR_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IQM_VSQ_PG_IS_OCB_ONLYr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IQM_VSQ_PG_IS_OCB_ONLYr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_CPU_CHANNEL_IS_TDMr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_CPU_CHANNEL_IS_TDMr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_CPU_CHANNEL_PIPE_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_CPU_CHANNEL_PIPE_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_IDR_INTERFACE_COUNTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 IRE_IDR_INTERFACE_COUNTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_IHB_DEBUG_REGISTER_2r_reset_val[14] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_IHB_DEBUG_REGISTER_2r_mask_val[14] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_IHB_DEBUG_REGISTER_3r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_IHB_DEBUG_REGISTER_3r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_IHP_DEBUG_REGISTERr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_IHP_DEBUG_REGISTERr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_IHP_INTERFACE_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRE_IHP_INTERFACE_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_REGI_PKT_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REGI_PKT_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_REG_019Cr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_REG_019Cr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_SET_FTMH_VERSIONr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_SET_FTMH_VERSIONr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_SET_FTMH_VERSION_BCM88670_A0r_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_SET_FTMH_VERSION_BCM88670_A0r_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_TAG_SWAP_ENABLEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TAG_SWAP_ENABLEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_TDM_CONTEXT_DROPr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_CONTEXT_DROPr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_TDM_CONTEXT_MAPr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_CONTEXT_MAPr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRE_TDM_MODE_MAPr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_MODE_MAPr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRE_TDM_PACKET_COUNTERr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRE_TDM_PACKET_COUNTERr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_ERR_REPLICATION_REGISTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_ERR_REPLICATION_REGISTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_FLOW_CONTROL_THRESHOLDS_BCM88670_A0r_reset_val[3] = {0xabe83228, 0xbe83228f, 0xfa};
static uint32 IRR_FLOW_CONTROL_THRESHOLDS_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IDR_INTERFACE_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_IDR_INTERFACE_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_INDIRECT_WR_MASKr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_INDIRECT_WR_MASKr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IQM_ENQUEUE_COMMANDr_reset_val[7] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_IQM_ENQUEUE_COMMANDr_mask_val[7] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IQM_INTERFACE_COUNTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_IQM_INTERFACE_COUNTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IQM_SENT_PACKET_COUNTERr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_IQM_SENT_PACKET_COUNTERr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IS_IQM_INTERFACE_COUNTERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_IS_IQM_INTERFACE_COUNTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0x7fffffff, 0x7fffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_IS_IQM_PCr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_IS_IQM_PCr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_MC_FIFO_DROP_CNTr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_MC_FIFO_DROP_CNTr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
static uint32 IRR_MULTICAST_FIFO_THRESHOLDr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_MULTICAST_FIFO_THRESHOLDr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_MULTICAST_FIFO_THRESHOLDSr_reset_val[4] = {0x80280a, 0x80200802, 0x20080200, 0x0};
static uint32 IRR_MULTICAST_FIFO_THRESHOLDSr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_PORT_IS_OUTBOUND_MIRRORr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_PORT_IS_OUTBOUND_MIRRORr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_REG_0202r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0202r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_REG_0209r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0209r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 IRR_REG_0210r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 IRR_REG_0210r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 IRR_UC_FIFO_DROP_CNTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 IRR_UC_FIFO_DROP_CNTr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 MESH_TOPOLOGY_REG_0118r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 MESH_TOPOLOGY_REG_0118r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 MESH_TOPOLOGY_REG_0108_BCM88950_A0r_reset_val[3] = {0x3ffff, 0x0, 0x0};
static uint32 MESH_TOPOLOGY_REG_0108_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 MESH_TOPOLOGY_REG_010B_BCM88950_A0r_reset_val[3] = {0x3ffff, 0x0, 0x0};
static uint32 MESH_TOPOLOGY_REG_010B_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 MESH_TOPOLOGY_REG_0113_BCM88950_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 MESH_TOPOLOGY_REG_0113_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 MMU_INDIRECT_COMMAND_RD_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_RD_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 MMU_INDIRECT_COMMAND_WR_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_WR_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MMU_RAF_TOTAL_SIZE_WATER_MARKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 MMU_RAF_TOTAL_SIZE_WATER_MARKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MRPS_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MRPS_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MRPS_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 MRPS_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_BIST_CONTEXT_TO_PORT_MAPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_BIST_CONTEXT_TO_PORT_MAPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_BIST_EVENTS_GENERATORr_reset_val[4] = {0x0, 0x0, 0x0, 0x1};
static uint32 NBIH_BIST_EVENTS_GENERATORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_ECC_ERR_1B_INITIATEr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_ECC_ERR_1B_INITIATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_ECC_ERR_2B_INITIATEr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_ECC_ERR_2B_INITIATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_ILKNr_reset_val[3] = {0x3f3f00, 0x3f, 0x3f0000};
static uint32 NBIH_FC_ILKNr_mask_val[3] = {0x3f3f3f3f, 0xff3f3f3f, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_LLFC_STOP_TX_FORCEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_LLFC_STOP_TX_FORCEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_MASK_FC_WHEN_LINK_FAILr_reset_val[3] = {0xffffffff, 0xffffffff, 0x3fff};
static uint32 NBIH_FC_MASK_FC_WHEN_LINK_FAILr_mask_val[3] = {0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0xfff};
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0xfff};
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_reset_val[3] = {0x8040201, 0x80402010, 0xfff};
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_reset_val[3] = {0x8040201, 0x80402010, 0xfff};
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_RX_GEN_PFC_FROM_QMLFr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_RX_GEN_PFC_FROM_QMLFr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FORCEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_GEN_LLFC_FORCEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFCr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFCr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_LLFC_TO_PMr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_GEN_LLFC_TO_PMr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_GEN_PFC_FORCEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_GEN_PFC_FORCEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_ILKN_CHANNEL_IS_TDM_PORTr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_ILKN_CHANNEL_IS_TDM_PORTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_INDIRECT_WR_MASKr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_INDIRECT_WR_MASKr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_LAST_RECEIVED_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_LAST_RECEIVED_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_LAST_RECEIVED_DATA_ON_SOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_LAST_RECEIVED_DATA_ON_SOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_LAST_SENT_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_LAST_SENT_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_LAST_SENT_DATA_ON_SOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_LAST_SENT_DATA_ON_SOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_PRD_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_PRD_CONFIGr_mask_val[5] = {0xfffffff3, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_RX_REQ_PIPE_0_LOW_ENr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_RX_REQ_PIPE_0_LOW_ENr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIH_RX_REQ_PIPE_1_LOW_ENr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIH_RX_REQ_PIPE_1_LOW_ENr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_ECC_ERR_1B_INITIATEr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_ECC_ERR_1B_INITIATEr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_ECC_ERR_2B_INITIATEr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_ECC_ERR_2B_INITIATEr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_ILKN_CHANNEL_IS_TDM_PORTr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_ILKN_CHANNEL_IS_TDM_PORTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_INDIRECT_WR_MASKr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_INDIRECT_WR_MASKr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LAST_RECEIVED_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_LAST_RECEIVED_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LAST_RECEIVED_DATA_ON_SOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_LAST_RECEIVED_DATA_ON_SOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LAST_SENT_DATAr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_LAST_SENT_DATAr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LAST_SENT_DATA_ON_SOPr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_LAST_SENT_DATA_ON_SOPr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LINK_ACTIVEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_LINK_ACTIVEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_PORTS_INDICATIONSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIL_PORTS_INDICATIONSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_PORT_EEE_LPI_DETECTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBIL_PORT_EEE_LPI_DETECTr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_PRD_CONFIGr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_PRD_CONFIGr_mask_val[5] = {0xfffffff3, 0xffffffff, 0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_RX_MLF_LEVEL_PM_3r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_RX_MLF_LEVEL_PM_3r_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0xffffffff, 0xf3fff3ff, 0xffffffff, 0xff3fff3f, 0xffffff3f, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_RX_MLF_LEVEL_PM_4r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_RX_MLF_LEVEL_PM_4r_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0xffffffff, 0xf3fff3ff, 0xffffffff, 0xff3fff3f, 0xffffff3f, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_RX_MLF_LEVEL_PM_5r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_RX_MLF_LEVEL_PM_5r_mask_val[8] = {0x3fff3fff, 0x3fff3fff, 0xffffffff, 0xf3fff3ff, 0xffffffff, 0xff3fff3f, 0xffffff3f, 0x3ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_LEVEL_PMr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_LEVEL_PMr_mask_val[5] = {0x3ff, 0x3ff0000, 0x0, 0x3ff, 0x3ff0000};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_LEVEL_PM_3r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_LEVEL_PM_3r_mask_val[6] = {0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f, 0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_LEVEL_PM_4r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_LEVEL_PM_4r_mask_val[6] = {0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f, 0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_LEVEL_PM_5r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_LEVEL_PM_5r_mask_val[6] = {0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f, 0xff3ff3ff, 0xf3ff3ff3, 0x3ff3ff3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_mask_val[4] = {0x3f, 0x3f, 0x3f, 0x3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_mask_val[4] = {0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r_mask_val[4] = {0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r_mask_val[4] = {0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f, 0x3f3f3f3f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_BIST_EVENTS_GENERATORr_reset_val[4] = {0x0, 0x0, 0x0, 0x1};
static uint32 NBI_BIST_EVENTS_GENERATORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_DPRC_SHARED_DDR_PLL_CONFIGr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_DPRC_SHARED_DDR_PLL_CONFIGr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_ENABLE_PKT_GEN_REGISTERr_reset_val[18] = {0x2, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_ENABLE_PKT_GEN_REGISTERr_mask_val[18] = {0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0xff00};
static uint32 NBI_FC_PFC_RX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val[3] = {0x8040201, 0x80402010, 0x7ff};
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Br_reset_val[3] = {0x8040201, 0x80402010, 0x7ff};
static uint32 NBI_FC_PFC_TX_BITMAP_TYPE_Br_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_HRF_RX_CONTROLLER_CONFIG_1r_reset_val[3] = {0x40200, 0xc3843204, 0x2b};
static uint32 NBI_HRF_RX_CONTROLLER_CONFIG_1r_mask_val[3] = {0xff7ff7ff, 0xf7ff7ff7, 0x7f};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 NBI_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 NBI_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_INITIATE_PARITY_ERRORSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBI_INITIATE_PARITY_ERRORSr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_IPG_CRC_ERR_CNTr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_IPG_CRC_ERR_CNTr_mask_val[18] = {0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_LAST_RECEIVED_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_LAST_RECEIVED_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_LAST_SENT_DATAr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_LAST_SENT_DATAr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_PARITY_ERR_MONITOR_MEM_MASKr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 NBI_PARITY_ERR_MONITOR_MEM_MASKr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_CAPTURE_CONTROLSr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_CAPTURE_CONTROLSr_mask_val[18] = {0xf, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_CRC_CONTROLSr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_CRC_CONTROLSr_mask_val[18] = {0xf, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_CRC_SOP_MASKr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_CRC_SOP_MASKr_mask_val[18] = {0xffffffff, 0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_DATA_REGISTER_1023_512r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_DATA_REGISTER_1023_512r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_DATA_REGISTER_1535_1024r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_DATA_REGISTER_1535_1024r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_DATA_REGISTER_2047_1536r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_DATA_REGISTER_2047_1536r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_DATA_REGISTER_511_0r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_DATA_REGISTER_511_0r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_mask_val[18] = {0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_reset_val[18] = {0x1008000, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_mask_val[18] = {0x1ffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_mask_val[18] = {0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_reset_val[18] = {0x400, 0xff000d, 0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_mask_val[18] = {0xffffffff, 0xffffff, 0xffffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
#endif /* chips */

#if defined(BCM_88202_A0)
static uint32 NBI_PKT_REC_CAPTURE_REGISTERr_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 NBI_PKT_REC_CAPTURE_REGISTERr_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_CC_PACKETr_reset_val[6] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_BFD_CC_PACKETr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_CV_PACKETr_reset_val[6] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_BFD_CV_PACKETr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_DIAG_PROFILEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_BFD_DIAG_PROFILEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_BFD_DIAG_PROFILE_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_BFD_DIAG_PROFILE_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_REQ_INTERVAL_POINTERr_reset_val[8] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7};
static uint32 OAMP_BFD_REQ_INTERVAL_POINTERr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_reset_val[8] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7};
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88670_A0r_reset_val[8] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7};
static uint32 OAMP_BFD_REQ_INTERVAL_POINTER_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_BFD_TX_RATEr_reset_val[4] = {0x20001, 0x80004, 0x200010, 0x800040};
static uint32 OAMP_BFD_TX_RATEr_mask_val[4] = {0x3ff03ff, 0x3ff03ff, 0x3ff03ff, 0x3ff03ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_BFD_TX_RATE_BCM88660_A0r_reset_val[4] = {0x20001, 0x80004, 0x200010, 0x800040};
static uint32 OAMP_BFD_TX_RATE_BCM88660_A0r_mask_val[4] = {0x3ff03ff, 0x3ff03ff, 0x3ff03ff, 0x3ff03ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_BFD_TX_RATE_BCM88670_A0r_reset_val[4] = {0x20001, 0x80004, 0x200010, 0x800040};
static uint32 OAMP_BFD_TX_RATE_BCM88670_A0r_mask_val[4] = {0x3ff03ff, 0x3ff03ff, 0x3ff03ff, 0x3ff03ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_CCM_MAC_SA_BCM88670_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_CCM_MAC_SA_BCM88670_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x3ffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_CPUPORTr_reset_val[10] = {0x100000, 0x20000100, 0x30000, 0x5000040, 0x6000, 0x800007, 0xc0000b00, 0xd0000, 0xf0000e0, 0x0};
static uint32 OAMP_CPUPORTr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_CPUPORT_BCM88660_A0r_reset_val[14] = {0x100000, 0x30000200, 0x40000, 0x6000050, 0x7000, 0x900008, 0xb0000a00, 0xc0000, 0xe0000d0, 0x20100000, 0x60504030, 0xa0908070, 0xe0d0c0b0, 0x0};
static uint32 OAMP_CPUPORT_BCM88660_A0r_mask_val[14] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_CPUPORT_BCM88670_A0r_reset_val[15] = {0x100000, 0x30000200, 0x40000, 0x6000050, 0x7000, 0x900008, 0xb0000a00, 0xc0000, 0xe0000d0, 0xf000, 0x3020100, 0x7060504, 0xb0a0908, 0xf0e0d0c, 0x0};
static uint32 OAMP_CPUPORT_BCM88670_A0r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ETH_1731_MEP_PROFILEr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_ETH_1731_MEP_PROFILEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_ICC_MAP_REG_1r_reset_val[15] = {0x0, 0x10000, 0x0, 0x2, 0x30000, 0x0, 0x4, 0x50000, 0x0, 0x6, 0x70000, 0x0, 0x8, 0x90000, 0x0};
static uint32 OAMP_ICC_MAP_REG_1r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_ICC_MAP_REG_2r_reset_val[8] = {0xa, 0xb0000, 0x0, 0xc, 0xd0000, 0x0, 0xe, 0x0};
static uint32 OAMP_ICC_MAP_REG_2r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ICC_MAP_REG_1_BCM88660_A0r_reset_val[15] = {0x0, 0x10000, 0x0, 0x2, 0x30000, 0x0, 0x4, 0x50000, 0x0, 0x6, 0x70000, 0x0, 0x8, 0x90000, 0x0};
static uint32 OAMP_ICC_MAP_REG_1_BCM88660_A0r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_ICC_MAP_REG_1_BCM88670_A0r_reset_val[15] = {0x0, 0x10000, 0x0, 0x2, 0x30000, 0x0, 0x4, 0x50000, 0x0, 0x6, 0x70000, 0x0, 0x8, 0x90000, 0x0};
static uint32 OAMP_ICC_MAP_REG_1_BCM88670_A0r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_ICC_MAP_REG_2_BCM88660_A0r_reset_val[8] = {0xa, 0xb0000, 0x0, 0xc, 0xd0000, 0x0, 0xe, 0x0};
static uint32 OAMP_ICC_MAP_REG_2_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_ICC_MAP_REG_2_BCM88670_A0r_reset_val[8] = {0xa, 0xb0000, 0x0, 0xc, 0xd0000, 0x0, 0xe, 0x0};
static uint32 OAMP_ICC_MAP_REG_2_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_COMMAND_RD_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_RD_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_COMMAND_WR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_WR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_INDIRECT_WR_MASKr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
static uint32 OAMP_INDIRECT_WR_MASKr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INDIRECT_WR_MASK_BCM88660_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
static uint32 OAMP_INDIRECT_WR_MASK_BCM88660_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_INDIRECT_WR_MASK_BCM88670_A0r_reset_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 OAMP_INDIRECT_WR_MASK_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_reset_val[20] = {0xffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88670_A0r_reset_val[20] = {0xffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_INTERRUPT_MESSAGE_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_IPV4_SRC_ADDR_SELECTr_reset_val[16] = {0x1001, 0x1002, 0x1003, 0x1004, 0x1005, 0x1006, 0x1007, 0x1008, 0x1009, 0x1010, 0x1011, 0x1012, 0x1013, 0x1014, 0x1015, 0x1016};
static uint32 OAMP_IPV4_SRC_ADDR_SELECTr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_reset_val[16] = {0x1001, 0x1002, 0x1003, 0x1004, 0x1005, 0x1006, 0x1007, 0x1008, 0x1009, 0x1010, 0x1011, 0x1012, 0x1013, 0x1014, 0x1015, 0x1016};
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88670_A0r_reset_val[16] = {0x1001, 0x1002, 0x1003, 0x1004, 0x1005, 0x1006, 0x1007, 0x1008, 0x1009, 0x1010, 0x1011, 0x1012, 0x1013, 0x1014, 0x1015, 0x1016};
static uint32 OAMP_IPV4_SRC_ADDR_SELECT_BCM88670_A0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_IPV4_TOS_TTL_SELECTr_reset_val[8] = {0x10021001, 0x10041003, 0x10061005, 0x10081007, 0x10101009, 0x10121011, 0x10141013, 0x10161015};
static uint32 OAMP_IPV4_TOS_TTL_SELECTr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_reset_val[8] = {0x10021001, 0x10041003, 0x10061005, 0x10081007, 0x10101009, 0x10121011, 0x10141013, 0x10161015};
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88670_A0r_reset_val[8] = {0x10021001, 0x10041003, 0x10061005, 0x10081007, 0x10101009, 0x10121011, 0x10141013, 0x10161015};
static uint32 OAMP_IPV4_TOS_TTL_SELECT_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_LMM_DA_OUIr_reset_val[6] = {0x1000000, 0x20000, 0x300, 0x5000004, 0x60000, 0x700};
static uint32 OAMP_LMM_DA_OUIr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_LMM_DA_OUI_BCM88670_A0r_reset_val[6] = {0x1000000, 0x20000, 0x300, 0x5000004, 0x60000, 0x700};
static uint32 OAMP_LMM_DA_OUI_BCM88670_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_MPLS_PWE_PROFILEr_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_MPLS_PWE_PROFILEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88670_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_MPLS_PWE_PROFILE_BCM88670_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_NIBBLE_SELECT_FOR_PEr_reset_val[6] = {0x440c2040, 0xa2481c61, 0x3ce34c2c, 0x544d2450, 0xa6585d65, 0x7de75c6d};
static uint32 OAMP_NIBBLE_SELECT_FOR_PEr_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_OAM_TS_OFFSET_PROFILEr_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x4030201, 0x8070605, 0xc0b0a09, 0x100f0e0d, 0x13121110, 0x17161514, 0x1b1a1918, 0x1f1e1d1c, 0x2221201f, 0x26252423, 0x2a292827, 0x2e2d2c2b};
static uint32 OAMP_OAM_TS_OFFSET_PROFILEr_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_OPCODE_INFOr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_OPCODE_INFOr_mask_val[3] = {0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PE_FEM_CFG_1r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FEM_CFG_1r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_PE_FEM_CFG_2r_reset_val[15] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FEM_CFG_2r_mask_val[15] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_PE_FEM_CFG_1_BCM88670_A0r_reset_val[18] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FEM_CFG_1_BCM88670_A0r_mask_val[18] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PE_FIRST_INSTr_reset_val[11] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PE_FIRST_INSTr_mask_val[11] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_PE_STATUSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_PE_STATUSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
static uint32 OAMP_PROTECTION_PACKET_HEADERr_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PROTECTION_PACKET_HEADERr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88670_A0r_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_PROTECTION_PACKET_HEADER_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_RFC_6374_DM_PDU_HEADERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_DM_PDU_HEADERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RFC_6374_DM_PDU_HEADER_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_DM_PDU_HEADER_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_RFC_6374_LM_PDU_HEADERr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_LM_PDU_HEADERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RFC_6374_LM_PDU_HEADER_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RFC_6374_LM_PDU_HEADER_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RX_STATS_DATA_0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RX_STATS_DATA_0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RX_STATS_DATA_1r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RX_STATS_DATA_1r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RX_STATS_DATA_2r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RX_STATS_DATA_2r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RX_STATS_DATA_3r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RX_STATS_DATA_3r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_RX_STATS_DATA_4r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_RX_STATS_DATA_4r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_SAT_EVC_RATE_CONTROLr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_SAT_EVC_RATE_CONTROLr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_SAT_GEN_RATE_CONTROLr_reset_val[9] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_SAT_GEN_RATE_CONTROLr_mask_val[9] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_SAT_RX_CONFIGr_reset_val[10] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_SAT_RX_CONFIGr_mask_val[10] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OAMP_STAT_INTERRUPT_MESSAGEr_reset_val[20] = {0xffffff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_STAT_INTERRUPT_MESSAGEr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_CTRLr_reset_val[3] = {0x40000000, 0x16, 0x0};
static uint32 OAMP_TST_LBM_CTRLr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_PACKET_HEADERr_reset_val[20] = {0x12345678, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OAMP_TST_LBM_PACKET_HEADERr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 OAMP_TST_LBM_STATUSr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OAMP_TST_LBM_STATUSr_mask_val[3] = {0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OCB_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OCB_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_READ_DATA_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_READ_DATA_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_READ_DATA_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_READ_DATA_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_WRITE_DATA_0r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_WRITE_DATA_0r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 OCB_INDIRECT_WRITE_DATA_1r_reset_val[16] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCB_INDIRECT_WRITE_DATA_1r_mask_val[16] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_0056r_reset_val[3] = {0x0, 0x0, 0x80000};
static uint32 OCCG_REG_0056r_mask_val[3] = {0xffffffff, 0xffffffff, 0x1fffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_0063r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_0063r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_0056_BCM88950_A0r_reset_val[3] = {0x0, 0x0, 0x100000};
static uint32 OCCG_REG_0056_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_005Ar_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_005Ar_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3fff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_005A_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_005A_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x7fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_005Fr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OCCG_REG_005Fr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_005F_BCM88950_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 OCCG_REG_005F_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0x7fffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_0063_BCM88950_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_0063_BCM88950_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x1fff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_006Br_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006Br_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_006B_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006B_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_REG_006Fr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006Fr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_REG_006F_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_REG_006F_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 OCCG_TEST_MODE_CMD_RESULT_REGr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_TEST_MODE_CMD_RESULT_REGr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r_reset_val[6] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r_mask_val[6] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ffffff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_DSP_HEADERr_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_DSP_HEADERr_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OLP_DSP_HEADER_BCM88670_A0r_reset_val[8] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_DSP_HEADER_BCM88670_A0r_mask_val[8] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr_reset_val[5] = {0xffffff, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1f};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OLP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 OLP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 OLP_INDIRECT_WR_MASKr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 OLP_INDIRECT_WR_MASKr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_A_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_A_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_A_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_A_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_A_TCAM_QUERY_FAILUREr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_A_TCAM_QUERY_FAILUREr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_INDIRECT_COMMAND_RD_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_INDIRECT_COMMAND_RD_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_INDIRECT_COMMAND_WR_DATAr_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_INDIRECT_COMMAND_WR_DATAr_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_AGE_AGING_MODEr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_AGE_AGING_MODEr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr_reset_val[5] = {0x76543210, 0xfedcba98, 0x0, 0x0, 0x7651f210};
static uint32 PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88660_A0)
static uint32 PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP_BCM88670_A0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP_BCM88670_A0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfff};
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
static uint32 PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST_BCM88670_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST_BCM88670_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr_mask_val[3] = {0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr_mask_val[3] = {0xffffffff, 0xffffffff, 0x1ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr_reset_val[4] = {0x76543210, 0xfedcba98, 0x76543210, 0xfedcba98};
static uint32 PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr_mask_val[3] = {0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_MASTER_EVENTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_MASTER_EVENTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_REPLYr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_REPLYr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x7ffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_SLAVE_EVENTr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_SLAVE_EVENTr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x3ff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xfffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ACL_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_ACL_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ACL_VECTOR_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_ACL_VECTOR_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ALLOWED_LINKS_REGISTER_PRIMr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_ALLOWED_LINKS_REGISTER_PRIMr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_ALLOWED_LINKS_REGISTER_SCNDr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_ALLOWED_LINKS_REGISTER_SCNDr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALL_REACHABLE_OVERRIDEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 RTP_ALL_REACHABLE_OVERRIDEr_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 RTP_INDIRECT_COMMAND_RD_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_RD_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
static uint32 RTP_INDIRECT_COMMAND_WR_DATAr_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_WR_DATAr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1ff};
#endif /* chips */

#if defined(BCM_88750_A0)
static uint32 RTP_LINK_BUNDLE_BITMAPr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_BUNDLE_BITMAPr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
static uint32 RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_LINK_INTEGRITY_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_INTEGRITY_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_LINK_STATE_VECTORr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_STATE_VECTORr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_LINK_STATE_VECTOR_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_LINK_STATE_VECTOR_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTERr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_reset_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_reset_val[4] = {0x0, 0x0, 0x0, 0x0};
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_mask_val[4] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_reset_val[5] = {0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_reset_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
static uint32 RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_mask_val[5] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_RESERVED_14r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 RTP_RESERVED_14r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88950_A0)
static uint32 RTP_RESERVED_15r_reset_val[3] = {0xffffffff, 0xffffffff, 0xff};
static uint32 RTP_RESERVED_15r_mask_val[3] = {0xffffffff, 0xffffffff, 0xff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 SCH_INCORRECT_STATUS_MESSAGEr_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 SCH_INCORRECT_STATUS_MESSAGEr_mask_val[3] = {0xff1ffff, 0xffffff0f, 0x7fcf};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val[20] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
static uint32 SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val[20] = {0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff};
#endif /* chips */

#if defined(BCM_88670_A0)
static uint32 SCH_REG_0168r_reset_val[3] = {0x0, 0x0, 0x0};
static uint32 SCH_REG_0168r_mask_val[3] = {0xff111f37, 0x1ffff7f, 0x1};
#endif /* chips */


/*
 * The array soc_reg_above_64_list describes registers above 64 bit additional information for all chips.  
 * Chip register arrays index into this summary.
 */

soc_reg_above_64_info_t soc_reg_above_64_list[] = {
#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CAPTURED_CELLr */
        /* reg            BRDC_CCS_CAPTURED_CELLr */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CAPTURED_CELLr_reset_val,
        /* mask             */ BRDC_CCS_CAPTURED_CELLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CAPTURE_FILTER_CELL_0r */
        /* reg            BRDC_CCS_CAPTURE_FILTER_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CAPTURE_FILTER_CELL_0r_reset_val,
        /* mask             */ BRDC_CCS_CAPTURE_FILTER_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CAPTURE_FILTER_CELL_1r */
        /* reg            BRDC_CCS_CAPTURE_FILTER_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CAPTURE_FILTER_CELL_1r_reset_val,
        /* mask             */ BRDC_CCS_CAPTURE_FILTER_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CAPTURE_FILTER_MASK_0r */
        /* reg            BRDC_CCS_CAPTURE_FILTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CAPTURE_FILTER_MASK_0r_reset_val,
        /* mask             */ BRDC_CCS_CAPTURE_FILTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CAPTURE_FILTER_MASK_1r */
        /* reg            BRDC_CCS_CAPTURE_FILTER_MASK_1r */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CAPTURE_FILTER_MASK_1r_reset_val,
        /* mask             */ BRDC_CCS_CAPTURE_FILTER_MASK_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_CPU_SOURCE_CELL_DATAr */
        /* reg            BRDC_CCS_CPU_SOURCE_CELL_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_CCS_CPU_SOURCE_CELL_DATAr_reset_val,
        /* mask             */ BRDC_CCS_CPU_SOURCE_CELL_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_CCS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_CCS_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_CCS_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_CCS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_CCS_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_CCS_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_REG_0102r */
        /* reg            BRDC_CCS_REG_0102r */
        /* block size       */ 5,
        /* reset values     */ BRDC_CCS_REG_0102r_reset_val,
        /* mask             */ BRDC_CCS_REG_0102r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_CCS_REG_0144r */
        /* reg            BRDC_CCS_REG_0144r */
        /* block size       */ 5,
        /* reset values     */ BRDC_CCS_REG_0144r_reset_val,
        /* mask             */ BRDC_CCS_REG_0144r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_CAPTURED_CELL_Ar */
        /* reg            BRDC_DCH_CAPTURED_CELL_Ar */
        /* block size       */ 19,
        /* reset values     */ BRDC_DCH_CAPTURED_CELL_Ar_reset_val,
        /* mask             */ BRDC_DCH_CAPTURED_CELL_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_CAPTURED_CELL_Br */
        /* reg            BRDC_DCH_CAPTURED_CELL_Br */
        /* block size       */ 19,
        /* reset values     */ BRDC_DCH_CAPTURED_CELL_Br_reset_val,
        /* mask             */ BRDC_DCH_CAPTURED_CELL_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_CAPTURED_CELL_Cr */
        /* reg            BRDC_DCH_CAPTURED_CELL_Cr */
        /* block size       */ 19,
        /* reset values     */ BRDC_DCH_CAPTURED_CELL_Cr_reset_val,
        /* mask             */ BRDC_DCH_CAPTURED_CELL_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_CAPTURED_CELL_Dr */
        /* reg            BRDC_DCH_CAPTURED_CELL_Dr */
        /* block size       */ 19,
        /* reset values     */ BRDC_DCH_CAPTURED_CELL_Dr_reset_val,
        /* mask             */ BRDC_DCH_CAPTURED_CELL_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_ERROR_FILTERr */
        /* reg            BRDC_DCH_ERROR_FILTERr */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_ERROR_FILTERr_reset_val,
        /* mask             */ BRDC_DCH_ERROR_FILTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_ERROR_FILTER_2r */
        /* reg            BRDC_DCH_ERROR_FILTER_2r */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_ERROR_FILTER_2r_reset_val,
        /* mask             */ BRDC_DCH_ERROR_FILTER_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_ERROR_FILTER_MASKr */
        /* reg            BRDC_DCH_ERROR_FILTER_MASKr */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_ERROR_FILTER_MASKr_reset_val,
        /* mask             */ BRDC_DCH_ERROR_FILTER_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_ERROR_FILTER_MASK_2r */
        /* reg            BRDC_DCH_ERROR_FILTER_MASK_2r */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_ERROR_FILTER_MASK_2r_reset_val,
        /* mask             */ BRDC_DCH_ERROR_FILTER_MASK_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_DCH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCH_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_DCH_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_DCH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCH_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_DCH_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_MATCH_FILTr */
        /* reg            BRDC_DCH_MATCH_FILTr */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_MATCH_FILTr_reset_val,
        /* mask             */ BRDC_DCH_MATCH_FILTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_MATCH_FILT_MASKr */
        /* reg            BRDC_DCH_MATCH_FILT_MASKr */
        /* block size       */ 5,
        /* reset values     */ BRDC_DCH_MATCH_FILT_MASKr_reset_val,
        /* mask             */ BRDC_DCH_MATCH_FILT_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_REMOTE_PRI_PIPE_IDXr */
        /* reg            BRDC_DCH_REMOTE_PRI_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCH_REMOTE_PRI_PIPE_IDXr_reset_val,
        /* mask             */ BRDC_DCH_REMOTE_PRI_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCH_REMOTE_SEC_PIPE_IDXr */
        /* reg            BRDC_DCH_REMOTE_SEC_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCH_REMOTE_SEC_PIPE_IDXr_reset_val,
        /* mask             */ BRDC_DCH_REMOTE_SEC_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_CPU_DATA_CELL_0r */
        /* reg            BRDC_DCL_CPU_DATA_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_CPU_DATA_CELL_0r_reset_val,
        /* mask             */ BRDC_DCL_CPU_DATA_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_CPU_DATA_CELL_1r */
        /* reg            BRDC_DCL_CPU_DATA_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_CPU_DATA_CELL_1r_reset_val,
        /* mask             */ BRDC_DCL_CPU_DATA_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_CPU_DATA_CELL_2r */
        /* reg            BRDC_DCL_CPU_DATA_CELL_2r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_CPU_DATA_CELL_2r_reset_val,
        /* mask             */ BRDC_DCL_CPU_DATA_CELL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_CPU_DATA_CELL_3r */
        /* reg            BRDC_DCL_CPU_DATA_CELL_3r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_CPU_DATA_CELL_3r_reset_val,
        /* mask             */ BRDC_DCL_CPU_DATA_CELL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_CPU_DATA_CELL_4r */
        /* reg            BRDC_DCL_CPU_DATA_CELL_4r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_CPU_DATA_CELL_4r_reset_val,
        /* mask             */ BRDC_DCL_CPU_DATA_CELL_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_DCL_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCL_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_DCL_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_DCL_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCL_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_DCL_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_REG_0121r */
        /* reg            BRDC_DCL_REG_0121r */
        /* block size       */ 4,
        /* reset values     */ BRDC_DCL_REG_0121r_reset_val,
        /* mask             */ BRDC_DCL_REG_0121r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_REG_011Ar */
        /* reg            BRDC_DCL_REG_011Ar */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCL_REG_011Ar_reset_val,
        /* mask             */ BRDC_DCL_REG_011Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_REG_011Dr */
        /* reg            BRDC_DCL_REG_011Dr */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCL_REG_011Dr_reset_val,
        /* mask             */ BRDC_DCL_REG_011Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_REMOTE_PRI_PIPE_IDXr */
        /* reg            BRDC_DCL_REMOTE_PRI_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCL_REMOTE_PRI_PIPE_IDXr_reset_val,
        /* mask             */ BRDC_DCL_REMOTE_PRI_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCL_REMOTE_SEC_PIPE_IDXr */
        /* reg            BRDC_DCL_REMOTE_SEC_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ BRDC_DCL_REMOTE_SEC_PIPE_IDXr_reset_val,
        /* mask             */ BRDC_DCL_REMOTE_SEC_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCM_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_DCM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCM_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_DCM_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_DCM_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_DCM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_DCM_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_DCM_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACH_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACH_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACL_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMACL_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_AC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_AC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_AC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_AC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_BD_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_BD_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_BD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_BD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r */
        /* reg            BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r */
        /* reg            BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_reset_val,
        /* mask             */ BRDC_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_FMAC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            BRDC_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ BRDC_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_REG_017Br */
        /* reg            BRDC_FSRD_REG_017Br */
        /* block size       */ 3,
        /* reset values     */ BRDC_FSRD_REG_017Br_reset_val,
        /* mask             */ BRDC_FSRD_REG_017Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_BRDC_FSRD_REG_017B_BCM88670_A0r */
        /* reg            BRDC_FSRD_REG_017Br */
        /* block size       */ 3,
        /* reset values     */ BRDC_FSRD_REG_017B_BCM88670_A0r_reset_val,
        /* mask             */ BRDC_FSRD_REG_017B_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURED_CELLr */
        /* reg            CCS_CAPTURED_CELLr */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURED_CELLr_reset_val,
        /* mask             */ CCS_CAPTURED_CELLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURED_CELL_BCM88950_A0r */
        /* reg            CCS_CAPTURED_CELLr */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURED_CELL_BCM88950_A0r_reset_val,
        /* mask             */ CCS_CAPTURED_CELL_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_0r */
        /* reg            CCS_CAPTURE_FILTER_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_1r */
        /* reg            CCS_CAPTURE_FILTER_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_1r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_0_BCM88950_A0r */
        /* reg            CCS_CAPTURE_FILTER_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_0_BCM88950_A0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_0_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_CELL_1_BCM88950_A0r */
        /* reg            CCS_CAPTURE_FILTER_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_CELL_1_BCM88950_A0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_CELL_1_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_0r */
        /* reg            CCS_CAPTURE_FILTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_1r */
        /* reg            CCS_CAPTURE_FILTER_MASK_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_1r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_0_BCM88950_A0r */
        /* reg            CCS_CAPTURE_FILTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_0_BCM88950_A0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_0_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CAPTURE_FILTER_MASK_1_BCM88950_A0r */
        /* reg            CCS_CAPTURE_FILTER_MASK_1r */
        /* block size       */ 4,
        /* reset values     */ CCS_CAPTURE_FILTER_MASK_1_BCM88950_A0r_reset_val,
        /* mask             */ CCS_CAPTURE_FILTER_MASK_1_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CPU_SOURCE_CELL_DATAr */
        /* reg            CCS_CPU_SOURCE_CELL_DATAr */
        /* block size       */ 4,
        /* reset values     */ CCS_CPU_SOURCE_CELL_DATAr_reset_val,
        /* mask             */ CCS_CPU_SOURCE_CELL_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_CPU_SRC_CELL_DATAr */
        /* reg            CCS_CPU_SRC_CELL_DATAr */
        /* block size       */ 4,
        /* reset values     */ CCS_CPU_SRC_CELL_DATAr_reset_val,
        /* mask             */ CCS_CPU_SRC_CELL_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CCS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ CCS_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CCS_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CCS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ CCS_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CCS_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_REG_0062r */
        /* reg            CCS_REG_0062r */
        /* block size       */ 4,
        /* reset values     */ CCS_REG_0062r_reset_val,
        /* mask             */ CCS_REG_0062r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_REG_0102r */
        /* reg            CCS_REG_0102r */
        /* block size       */ 5,
        /* reset values     */ CCS_REG_0102r_reset_val,
        /* mask             */ CCS_REG_0102r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_REG_0144r */
        /* reg            CCS_REG_0144r */
        /* block size       */ 5,
        /* reset values     */ CCS_REG_0144r_reset_val,
        /* mask             */ CCS_REG_0144r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_CCS_VSC_256_LINK_BITMAP_REGISTERr */
        /* reg            CCS_VSC_256_LINK_BITMAP_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ CCS_VSC_256_LINK_BITMAP_REGISTERr_reset_val,
        /* mask             */ CCS_VSC_256_LINK_BITMAP_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_EGQ_PFCr */
        /* reg            CFC_CLR_EGQ_PFCr */
        /* block size       */ 16,
        /* reset values     */ CFC_CLR_EGQ_PFCr_reset_val,
        /* mask             */ CFC_CLR_EGQ_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_NIF_FAST_LLFCr */
        /* reg            CFC_CLR_NIF_FAST_LLFCr */
        /* block size       */ 5,
        /* reset values     */ CFC_CLR_NIF_FAST_LLFCr_reset_val,
        /* mask             */ CFC_CLR_NIF_FAST_LLFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_NIF_LNK_FCr */
        /* reg            CFC_CLR_NIF_LNK_FCr */
        /* block size       */ 5,
        /* reset values     */ CFC_CLR_NIF_LNK_FCr_reset_val,
        /* mask             */ CFC_CLR_NIF_LNK_FCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_NIF_PFCr */
        /* reg            CFC_CLR_NIF_PFCr */
        /* block size       */ 18,
        /* reset values     */ CFC_CLR_NIF_PFCr_reset_val,
        /* mask             */ CFC_CLR_NIF_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_SCH_IF_FCr */
        /* reg            CFC_CLR_SCH_IF_FCr */
        /* block size       */ 8,
        /* reset values     */ CFC_CLR_SCH_IF_FCr_reset_val,
        /* mask             */ CFC_CLR_SCH_IF_FCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CLR_SCH_PFCr */
        /* reg            CFC_CLR_SCH_PFCr */
        /* block size       */ 16,
        /* reset values     */ CFC_CLR_SCH_PFCr_reset_val,
        /* mask             */ CFC_CLR_SCH_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_CMIC_RX_FC_MAPr */
        /* reg            CFC_CMIC_RX_FC_MAPr */
        /* block size       */ 18,
        /* reset values     */ CFC_CMIC_RX_FC_MAPr_reset_val,
        /* mask             */ CFC_CMIC_RX_FC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_EGQ_CNM_LLFC_STATUS_BCM88670_A0r */
        /* reg            CFC_EGQ_CNM_LLFC_STATUSr */
        /* block size       */ 5,
        /* reset values     */ CFC_EGQ_CNM_LLFC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_EGQ_CNM_LLFC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_EGQ_IF_FC_STATUS_BCM88670_A0r */
        /* reg            CFC_EGQ_IF_FC_STATUSr */
        /* block size       */ 4,
        /* reset values     */ CFC_EGQ_IF_FC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_EGQ_IF_FC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_EGQ_PFCr */
        /* reg            CFC_FRC_EGQ_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_EGQ_PFCr_reset_val,
        /* mask             */ CFC_FRC_EGQ_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_EGQ_PFC_BCM88670_A0r */
        /* reg            CFC_FRC_EGQ_PFCr */
        /* block size       */ 16,
        /* reset values     */ CFC_FRC_EGQ_PFC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_EGQ_PFC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_FAST_LLFC_BCM88670_A0r */
        /* reg            CFC_FRC_NIF_FAST_LLFCr */
        /* block size       */ 5,
        /* reset values     */ CFC_FRC_NIF_FAST_LLFC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_NIF_FAST_LLFC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_LNK_FC_BCM88670_A0r */
        /* reg            CFC_FRC_NIF_LNK_FCr */
        /* block size       */ 5,
        /* reset values     */ CFC_FRC_NIF_LNK_FC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_NIF_LNK_FC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_PFCr */
        /* reg            CFC_FRC_NIF_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_NIF_PFCr_reset_val,
        /* mask             */ CFC_FRC_NIF_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_PFC_BCM88670_A0r */
        /* reg            CFC_FRC_NIF_PFCr */
        /* block size       */ 18,
        /* reset values     */ CFC_FRC_NIF_PFC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_NIF_PFC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_NIF_SHRr */
        /* reg            CFC_FRC_NIF_SHRr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_NIF_SHRr_reset_val,
        /* mask             */ CFC_FRC_NIF_SHRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_SCH_IF_FC_BCM88670_A0r */
        /* reg            CFC_FRC_SCH_IF_FCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_SCH_IF_FC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_SCH_IF_FC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_SCH_PFCr */
        /* reg            CFC_FRC_SCH_PFCr */
        /* block size       */ 8,
        /* reset values     */ CFC_FRC_SCH_PFCr_reset_val,
        /* mask             */ CFC_FRC_SCH_PFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_FRC_SCH_PFC_BCM88670_A0r */
        /* reg            CFC_FRC_SCH_PFCr */
        /* block size       */ 16,
        /* reset values     */ CFC_FRC_SCH_PFC_BCM88670_A0r_reset_val,
        /* mask             */ CFC_FRC_SCH_PFC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_IQM_MASKr */
        /* reg            CFC_GLB_RSC_IQM_MASKr */
        /* block size       */ 3,
        /* reset values     */ CFC_GLB_RSC_IQM_MASKr_reset_val,
        /* mask             */ CFC_GLB_RSC_IQM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_MIX_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_MIX_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_MIX_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_MIX_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_OCB_POOL_0_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_OCB_POOL_0_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_OCB_POOL_1_IQM_0_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr */
        /* block size       */ 5,
        /* reset values     */ CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_OCB_POOL_1_IQM_1_TO_NIF_LLFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_HCFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_TO_HCFC_HP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_HCFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_HCFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_HCFC_LP_MAPr */
        /* reg            CFC_GLB_RSC_TO_HCFC_LP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_HCFC_LP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_HCFC_LP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr */
        /* reg            CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr */
        /* reg            CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_reset_val,
        /* mask             */ CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
        /* reg            CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG_BCM88670_A0r */
        /* reg            CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG_BCM88670_A0r_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_0_WD_PERIOD_CFG_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
        /* reg            CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG_BCM88670_A0r */
        /* reg            CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr */
        /* block size       */ 3,
        /* reset values     */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG_BCM88670_A0r_reset_val,
        /* mask             */ CFC_HCFC_OOB_RX_1_WD_PERIOD_CFG_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_0_MUB_TX_CALr */
        /* reg            CFC_ILKN_0_MUB_TX_CALr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_0_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_0_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_0_MUB_TX_CAL_BCM88670_A0r */
        /* reg            CFC_ILKN_0_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_0_MUB_TX_CAL_BCM88670_A0r_reset_val,
        /* mask             */ CFC_ILKN_0_MUB_TX_CAL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_1_MUB_TX_CALr */
        /* reg            CFC_ILKN_1_MUB_TX_CALr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_1_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_1_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_1_MUB_TX_CAL_BCM88670_A0r */
        /* reg            CFC_ILKN_1_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_1_MUB_TX_CAL_BCM88670_A0r_reset_val,
        /* mask             */ CFC_ILKN_1_MUB_TX_CAL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_2_MUB_TX_CALr */
        /* reg            CFC_ILKN_2_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_2_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_2_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_3_MUB_TX_CALr */
        /* reg            CFC_ILKN_3_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_3_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_3_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_4_MUB_TX_CALr */
        /* reg            CFC_ILKN_4_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_4_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_4_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_5_MUB_TX_CALr */
        /* reg            CFC_ILKN_5_MUB_TX_CALr */
        /* block size       */ 4,
        /* reset values     */ CFC_ILKN_5_MUB_TX_CALr_reset_val,
        /* mask             */ CFC_ILKN_5_MUB_TX_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_0_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_0_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_0_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_0_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_1_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_1_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_1_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_1_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_2_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_2_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_2_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_2_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_3_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_3_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_3_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_3_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_4_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_4_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_4_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_4_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_INB_RX_5_FC_STATUSr */
        /* reg            CFC_ILKN_INB_RX_5_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_INB_RX_5_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_INB_RX_5_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_MUB_ENABLE_BCM88670_A0r */
        /* reg            CFC_ILKN_MUB_ENABLEr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_MUB_ENABLE_BCM88670_A0r_reset_val,
        /* mask             */ CFC_ILKN_MUB_ENABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_OOB_RX_0_FC_STATUSr */
        /* reg            CFC_ILKN_OOB_RX_0_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_OOB_RX_0_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_OOB_RX_0_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_OOB_RX_1_FC_STATUSr */
        /* reg            CFC_ILKN_OOB_RX_1_FC_STATUSr */
        /* block size       */ 16,
        /* reset values     */ CFC_ILKN_OOB_RX_1_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_OOB_RX_1_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_RX_0_FC_STATUSr */
        /* reg            CFC_ILKN_RX_0_FC_STATUSr */
        /* block size       */ 8,
        /* reset values     */ CFC_ILKN_RX_0_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_RX_0_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_RX_1_FC_STATUSr */
        /* reg            CFC_ILKN_RX_1_FC_STATUSr */
        /* block size       */ 8,
        /* reset values     */ CFC_ILKN_RX_1_FC_STATUSr_reset_val,
        /* mask             */ CFC_ILKN_RX_1_FC_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_ILKN_TX_CONFIGURATION_BCM88670_A0r */
        /* reg            CFC_ILKN_TX_CONFIGURATIONr */
        /* block size       */ 3,
        /* reset values     */ CFC_ILKN_TX_CONFIGURATION_BCM88670_A0r_reset_val,
        /* mask             */ CFC_ILKN_TX_CONFIGURATION_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CFC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 9,
        /* reset values     */ CFC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            CFC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 19,
        /* reset values     */ CFC_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CFC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 9,
        /* reset values     */ CFC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            CFC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 19,
        /* reset values     */ CFC_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ CFC_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr */
        /* reg            CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr */
        /* block size       */ 8,
        /* reset values     */ CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_reset_val,
        /* mask             */ CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_NIF_AF_FC_STATUS_BCM88670_A0r */
        /* reg            CFC_NIF_AF_FC_STATUSr */
        /* block size       */ 5,
        /* reset values     */ CFC_NIF_AF_FC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_NIF_AF_FC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_0r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_1r */
        /* reg            CFC_PFC_GENERIC_BITMAP_1r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_1r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_2r */
        /* reg            CFC_PFC_GENERIC_BITMAP_2r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_2r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_3r */
        /* reg            CFC_PFC_GENERIC_BITMAP_3r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_3r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_4r */
        /* reg            CFC_PFC_GENERIC_BITMAP_4r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_4r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_5r */
        /* reg            CFC_PFC_GENERIC_BITMAP_5r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_5r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_6r */
        /* reg            CFC_PFC_GENERIC_BITMAP_6r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_6r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_7r */
        /* reg            CFC_PFC_GENERIC_BITMAP_7r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_7r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_8r */
        /* reg            CFC_PFC_GENERIC_BITMAP_8r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_8r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_8r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_9r */
        /* reg            CFC_PFC_GENERIC_BITMAP_9r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_9r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_10r */
        /* reg            CFC_PFC_GENERIC_BITMAP_10r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_10r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_10r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_11r */
        /* reg            CFC_PFC_GENERIC_BITMAP_11r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_11r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_11r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_12r */
        /* reg            CFC_PFC_GENERIC_BITMAP_12r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_12r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_12r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_13r */
        /* reg            CFC_PFC_GENERIC_BITMAP_13r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_13r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_13r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_14r */
        /* reg            CFC_PFC_GENERIC_BITMAP_14r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_14r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_14r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_15r */
        /* reg            CFC_PFC_GENERIC_BITMAP_15r */
        /* block size       */ 8,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_15r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_15r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_16r */
        /* reg            CFC_PFC_GENERIC_BITMAP_16r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_16r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_16r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_17r */
        /* reg            CFC_PFC_GENERIC_BITMAP_17r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_17r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_17r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_18r */
        /* reg            CFC_PFC_GENERIC_BITMAP_18r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_18r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_18r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_19r */
        /* reg            CFC_PFC_GENERIC_BITMAP_19r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_19r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_19r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_20r */
        /* reg            CFC_PFC_GENERIC_BITMAP_20r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_20r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_20r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_21r */
        /* reg            CFC_PFC_GENERIC_BITMAP_21r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_21r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_21r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_22r */
        /* reg            CFC_PFC_GENERIC_BITMAP_22r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_22r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_22r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_23r */
        /* reg            CFC_PFC_GENERIC_BITMAP_23r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_23r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_23r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_24r */
        /* reg            CFC_PFC_GENERIC_BITMAP_24r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_24r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_24r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_25r */
        /* reg            CFC_PFC_GENERIC_BITMAP_25r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_25r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_25r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_26r */
        /* reg            CFC_PFC_GENERIC_BITMAP_26r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_26r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_26r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_27r */
        /* reg            CFC_PFC_GENERIC_BITMAP_27r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_27r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_27r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_28r */
        /* reg            CFC_PFC_GENERIC_BITMAP_28r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_28r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_28r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_29r */
        /* reg            CFC_PFC_GENERIC_BITMAP_29r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_29r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_29r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_30r */
        /* reg            CFC_PFC_GENERIC_BITMAP_30r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_30r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_30r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_31r */
        /* reg            CFC_PFC_GENERIC_BITMAP_31r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_31r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_31r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_32r */
        /* reg            CFC_PFC_GENERIC_BITMAP_32r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_32r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_32r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_33r */
        /* reg            CFC_PFC_GENERIC_BITMAP_33r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_33r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_33r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_34r */
        /* reg            CFC_PFC_GENERIC_BITMAP_34r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_34r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_34r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_35r */
        /* reg            CFC_PFC_GENERIC_BITMAP_35r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_35r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_35r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_36r */
        /* reg            CFC_PFC_GENERIC_BITMAP_36r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_36r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_36r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_37r */
        /* reg            CFC_PFC_GENERIC_BITMAP_37r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_37r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_37r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_38r */
        /* reg            CFC_PFC_GENERIC_BITMAP_38r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_38r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_38r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_39r */
        /* reg            CFC_PFC_GENERIC_BITMAP_39r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_39r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_39r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_40r */
        /* reg            CFC_PFC_GENERIC_BITMAP_40r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_40r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_40r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_41r */
        /* reg            CFC_PFC_GENERIC_BITMAP_41r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_41r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_41r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_42r */
        /* reg            CFC_PFC_GENERIC_BITMAP_42r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_42r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_42r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_43r */
        /* reg            CFC_PFC_GENERIC_BITMAP_43r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_43r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_43r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_44r */
        /* reg            CFC_PFC_GENERIC_BITMAP_44r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_44r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_44r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_45r */
        /* reg            CFC_PFC_GENERIC_BITMAP_45r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_45r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_45r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_46r */
        /* reg            CFC_PFC_GENERIC_BITMAP_46r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_46r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_46r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_47r */
        /* reg            CFC_PFC_GENERIC_BITMAP_47r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_47r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_47r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_48r */
        /* reg            CFC_PFC_GENERIC_BITMAP_48r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_48r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_48r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_49r */
        /* reg            CFC_PFC_GENERIC_BITMAP_49r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_49r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_49r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_50r */
        /* reg            CFC_PFC_GENERIC_BITMAP_50r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_50r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_50r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_51r */
        /* reg            CFC_PFC_GENERIC_BITMAP_51r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_51r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_51r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_52r */
        /* reg            CFC_PFC_GENERIC_BITMAP_52r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_52r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_52r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_53r */
        /* reg            CFC_PFC_GENERIC_BITMAP_53r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_53r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_53r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_54r */
        /* reg            CFC_PFC_GENERIC_BITMAP_54r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_54r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_54r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_55r */
        /* reg            CFC_PFC_GENERIC_BITMAP_55r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_55r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_55r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_56r */
        /* reg            CFC_PFC_GENERIC_BITMAP_56r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_56r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_56r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_57r */
        /* reg            CFC_PFC_GENERIC_BITMAP_57r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_57r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_57r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_58r */
        /* reg            CFC_PFC_GENERIC_BITMAP_58r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_58r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_58r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_59r */
        /* reg            CFC_PFC_GENERIC_BITMAP_59r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_59r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_59r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_60r */
        /* reg            CFC_PFC_GENERIC_BITMAP_60r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_60r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_60r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_61r */
        /* reg            CFC_PFC_GENERIC_BITMAP_61r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_61r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_61r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_62r */
        /* reg            CFC_PFC_GENERIC_BITMAP_62r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_62r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_62r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_63r */
        /* reg            CFC_PFC_GENERIC_BITMAP_63r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_63r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_63r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_64r */
        /* reg            CFC_PFC_GENERIC_BITMAP_64r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_64r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_64r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_65r */
        /* reg            CFC_PFC_GENERIC_BITMAP_65r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_65r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_65r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_66r */
        /* reg            CFC_PFC_GENERIC_BITMAP_66r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_66r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_66r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_67r */
        /* reg            CFC_PFC_GENERIC_BITMAP_67r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_67r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_67r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_68r */
        /* reg            CFC_PFC_GENERIC_BITMAP_68r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_68r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_68r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_69r */
        /* reg            CFC_PFC_GENERIC_BITMAP_69r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_69r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_69r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_70r */
        /* reg            CFC_PFC_GENERIC_BITMAP_70r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_70r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_70r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_71r */
        /* reg            CFC_PFC_GENERIC_BITMAP_71r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_71r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_71r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_72r */
        /* reg            CFC_PFC_GENERIC_BITMAP_72r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_72r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_72r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_73r */
        /* reg            CFC_PFC_GENERIC_BITMAP_73r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_73r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_73r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_74r */
        /* reg            CFC_PFC_GENERIC_BITMAP_74r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_74r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_74r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_75r */
        /* reg            CFC_PFC_GENERIC_BITMAP_75r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_75r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_75r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_76r */
        /* reg            CFC_PFC_GENERIC_BITMAP_76r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_76r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_76r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_77r */
        /* reg            CFC_PFC_GENERIC_BITMAP_77r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_77r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_77r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_78r */
        /* reg            CFC_PFC_GENERIC_BITMAP_78r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_78r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_78r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_79r */
        /* reg            CFC_PFC_GENERIC_BITMAP_79r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_79r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_79r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_0_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_0r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_0_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_10_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_10r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_10_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_10_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_11_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_11r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_11_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_11_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_12_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_12r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_12_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_12_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_13_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_13r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_13_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_13_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_14_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_14r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_14_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_14_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_15_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_15r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_15_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_15_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_1_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_1r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_1_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_2_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_2r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_2_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_3_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_3r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_3_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_4_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_4r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_4_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_5_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_5r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_5_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_6_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_6r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_6_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_7_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_7r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_7_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_8_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_8r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_8_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_8_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_PFC_GENERIC_BITMAP_9_BCM88670_A0r */
        /* reg            CFC_PFC_GENERIC_BITMAP_9r */
        /* block size       */ 9,
        /* reset values     */ CFC_PFC_GENERIC_BITMAP_9_BCM88670_A0r_reset_val,
        /* mask             */ CFC_PFC_GENERIC_BITMAP_9_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_0_GEN_PFC_STATUS_BCM88670_A0r */
        /* reg            CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr */
        /* block size       */ 3,
        /* reset values     */ CFC_SPI_OOB_RX_0_GEN_PFC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_0_GEN_PFC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_0_LLFC_STATUS_BCM88670_A0r */
        /* reg            CFC_SPI_OOB_RX_0_LLFC_STATUSr */
        /* block size       */ 5,
        /* reset values     */ CFC_SPI_OOB_RX_0_LLFC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_0_LLFC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_1_GEN_PFC_STATUS_BCM88670_A0r */
        /* reg            CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr */
        /* block size       */ 3,
        /* reset values     */ CFC_SPI_OOB_RX_1_GEN_PFC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_1_GEN_PFC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_1_LLFC_STATUS_BCM88670_A0r */
        /* reg            CFC_SPI_OOB_RX_1_LLFC_STATUSr */
        /* block size       */ 5,
        /* reset values     */ CFC_SPI_OOB_RX_1_LLFC_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_1_LLFC_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_CONFIGURATION_1r */
        /* reg            CFC_SPI_OOB_RX_CONFIGURATION_1r */
        /* block size       */ 3,
        /* reset values     */ CFC_SPI_OOB_RX_CONFIGURATION_1r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_CONFIGURATION_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CFC_SPI_OOB_RX_CONFIGURATION_1_BCM88670_A0r */
        /* reg            CFC_SPI_OOB_RX_CONFIGURATION_1r */
        /* block size       */ 3,
        /* reset values     */ CFC_SPI_OOB_RX_CONFIGURATION_1_BCM88670_A0r_reset_val,
        /* mask             */ CFC_SPI_OOB_RX_CONFIGURATION_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_DYN_TH_DEBUGr */
        /* reg            CGM_CGM_DYN_TH_DEBUGr */
        /* block size       */ 6,
        /* reset values     */ CGM_CGM_DYN_TH_DEBUGr_reset_val,
        /* mask             */ CGM_CGM_DYN_TH_DEBUGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_DB_THr */
        /* reg            CGM_CGM_GENERAL_DB_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_DB_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_DB_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_DB_TH_BCM88202_A0r */
        /* reg            CGM_CGM_GENERAL_DB_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_DB_TH_BCM88202_A0r_reset_val,
        /* mask             */ CGM_CGM_GENERAL_DB_TH_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_FC_THr */
        /* reg            CGM_CGM_GENERAL_FC_THr */
        /* block size       */ 5,
        /* reset values     */ CGM_CGM_GENERAL_FC_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_PD_THr */
        /* reg            CGM_CGM_GENERAL_PD_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_PD_THr_reset_val,
        /* mask             */ CGM_CGM_GENERAL_PD_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_GENERAL_PD_TH_BCM88202_A0r */
        /* reg            CGM_CGM_GENERAL_PD_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_GENERAL_PD_TH_BCM88202_A0r_reset_val,
        /* mask             */ CGM_CGM_GENERAL_PD_TH_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MAP_IF_2_THr */
        /* reg            CGM_CGM_MAP_IF_2_THr */
        /* block size       */ 3,
        /* reset values     */ CGM_CGM_MAP_IF_2_THr_reset_val,
        /* mask             */ CGM_CGM_MAP_IF_2_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MAP_IF_2_TH_BCM88670_A0r */
        /* reg            CGM_CGM_MAP_IF_2_THr */
        /* block size       */ 12,
        /* reset values     */ CGM_CGM_MAP_IF_2_TH_BCM88670_A0r_reset_val,
        /* mask             */ CGM_CGM_MAP_IF_2_TH_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_DB_SP_TC_THr */
        /* reg            CGM_CGM_MC_DB_SP_TC_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_DB_SP_TC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_DB_SP_TC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_DB_TC_FC_THr */
        /* reg            CGM_CGM_MC_DB_TC_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_DB_TC_FC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_DB_TC_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_INTERFACE_MAP_TH_BCM88670_A0r */
        /* reg            CGM_CGM_MC_INTERFACE_MAP_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_INTERFACE_MAP_TH_BCM88670_A0r_reset_val,
        /* mask             */ CGM_CGM_MC_INTERFACE_MAP_TH_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr */
        /* reg            CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr_reset_val,
        /* mask             */ CGM_CGM_MC_PD_PER_PORT_DYN_TH_DEBUGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_SP_TC_THr */
        /* reg            CGM_CGM_MC_PD_SP_TC_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_PD_SP_TC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_PD_SP_TC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_TC_FC_THr */
        /* reg            CGM_CGM_MC_PD_TC_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_PD_TC_FC_THr_reset_val,
        /* mask             */ CGM_CGM_MC_PD_TC_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_PD_TC_FC_TH_BCM88670_A0r */
        /* reg            CGM_CGM_MC_PD_TC_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_MC_PD_TC_FC_TH_BCM88670_A0r_reset_val,
        /* mask             */ CGM_CGM_MC_PD_TC_FC_TH_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_MC_RSVD_DB_SP_THr */
        /* reg            CGM_CGM_MC_RSVD_DB_SP_THr */
        /* block size       */ 8,
        /* reset values     */ CGM_CGM_MC_RSVD_DB_SP_THr_reset_val,
        /* mask             */ CGM_CGM_MC_RSVD_DB_SP_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_QUEUE_IS_DISABLEDr */
        /* reg            CGM_CGM_QUEUE_IS_DISABLEDr */
        /* block size       */ 16,
        /* reset values     */ CGM_CGM_QUEUE_IS_DISABLEDr_reset_val,
        /* mask             */ CGM_CGM_QUEUE_IS_DISABLEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr */
        /* reg            CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr_reset_val,
        /* mask             */ CGM_CGM_UC_PD_INTERFACE_FC_MAX_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr */
        /* reg            CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr_reset_val,
        /* mask             */ CGM_CGM_UC_PD_INTERFACE_FC_MIN_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_PD_INTERFACE_FC_THr */
        /* reg            CGM_CGM_UC_PD_INTERFACE_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_PD_INTERFACE_FC_THr_reset_val,
        /* mask             */ CGM_CGM_UC_PD_INTERFACE_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr */
        /* reg            CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr_reset_val,
        /* mask             */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_MAX_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr */
        /* reg            CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr_reset_val,
        /* mask             */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_MIN_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr */
        /* reg            CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr */
        /* block size       */ 4,
        /* reset values     */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_reset_val,
        /* mask             */ CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr */
        /* reg            CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr */
        /* block size       */ 8,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_ALPHAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr */
        /* block size       */ 8,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MAXIMUM_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr */
        /* block size       */ 8,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_DB_SERVICE_POOL_MINIMUM_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr */
        /* block size       */ 3,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_GLOBAL_DB_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr */
        /* block size       */ 5,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_GLOBAL_FLOW_CONTROL_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr */
        /* block size       */ 3,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_GLOBAL_PD_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr */
        /* block size       */ 4,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_MULTICAST_FLOW_CONTROL_PER_TC_THREHOSLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr */
        /* block size       */ 8,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_MULTICAST_RESERVED_RESOURCES_PER_CLASSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr */
        /* reg            CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr */
        /* block size       */ 8,
        /* reset values     */ CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr_reset_val,
        /* mask             */ CGM_CONGESTION_MANAGEMENT_PD_SERVICE_POOL_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CGM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ CGM_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CGM_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CGM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ CGM_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CGM_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CGM_PQP_DISCARD_REASONS_BCM88670_A0r */
        /* reg            CGM_PQP_DISCARD_REASONSr */
        /* block size       */ 3,
        /* reset values     */ CGM_PQP_DISCARD_REASONS_BCM88670_A0r_reset_val,
        /* mask             */ CGM_PQP_DISCARD_REASONS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTSr */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTSr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTSr_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_0_TO_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_12_TO_17r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_4_TO_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_8_TO_11r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r */
        /* reg            CRPS_CRPS_CACHE_RD_RESULTSr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_reset_val,
        /* mask             */ CRPS_CRPS_CACHE_RD_RESULTS_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_CNT_SRC_GROUP_SIZES_BCM88670_A0r */
        /* reg            CRPS_CRPS_CNT_SRC_GROUP_SIZESr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_CNT_SRC_GROUP_SIZES_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_CRPS_CNT_SRC_GROUP_SIZES_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULTr */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULTr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULTr_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULT_16r */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULT_16r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULT_16r_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULT_16r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULT_17r */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULT_17r */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULT_17r_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULT_17r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULTr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DIRECT_RD_RESULT_BCM88670_A0r */
        /* reg            CRPS_CRPS_DIRECT_RD_RESULTr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_CRPS_DIRECT_RD_RESULT_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_DO_NOT_COUNT_FILTER_BCM88670_A0r */
        /* reg            CRPS_CRPS_DO_NOT_COUNT_FILTERr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_DO_NOT_COUNT_FILTER_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_CRPS_DO_NOT_COUNT_FILTER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_CRPS_THRESHOLDS_CFG_BCM88670_A0r */
        /* reg            CRPS_CRPS_THRESHOLDS_CFGr */
        /* block size       */ 3,
        /* reset values     */ CRPS_CRPS_THRESHOLDS_CFG_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_CRPS_THRESHOLDS_CFG_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ECC_ERR_1B_INITIATEr */
        /* reg            CRPS_ECC_ERR_1B_INITIATEr */
        /* block size       */ 3,
        /* reset values     */ CRPS_ECC_ERR_1B_INITIATEr_reset_val,
        /* mask             */ CRPS_ECC_ERR_1B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* reg            CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ CRPS_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ECC_ERR_2B_INITIATEr */
        /* reg            CRPS_ECC_ERR_2B_INITIATEr */
        /* block size       */ 3,
        /* reset values     */ CRPS_ECC_ERR_2B_INITIATEr_reset_val,
        /* mask             */ CRPS_ECC_ERR_2B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* reg            CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ CRPS_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ENGINE_INTERRUPT_MASK_REGISTERr */
        /* reg            CRPS_ENGINE_INTERRUPT_MASK_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ CRPS_ENGINE_INTERRUPT_MASK_REGISTERr_reset_val,
        /* mask             */ CRPS_ENGINE_INTERRUPT_MASK_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ENGINE_INTERRUPT_REGISTERr */
        /* reg            CRPS_ENGINE_INTERRUPT_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ CRPS_ENGINE_INTERRUPT_REGISTERr_reset_val,
        /* mask             */ CRPS_ENGINE_INTERRUPT_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_ENGINE_INTERRUPT_REGISTER_TESTr */
        /* reg            CRPS_ENGINE_INTERRUPT_REGISTER_TESTr */
        /* block size       */ 4,
        /* reset values     */ CRPS_ENGINE_INTERRUPT_REGISTER_TESTr_reset_val,
        /* mask             */ CRPS_ENGINE_INTERRUPT_REGISTER_TESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_RD_DATAr */
        /* reg            CRPS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            CRPS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_WR_DATAr */
        /* reg            CRPS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_CRPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            CRPS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ CRPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ CRPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CAPTURED_CELL_Ar */
        /* reg            DCH_CAPTURED_CELL_Ar */
        /* block size       */ 19,
        /* reset values     */ DCH_CAPTURED_CELL_Ar_reset_val,
        /* mask             */ DCH_CAPTURED_CELL_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CAPTURED_CELL_Br */
        /* reg            DCH_CAPTURED_CELL_Br */
        /* block size       */ 19,
        /* reset values     */ DCH_CAPTURED_CELL_Br_reset_val,
        /* mask             */ DCH_CAPTURED_CELL_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CAPTURED_CELL_Cr */
        /* reg            DCH_CAPTURED_CELL_Cr */
        /* block size       */ 19,
        /* reset values     */ DCH_CAPTURED_CELL_Cr_reset_val,
        /* mask             */ DCH_CAPTURED_CELL_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CAPTURED_CELL_Dr */
        /* reg            DCH_CAPTURED_CELL_Dr */
        /* block size       */ 19,
        /* reset values     */ DCH_CAPTURED_CELL_Dr_reset_val,
        /* mask             */ DCH_CAPTURED_CELL_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_APr */
        /* reg            DCH_CPU_DATA_CELL_APr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_APr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_APr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_ASr */
        /* reg            DCH_CPU_DATA_CELL_ASr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_ASr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_ASr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_BPr */
        /* reg            DCH_CPU_DATA_CELL_BPr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_BPr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_BPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_CPU_DATA_CELL_BSr */
        /* reg            DCH_CPU_DATA_CELL_BSr */
        /* block size       */ 19,
        /* reset values     */ DCH_CPU_DATA_CELL_BSr_reset_val,
        /* mask             */ DCH_CPU_DATA_CELL_BSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTERr */
        /* reg            DCH_ERROR_FILTERr */
        /* block size       */ 4,
        /* reset values     */ DCH_ERROR_FILTERr_reset_val,
        /* mask             */ DCH_ERROR_FILTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_2r */
        /* reg            DCH_ERROR_FILTER_2r */
        /* block size       */ 5,
        /* reset values     */ DCH_ERROR_FILTER_2r_reset_val,
        /* mask             */ DCH_ERROR_FILTER_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_BCM88950_A0r */
        /* reg            DCH_ERROR_FILTERr */
        /* block size       */ 5,
        /* reset values     */ DCH_ERROR_FILTER_BCM88950_A0r_reset_val,
        /* mask             */ DCH_ERROR_FILTER_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_MASKr */
        /* reg            DCH_ERROR_FILTER_MASKr */
        /* block size       */ 4,
        /* reset values     */ DCH_ERROR_FILTER_MASKr_reset_val,
        /* mask             */ DCH_ERROR_FILTER_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_MASK_2r */
        /* reg            DCH_ERROR_FILTER_MASK_2r */
        /* block size       */ 5,
        /* reset values     */ DCH_ERROR_FILTER_MASK_2r_reset_val,
        /* mask             */ DCH_ERROR_FILTER_MASK_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_ERROR_FILTER_MASK_BCM88950_A0r */
        /* reg            DCH_ERROR_FILTER_MASKr */
        /* block size       */ 5,
        /* reset values     */ DCH_ERROR_FILTER_MASK_BCM88950_A0r_reset_val,
        /* mask             */ DCH_ERROR_FILTER_MASK_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DCH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCH_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DCH_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DCH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCH_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DCH_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_MATCH_FILTr */
        /* reg            DCH_MATCH_FILTr */
        /* block size       */ 5,
        /* reset values     */ DCH_MATCH_FILTr_reset_val,
        /* mask             */ DCH_MATCH_FILTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_MATCH_FILT_MASKr */
        /* reg            DCH_MATCH_FILT_MASKr */
        /* block size       */ 5,
        /* reset values     */ DCH_MATCH_FILT_MASKr_reset_val,
        /* mask             */ DCH_MATCH_FILT_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_REMOTE_PRI_PIPE_IDXr */
        /* reg            DCH_REMOTE_PRI_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ DCH_REMOTE_PRI_PIPE_IDXr_reset_val,
        /* mask             */ DCH_REMOTE_PRI_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCH_REMOTE_SEC_PIPE_IDXr */
        /* reg            DCH_REMOTE_SEC_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ DCH_REMOTE_SEC_PIPE_IDXr_reset_val,
        /* mask             */ DCH_REMOTE_SEC_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_0r */
        /* reg            DCL_CPU_DATA_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_1r */
        /* reg            DCL_CPU_DATA_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_1r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_2r */
        /* reg            DCL_CPU_DATA_CELL_2r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_2r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_3r */
        /* reg            DCL_CPU_DATA_CELL_3r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_3r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_4r */
        /* reg            DCL_CPU_DATA_CELL_4r */
        /* block size       */ 3,
        /* reset values     */ DCL_CPU_DATA_CELL_4r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_0_BCM88950_A0r */
        /* reg            DCL_CPU_DATA_CELL_0r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_0_BCM88950_A0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_0_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_1_BCM88950_A0r */
        /* reg            DCL_CPU_DATA_CELL_1r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_1_BCM88950_A0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_1_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_2_BCM88950_A0r */
        /* reg            DCL_CPU_DATA_CELL_2r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_2_BCM88950_A0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_2_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_3_BCM88950_A0r */
        /* reg            DCL_CPU_DATA_CELL_3r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_3_BCM88950_A0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_3_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_CPU_DATA_CELL_4_BCM88950_A0r */
        /* reg            DCL_CPU_DATA_CELL_4r */
        /* block size       */ 4,
        /* reset values     */ DCL_CPU_DATA_CELL_4_BCM88950_A0r_reset_val,
        /* mask             */ DCL_CPU_DATA_CELL_4_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DCL_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCL_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DCL_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DCL_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCL_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DCL_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_0121r */
        /* reg            DCL_REG_0121r */
        /* block size       */ 4,
        /* reset values     */ DCL_REG_0121r_reset_val,
        /* mask             */ DCL_REG_0121r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00A3r */
        /* reg            DCL_REG_00A3r */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_00A3r_reset_val,
        /* mask             */ DCL_REG_00A3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00A6r */
        /* reg            DCL_REG_00A6r */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_00A6r_reset_val,
        /* mask             */ DCL_REG_00A6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_00AAr */
        /* reg            DCL_REG_00AAr */
        /* block size       */ 4,
        /* reset values     */ DCL_REG_00AAr_reset_val,
        /* mask             */ DCL_REG_00AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_011Ar */
        /* reg            DCL_REG_011Ar */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_011Ar_reset_val,
        /* mask             */ DCL_REG_011Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REG_011Dr */
        /* reg            DCL_REG_011Dr */
        /* block size       */ 3,
        /* reset values     */ DCL_REG_011Dr_reset_val,
        /* mask             */ DCL_REG_011Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REMOTE_PRI_PIPE_IDXr */
        /* reg            DCL_REMOTE_PRI_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ DCL_REMOTE_PRI_PIPE_IDXr_reset_val,
        /* mask             */ DCL_REMOTE_PRI_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCL_REMOTE_SEC_PIPE_IDXr */
        /* reg            DCL_REMOTE_SEC_PIPE_IDXr */
        /* block size       */ 3,
        /* reset values     */ DCL_REMOTE_SEC_PIPE_IDXr_reset_val,
        /* mask             */ DCL_REMOTE_SEC_PIPE_IDXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_CIG_LINK_FORCE_ENr */
        /* reg            DCMC_CIG_LINK_FORCE_ENr */
        /* block size       */ 5,
        /* reset values     */ DCMC_CIG_LINK_FORCE_ENr_reset_val,
        /* mask             */ DCMC_CIG_LINK_FORCE_ENr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DCMC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCMC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DCMC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DCMC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCMC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DCMC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_0r */
        /* reg            DCMC_LINK_BUNDLE_BMP_0r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_0r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_1r */
        /* reg            DCMC_LINK_BUNDLE_BMP_1r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_1r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_2r */
        /* reg            DCMC_LINK_BUNDLE_BMP_2r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_2r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_BUNDLE_BMP_3r */
        /* reg            DCMC_LINK_BUNDLE_BMP_3r */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_BUNDLE_BMP_3r_reset_val,
        /* mask             */ DCMC_LINK_BUNDLE_BMP_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PASS_WMARK_P_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r */
        /* reg            DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r */
        /* block size       */ 5,
        /* reset values     */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r_reset_val,
        /* mask             */ DCMC_LINK_LOAD_COUNT_MODE_PIPE_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_Pr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_Pr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_Pr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_Pr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_Sr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_Sr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_Sr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_Sr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Pr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_WMARK_Pr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Sr */
        /* reg            DCMC_LINK_LOAD_TH_PASS_WMARK_Sr */
        /* block size       */ 4,
        /* reset values     */ DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_reset_val,
        /* mask             */ DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_MAX_FABRIC_GCI_WMARKr */
        /* reg            DCMC_MAX_FABRIC_GCI_WMARKr */
        /* block size       */ 9,
        /* reset values     */ DCMC_MAX_FABRIC_GCI_WMARKr_reset_val,
        /* mask             */ DCMC_MAX_FABRIC_GCI_WMARKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCMC_MAX_FABRIC_RCI_WMARKr */
        /* reg            DCMC_MAX_FABRIC_RCI_WMARKr */
        /* block size       */ 5,
        /* reset values     */ DCMC_MAX_FABRIC_RCI_WMARKr_reset_val,
        /* mask             */ DCMC_MAX_FABRIC_RCI_WMARKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCM_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DCM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCM_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DCM_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_DCM_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DCM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DCM_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DCM_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_ADDR_BANK_MAPr */
        /* reg            DRCA_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCA_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCA_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_ADDR_BANK_MAP_BCM88670_A0r */
        /* reg            DRCA_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCA_ADDR_BANK_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_ADDR_BANK_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERRr */
        /* reg            DRCA_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCA_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCA_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCA_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCA_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCA_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCA_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCA_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCA_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCA_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCA_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCA_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r */
        /* reg            DRCA_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCA_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCA_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCA_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r */
        /* reg            DRCA_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCA_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCA_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCA_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r */
        /* reg            DRCA_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCA_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCA_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCA_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCA_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r */
        /* reg            DRCA_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCA_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCA_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCA_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCA_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCA_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCA_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCA_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCA_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCA_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCA_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCA_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r */
        /* reg            DRCA_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCA_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r */
        /* reg            DRCA_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCA_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r */
        /* reg            DRCA_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCA_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCA_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCA_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r */
        /* reg            DRCA_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val,
        /* mask             */ DRCA_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_ADDR_BANK_MAPr */
        /* reg            DRCBROADCAST_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCBROADCAST_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r */
        /* reg            DRCBROADCAST_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_ADDR_BANK_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERRr */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCBROADCAST_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCBROADCAST_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r */
        /* reg            DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCBROADCAST_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCBROADCAST_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCBROADCAST_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r */
        /* reg            DRCBROADCAST_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCBROADCAST_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCBROADCAST_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r */
        /* reg            DRCBROADCAST_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val,
        /* mask             */ DRCBROADCAST_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_ADDR_BANK_MAPr */
        /* reg            DRCB_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCB_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCB_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_ADDR_BANK_MAP_BCM88670_A0r */
        /* reg            DRCB_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCB_ADDR_BANK_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_ADDR_BANK_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERRr */
        /* reg            DRCB_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCB_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCB_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCB_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCB_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCB_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCB_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCB_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCB_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCB_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCB_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCB_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r */
        /* reg            DRCB_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCB_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCB_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCB_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r */
        /* reg            DRCB_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCB_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCB_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCB_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCB_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_EXT_PHY_CTRL_STATUS_BCM88670_A0r */
        /* reg            DRCB_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCB_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCB_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCB_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCB_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCB_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r */
        /* reg            DRCB_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCB_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCB_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCB_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCB_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCB_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCB_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCB_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCB_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCB_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCB_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCB_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r */
        /* reg            DRCB_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCB_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_MASK_WORD_BCM88202_A0r */
        /* reg            DRCB_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCB_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_PATTERN_WORD_BCM88202_A0r */
        /* reg            DRCB_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCB_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCB_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCB_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCB_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r */
        /* reg            DRCB_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCB_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val,
        /* mask             */ DRCB_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_ADDR_BANK_MAPr */
        /* reg            DRCC_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCC_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCC_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_ADDR_BANK_MAP_BCM88670_A0r */
        /* reg            DRCC_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCC_ADDR_BANK_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_ADDR_BANK_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERRr */
        /* reg            DRCC_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCC_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCC_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCC_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCC_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCC_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCC_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCC_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCC_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCC_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCC_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCC_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r */
        /* reg            DRCC_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCC_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCC_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCC_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r */
        /* reg            DRCC_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCC_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCC_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCC_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCC_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_EXT_PHY_CTRL_STATUS_BCM88670_A0r */
        /* reg            DRCC_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCC_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCC_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCC_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCC_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCC_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r */
        /* reg            DRCC_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCC_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCC_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCC_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCC_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCC_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCC_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCC_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r */
        /* reg            DRCC_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCC_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_MASK_WORD_BCM88202_A0r */
        /* reg            DRCC_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCC_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_PATTERN_WORD_BCM88202_A0r */
        /* reg            DRCC_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCC_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCC_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCC_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCC_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r */
        /* reg            DRCC_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCC_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val,
        /* mask             */ DRCC_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_ADDR_BANK_MAPr */
        /* reg            DRCD_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCD_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCD_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_ADDR_BANK_MAP_BCM88670_A0r */
        /* reg            DRCD_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCD_ADDR_BANK_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_ADDR_BANK_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERRr */
        /* reg            DRCD_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCD_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERR_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCD_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_LAST_DATA_ERR_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCD_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCD_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCD_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCD_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCD_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCD_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCD_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCD_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_1_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_1_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_2_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_2_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_3_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_3_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_4_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_4_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_5_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_5_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_6_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_6_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_7_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCD_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r */
        /* reg            DRCD_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_BIST_REPEAT_PATTERN_7_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCD_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCD_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCD_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r */
        /* reg            DRCD_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCD_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_DDR_PHY_PLL_FREQ_CTRL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCD_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCD_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCD_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_EXT_PHY_CTRL_STATUS_BCM88670_A0r */
        /* reg            DRCD_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCD_EXT_PHY_CTRL_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_EXT_PHY_CTRL_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_ADDR_DQ_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCD_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCD_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_PATTERNS_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_ADT_PATTERNS_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_PRBS_DATA_SEED_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_4_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_5_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_6_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_RD_FIFO_PATTERN_7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_BIST_WR_RD_PATTERN_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCD_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCD_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r */
        /* reg            DRCD_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCD_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_5_SPECIAL_CMD_TIMING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCD_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCD_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_BIST_LAST_READ_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCD_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCD_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r */
        /* reg            DRCD_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCD_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_GDDR_BIST_LAST_READ_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r */
        /* reg            DRCD_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_ERROR_OCCURRED_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCD_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_MASK_WORD_BCM88202_A0r */
        /* reg            DRCD_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_MASK_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_MASK_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCD_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_PATTERN_WORD_BCM88202_A0r */
        /* reg            DRCD_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_PATTERN_WORD_BCM88202_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_PATTERN_WORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCD_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCD_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCD_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCD_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r */
        /* reg            DRCD_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCD_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_reset_val,
        /* mask             */ DRCD_LOOPBACK_PRBS_DATA_SEED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_ADDR_BANK_MAPr */
        /* reg            DRCE_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCE_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCE_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_DATA_ERRr */
        /* reg            DRCE_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCE_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCE_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCE_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCE_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCE_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCE_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCE_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCE_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCE_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCE_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCE_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCE_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCE_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCE_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCE_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCE_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCE_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCE_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCE_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCE_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCE_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCE_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCE_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCE_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCE_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCE_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCE_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCE_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCE_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCE_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCE_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCE_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCE_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCE_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCE_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCE_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCE_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCE_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCE_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCE_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCE_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCE_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCE_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCE_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCE_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCE_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCE_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCE_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCE_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCE_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCE_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCE_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_ADDR_BANK_MAPr */
        /* reg            DRCF_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCF_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCF_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_DATA_ERRr */
        /* reg            DRCF_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCF_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCF_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCF_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCF_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCF_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCF_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCF_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCF_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCF_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCF_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCF_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCF_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCF_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCF_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCF_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCF_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCF_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCF_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCF_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCF_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCF_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCF_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCF_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCF_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCF_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCF_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCF_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCF_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCF_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCF_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCF_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCF_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCF_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCF_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCF_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCF_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCF_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCF_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCF_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCF_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCF_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCF_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCF_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCF_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCF_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCF_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCF_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCF_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCF_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCF_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCF_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCF_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_ADDR_BANK_MAPr */
        /* reg            DRCG_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCG_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCG_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_DATA_ERRr */
        /* reg            DRCG_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCG_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCG_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCG_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCG_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCG_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCG_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCG_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCG_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCG_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCG_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCG_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCG_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCG_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCG_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCG_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCG_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCG_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCG_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCG_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCG_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCG_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCG_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCG_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCG_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCG_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCG_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCG_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCG_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCG_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCG_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCG_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCG_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCG_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCG_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCG_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCG_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCG_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCG_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCG_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCG_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCG_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCG_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCG_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCG_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCG_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCG_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCG_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCG_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCG_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCG_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCG_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCG_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_ADDR_BANK_MAPr */
        /* reg            DRCH_ADDR_BANK_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCH_ADDR_BANK_MAPr_reset_val,
        /* mask             */ DRCH_ADDR_BANK_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_DATA_ERRr */
        /* reg            DRCH_BIST_LAST_DATA_ERRr */
        /* block size       */ 8,
        /* reset values     */ DRCH_BIST_LAST_DATA_ERRr_reset_val,
        /* mask             */ DRCH_BIST_LAST_DATA_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_DATA_ERR_LSBr */
        /* reg            DRCH_BIST_LAST_DATA_ERR_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_LAST_DATA_ERR_LSBr_reset_val,
        /* mask             */ DRCH_BIST_LAST_DATA_ERR_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_DATA_ERR_MSBr */
        /* reg            DRCH_BIST_LAST_DATA_ERR_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_LAST_DATA_ERR_MSBr_reset_val,
        /* mask             */ DRCH_BIST_LAST_DATA_ERR_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCH_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCH_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCH_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCH_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCH_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCH_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCH_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCH_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_1_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_1_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_1_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_1_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_1_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_1_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_1_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_1_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_2_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_2_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_2_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_2_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_2_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_2_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_2_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_2_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_3_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_3_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_3_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_3_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_3_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_3_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_3_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_3_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_4_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_4_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_4_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_4_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_4_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_4_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_4_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_4_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_5_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_5_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_5_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_5_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_5_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_5_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_5_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_5_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_6_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_6_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_6_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_6_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_6_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_6_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_6_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_6_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_7_LSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_7_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_7_LSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_7_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_BIST_REPEAT_PATTERN_7_MSBr */
        /* reg            DRCH_BIST_REPEAT_PATTERN_7_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_BIST_REPEAT_PATTERN_7_MSBr_reset_val,
        /* mask             */ DRCH_BIST_REPEAT_PATTERN_7_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_DDR_PHY_PLL_FREQ_CTRLr */
        /* reg            DRCH_DDR_PHY_PLL_FREQ_CTRLr */
        /* block size       */ 4,
        /* reset values     */ DRCH_DDR_PHY_PLL_FREQ_CTRLr_reset_val,
        /* mask             */ DRCH_DDR_PHY_PLL_FREQ_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_EXT_PHY_CTRL_STATUSr */
        /* reg            DRCH_EXT_PHY_CTRL_STATUSr */
        /* block size       */ 7,
        /* reset values     */ DRCH_EXT_PHY_CTRL_STATUSr_reset_val,
        /* mask             */ DRCH_EXT_PHY_CTRL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* reg            DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_ADT_ADDR_DQ_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* reg            DRCH_GDDR_5_BIST_ADT_PATTERNS_0r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_ADT_PATTERNS_0r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_ADT_PATTERNS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* reg            DRCH_GDDR_5_BIST_ADT_PATTERNS_1r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_ADT_PATTERNS_1r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_ADT_PATTERNS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* reg            DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_PRBS_DATA_SEED_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* reg            DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_PRBS_DATA_SEED_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* reg            DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_RD_FIFO_PATTERN_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* reg            DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_WR_RD_PATTERN_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* reg            DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr_reset_val,
        /* mask             */ DRCH_GDDR_5_BIST_WR_RD_PATTERN_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* reg            DRCH_GDDR_5_SPECIAL_CMD_TIMINGr */
        /* block size       */ 3,
        /* reset values     */ DRCH_GDDR_5_SPECIAL_CMD_TIMINGr_reset_val,
        /* mask             */ DRCH_GDDR_5_SPECIAL_CMD_TIMINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* reg            DRCH_GDDR_BIST_LAST_READ_DATA_LSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_BIST_LAST_READ_DATA_LSBr_reset_val,
        /* mask             */ DRCH_GDDR_BIST_LAST_READ_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* reg            DRCH_GDDR_BIST_LAST_READ_DATA_MSBr */
        /* block size       */ 4,
        /* reset values     */ DRCH_GDDR_BIST_LAST_READ_DATA_MSBr_reset_val,
        /* mask             */ DRCH_GDDR_BIST_LAST_READ_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_INDIRECT_COMMAND_RD_DATAr */
        /* reg            DRCH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCH_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ DRCH_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_INDIRECT_COMMAND_WR_DATAr */
        /* reg            DRCH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ DRCH_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ DRCH_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r */
        /* reg            DRCH_LOOPBACK_ERROR_OCCURREDr */
        /* block size       */ 4,
        /* reset values     */ DRCH_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_reset_val,
        /* mask             */ DRCH_LOOPBACK_ERROR_OCCURRED_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_LOOPBACK_MASK_WORD_BCM88670_A0r */
        /* reg            DRCH_LOOPBACK_MASK_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCH_LOOPBACK_MASK_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCH_LOOPBACK_MASK_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_LOOPBACK_PATTERN_WORD_BCM88670_A0r */
        /* reg            DRCH_LOOPBACK_PATTERN_WORDr */
        /* block size       */ 4,
        /* reset values     */ DRCH_LOOPBACK_PATTERN_WORD_BCM88670_A0r_reset_val,
        /* mask             */ DRCH_LOOPBACK_PATTERN_WORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_DRCH_LOOPBACK_PRBS_DATA_SEEDr */
        /* reg            DRCH_LOOPBACK_PRBS_DATA_SEEDr */
        /* block size       */ 4,
        /* reset values     */ DRCH_LOOPBACK_PRBS_DATA_SEEDr_reset_val,
        /* mask             */ DRCH_LOOPBACK_PRBS_DATA_SEEDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SBUS_RESETr */
        /* reg            ECI_BLOCKS_SBUS_RESETr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SBUS_RESETr_reset_val,
        /* mask             */ ECI_BLOCKS_SBUS_RESETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SBUS_RESET_BCM88950_A0r */
        /* reg            ECI_BLOCKS_SBUS_RESETr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SBUS_RESET_BCM88950_A0r_reset_val,
        /* mask             */ ECI_BLOCKS_SBUS_RESET_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SOFT_INIT_BCM88670_A0r */
        /* reg            ECI_BLOCKS_SOFT_INITr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SOFT_INIT_BCM88670_A0r_reset_val,
        /* mask             */ ECI_BLOCKS_SOFT_INIT_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SOFT_INIT_BCM88950_A0r */
        /* reg            ECI_BLOCKS_SOFT_INITr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SOFT_INIT_BCM88950_A0r_reset_val,
        /* mask             */ ECI_BLOCKS_SOFT_INIT_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SOFT_RESET_BCM88670_A0r */
        /* reg            ECI_BLOCKS_SOFT_RESETr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SOFT_RESET_BCM88670_A0r_reset_val,
        /* mask             */ ECI_BLOCKS_SOFT_RESET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BLOCKS_SOFT_RESET_BCM88950_A0r */
        /* reg            ECI_BLOCKS_SOFT_RESETr */
        /* block size       */ 4,
        /* reset values     */ ECI_BLOCKS_SOFT_RESET_BCM88950_A0r_reset_val,
        /* mask             */ ECI_BLOCKS_SOFT_RESET_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BS_PLL_CONFIGr */
        /* reg            ECI_BS_PLL_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_BS_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_BS_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_BS_PLL_CONFIG_BCM88202_A0r */
        /* reg            ECI_BS_PLL_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_BS_PLL_CONFIG_BCM88202_A0r_reset_val,
        /* mask             */ ECI_BS_PLL_CONFIG_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_0_PLL_CONFIGr */
        /* reg            ECI_DDR_0_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_0_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_0_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_1_PLL_CONFIGr */
        /* reg            ECI_DDR_1_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_1_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_1_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_2_PLL_CONFIGr */
        /* reg            ECI_DDR_2_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_2_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_2_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_DDR_3_PLL_CONFIGr */
        /* reg            ECI_DDR_3_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_DDR_3_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_DDR_3_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_0r */
        /* reg            ECI_GP_CONTROL_0r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_0r_reset_val,
        /* mask             */ ECI_GP_CONTROL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_1r */
        /* reg            ECI_GP_CONTROL_1r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_1r_reset_val,
        /* mask             */ ECI_GP_CONTROL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_2r */
        /* reg            ECI_GP_CONTROL_2r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_2r_reset_val,
        /* mask             */ ECI_GP_CONTROL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_3r */
        /* reg            ECI_GP_CONTROL_3r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_3r_reset_val,
        /* mask             */ ECI_GP_CONTROL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_4r */
        /* reg            ECI_GP_CONTROL_4r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_4r_reset_val,
        /* mask             */ ECI_GP_CONTROL_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_5r */
        /* reg            ECI_GP_CONTROL_5r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_5r_reset_val,
        /* mask             */ ECI_GP_CONTROL_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_6r */
        /* reg            ECI_GP_CONTROL_6r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_6r_reset_val,
        /* mask             */ ECI_GP_CONTROL_6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_7r */
        /* reg            ECI_GP_CONTROL_7r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_7r_reset_val,
        /* mask             */ ECI_GP_CONTROL_7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_8r */
        /* reg            ECI_GP_CONTROL_8r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_8r_reset_val,
        /* mask             */ ECI_GP_CONTROL_8r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_9r */
        /* reg            ECI_GP_CONTROL_9r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_9r_reset_val,
        /* mask             */ ECI_GP_CONTROL_9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_10r */
        /* reg            ECI_GP_CONTROL_10r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_10r_reset_val,
        /* mask             */ ECI_GP_CONTROL_10r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_11r */
        /* reg            ECI_GP_CONTROL_11r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_11r_reset_val,
        /* mask             */ ECI_GP_CONTROL_11r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_CONTROL_9_BCM88950_A0r */
        /* reg            ECI_GP_CONTROL_9r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_CONTROL_9_BCM88950_A0r_reset_val,
        /* mask             */ ECI_GP_CONTROL_9_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_0r */
        /* reg            ECI_GP_STATUS_0r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_0r_reset_val,
        /* mask             */ ECI_GP_STATUS_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_1r */
        /* reg            ECI_GP_STATUS_1r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_1r_reset_val,
        /* mask             */ ECI_GP_STATUS_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_2r */
        /* reg            ECI_GP_STATUS_2r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_2r_reset_val,
        /* mask             */ ECI_GP_STATUS_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_3r */
        /* reg            ECI_GP_STATUS_3r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_3r_reset_val,
        /* mask             */ ECI_GP_STATUS_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_4r */
        /* reg            ECI_GP_STATUS_4r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_4r_reset_val,
        /* mask             */ ECI_GP_STATUS_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_GP_STATUS_5r */
        /* reg            ECI_GP_STATUS_5r */
        /* block size       */ 4,
        /* reset values     */ ECI_GP_STATUS_5r_reset_val,
        /* mask             */ ECI_GP_STATUS_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_INDIRECT_COMMAND_RD_DATAr */
        /* reg            ECI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ ECI_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ ECI_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_INDIRECT_COMMAND_WR_DATAr */
        /* reg            ECI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ ECI_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ ECI_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_0_CONFIGr */
        /* reg            ECI_MISC_PLL_0_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_0_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_0_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_1_CONFIGr */
        /* reg            ECI_MISC_PLL_1_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_1_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_1_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_2_CONFIGr */
        /* reg            ECI_MISC_PLL_2_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_2_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_2_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_3_CONFIGr */
        /* reg            ECI_MISC_PLL_3_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_3_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_3_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_4_CONFIGr */
        /* reg            ECI_MISC_PLL_4_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_4_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_4_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_5_CONFIGr */
        /* reg            ECI_MISC_PLL_5_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_5_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_5_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_6_CONFIGr */
        /* reg            ECI_MISC_PLL_6_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_6_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_6_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_7_CONFIGr */
        /* reg            ECI_MISC_PLL_7_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_7_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_7_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_8_CONFIGr */
        /* reg            ECI_MISC_PLL_8_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_8_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_8_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_MISC_PLL_9_CONFIGr */
        /* reg            ECI_MISC_PLL_9_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_MISC_PLL_9_CONFIGr_reset_val,
        /* mask             */ ECI_MISC_PLL_9_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_PRM_PLL_CONTROL_STATUSr */
        /* reg            ECI_PRM_PLL_CONTROL_STATUSr */
        /* block size       */ 6,
        /* reset values     */ ECI_PRM_PLL_CONTROL_STATUSr_reset_val,
        /* mask             */ ECI_PRM_PLL_CONTROL_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0078r */
        /* reg            ECI_REG_0078r */
        /* block size       */ 4,
        /* reset values     */ ECI_REG_0078r_reset_val,
        /* mask             */ ECI_REG_0078r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0125r */
        /* reg            ECI_REG_0125r */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_0125r_reset_val,
        /* mask             */ ECI_REG_0125r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0130r */
        /* reg            ECI_REG_0130r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0130r_reset_val,
        /* mask             */ ECI_REG_0130r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0131r */
        /* reg            ECI_REG_0131r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0131r_reset_val,
        /* mask             */ ECI_REG_0131r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0172r */
        /* reg            ECI_REG_0172r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0172r_reset_val,
        /* mask             */ ECI_REG_0172r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0232r */
        /* reg            ECI_REG_0232r */
        /* block size       */ 8,
        /* reset values     */ ECI_REG_0232r_reset_val,
        /* mask             */ ECI_REG_0232r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0246r */
        /* reg            ECI_REG_0246r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_0246r_reset_val,
        /* mask             */ ECI_REG_0246r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_012Br */
        /* reg            ECI_REG_012Br */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_012Br_reset_val,
        /* mask             */ ECI_REG_012Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_012B_BCM88202_A0r */
        /* reg            ECI_REG_012Br */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_012B_BCM88202_A0r_reset_val,
        /* mask             */ ECI_REG_012B_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_016Cr */
        /* reg            ECI_REG_016Cr */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_016Cr_reset_val,
        /* mask             */ ECI_REG_016Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_01E4r */
        /* reg            ECI_REG_01E4r */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_01E4r_reset_val,
        /* mask             */ ECI_REG_01E4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_01E9r */
        /* reg            ECI_REG_01E9r */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_01E9r_reset_val,
        /* mask             */ ECI_REG_01E9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_023Ar */
        /* reg            ECI_REG_023Ar */
        /* block size       */ 3,
        /* reset values     */ ECI_REG_023Ar_reset_val,
        /* mask             */ ECI_REG_023Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_023Dr */
        /* reg            ECI_REG_023Dr */
        /* block size       */ 6,
        /* reset values     */ ECI_REG_023Dr_reset_val,
        /* mask             */ ECI_REG_023Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_0246_BCM88202_A0r */
        /* reg            ECI_REG_0246r */
        /* block size       */ 4,
        /* reset values     */ ECI_REG_0246_BCM88202_A0r_reset_val,
        /* mask             */ ECI_REG_0246_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_024Br */
        /* reg            ECI_REG_024Br */
        /* block size       */ 5,
        /* reset values     */ ECI_REG_024Br_reset_val,
        /* mask             */ ECI_REG_024Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_REG_024B_BCM88202_A0r */
        /* reg            ECI_REG_024Br */
        /* block size       */ 4,
        /* reset values     */ ECI_REG_024B_BCM88202_A0r_reset_val,
        /* mask             */ ECI_REG_024B_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_0_PLL_CONFIGr */
        /* reg            ECI_SRD_0_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_0_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_SRD_0_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_0_PLL_CONFIG_BCM88202_A0r */
        /* reg            ECI_SRD_0_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_reset_val,
        /* mask             */ ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_1_PLL_CONFIGr */
        /* reg            ECI_SRD_1_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_1_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_SRD_1_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_SRD_1_PLL_CONFIG_BCM88202_A0r */
        /* reg            ECI_SRD_1_PLL_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ ECI_SRD_1_PLL_CONFIG_BCM88202_A0r_reset_val,
        /* mask             */ ECI_SRD_1_PLL_CONFIG_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_ECI_TS_PLL_CONFIGr */
        /* reg            ECI_TS_PLL_CONFIGr */
        /* block size       */ 6,
        /* reset values     */ ECI_TS_PLL_CONFIGr_reset_val,
        /* mask             */ ECI_TS_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EDB_INDIRECT_COMMAND_RD_DATAr */
        /* reg            EDB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ EDB_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ EDB_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EDB_INDIRECT_COMMAND_WR_DATAr */
        /* reg            EDB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ EDB_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ EDB_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EDB_INDIRECT_WR_MASKr */
        /* reg            EDB_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ EDB_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ EDB_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* reg            EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_reset_val,
        /* mask             */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r */
        /* reg            EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r */
        /* reg            EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CELL_DECODER_DEBUG_COUNTERSr */
        /* reg            EGQ_CELL_DECODER_DEBUG_COUNTERSr */
        /* block size       */ 6,
        /* reset values     */ EGQ_CELL_DECODER_DEBUG_COUNTERSr_reset_val,
        /* mask             */ EGQ_CELL_DECODER_DEBUG_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CFC_FLOW_CONTROLr */
        /* reg            EGQ_CFC_FLOW_CONTROLr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CFC_FLOW_CONTROLr_reset_val,
        /* mask             */ EGQ_CFC_FLOW_CONTROLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CFC_FLOW_CONTROL_BCM88202_A0r */
        /* reg            EGQ_CFC_FLOW_CONTROLr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CFC_FLOW_CONTROL_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_CFC_FLOW_CONTROL_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CFC_FLOW_CONTROL_BCM88670_A0r */
        /* reg            EGQ_CFC_FLOW_CONTROLr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CFC_FLOW_CONTROL_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_CFC_FLOW_CONTROL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        /* reg            EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r */
        /* reg            EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_RATEr */
        /* reg            EGQ_CHANNELIZED_INTERFACE_RATEr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_RATEr_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_RATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r */
        /* reg            EGQ_CHANNELIZED_INTERFACE_RATEr */
        /* block size       */ 5,
        /* reset values     */ EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_COUNTER_PROFILE_OFFSETr */
        /* reg            EGQ_COUNTER_PROFILE_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_COUNTER_PROFILE_OFFSETr_reset_val,
        /* mask             */ EGQ_COUNTER_PROFILE_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r */
        /* reg            EGQ_COUNTER_PROFILE_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r */
        /* reg            EGQ_COUNTER_PROFILE_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_LAST_HEADERr */
        /* reg            EGQ_CPU_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_CPU_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_CPU_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_LAST_HEADER_BCM88202_A0r */
        /* reg            EGQ_CPU_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_CPU_LAST_HEADER_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_CPU_LAST_HEADER_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_PACKET_WORDSr */
        /* reg            EGQ_CPU_PACKET_WORDSr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CPU_PACKET_WORDSr_reset_val,
        /* mask             */ EGQ_CPU_PACKET_WORDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_CPU_PACKET_WORDS_BCM88202_A0r */
        /* reg            EGQ_CPU_PACKET_WORDSr */
        /* block size       */ 8,
        /* reset values     */ EGQ_CPU_PACKET_WORDS_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_CPU_PACKET_WORDS_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_DBG_DATAr */
        /* reg            EGQ_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EGQ_DBG_DATAr_reset_val,
        /* mask             */ EGQ_DBG_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_DBG_DATA_BCM88202_A0r */
        /* reg            EGQ_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EGQ_DBG_DATA_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_DBG_DATA_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_DBG_DATA_BCM88670_A0r */
        /* reg            EGQ_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EGQ_DBG_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_DBG_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r */
        /* reg            EGQ_DISABLE_EGRESS_OFPr */
        /* block size       */ 4,
        /* reset values     */ EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r */
        /* reg            EGQ_ECC_ERR_1B_INITIATEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r */
        /* reg            EGQ_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r */
        /* reg            EGQ_ECC_ERR_2B_INITIATEr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r */
        /* reg            EGQ_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* block size       */ 4,
        /* reset values     */ EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* reg            EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* block size       */ 8,
        /* reset values     */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_reset_val,
        /* mask             */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r */
        /* reg            EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* block size       */ 8,
        /* reset values     */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r */
        /* reg            EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        /* block size       */ 8,
        /* reset values     */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_EGRESS_QUEUES_EMPTYr */
        /* reg            EGQ_EGRESS_QUEUES_EMPTYr */
        /* block size       */ 8,
        /* reset values     */ EGQ_EGRESS_QUEUES_EMPTYr_reset_val,
        /* mask             */ EGQ_EGRESS_QUEUES_EMPTYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ETHERNET_TYPESr */
        /* reg            EGQ_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EGQ_ETHERNET_TYPESr_reset_val,
        /* mask             */ EGQ_ETHERNET_TYPESr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ETHERNET_TYPES_BCM88202_A0r */
        /* reg            EGQ_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EGQ_ETHERNET_TYPES_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_ETHERNET_TYPES_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_ETHERNET_TYPES_BCM88670_A0r */
        /* reg            EGQ_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EGQ_ETHERNET_TYPES_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_ETHERNET_TYPES_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_PRIMARY_LAST_HEADERr */
        /* reg            EGQ_FDR_PRIMARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_PRIMARY_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_FDR_PRIMARY_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r */
        /* reg            EGQ_FDR_PRIMARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_SECONDARY_LAST_HEADERr */
        /* reg            EGQ_FDR_SECONDARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_SECONDARY_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_FDR_SECONDARY_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r */
        /* reg            EGQ_FDR_SECONDARY_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FILETER_DEBUG_COUNTERSr */
        /* reg            EGQ_FILETER_DEBUG_COUNTERSr */
        /* block size       */ 7,
        /* reset values     */ EGQ_FILETER_DEBUG_COUNTERSr_reset_val,
        /* mask             */ EGQ_FILETER_DEBUG_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FORCE_OR_IGNORE_FCr */
        /* reg            EGQ_FORCE_OR_IGNORE_FCr */
        /* block size       */ 8,
        /* reset values     */ EGQ_FORCE_OR_IGNORE_FCr_reset_val,
        /* mask             */ EGQ_FORCE_OR_IGNORE_FCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FQP_2_PQP_RDYr */
        /* reg            EGQ_FQP_2_PQP_RDYr */
        /* block size       */ 4,
        /* reset values     */ EGQ_FQP_2_PQP_RDYr_reset_val,
        /* mask             */ EGQ_FQP_2_PQP_RDYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r */
        /* reg            EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr */
        /* block size       */ 4,
        /* reset values     */ EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        /* reg            EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        /* block size       */ 8,
        /* reset values     */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_reset_val,
        /* mask             */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r */
        /* reg            EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        /* block size       */ 8,
        /* reset values     */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IFC_DELAY_CONFIGURATIONr */
        /* reg            EGQ_IFC_DELAY_CONFIGURATIONr */
        /* block size       */ 4,
        /* reset values     */ EGQ_IFC_DELAY_CONFIGURATIONr_reset_val,
        /* mask             */ EGQ_IFC_DELAY_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r */
        /* reg            EGQ_IFC_DELAY_CONFIGURATIONr */
        /* block size       */ 4,
        /* reset values     */ EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IFC_OK_DEQr */
        /* reg            EGQ_IFC_OK_DEQr */
        /* block size       */ 4,
        /* reset values     */ EGQ_IFC_OK_DEQr_reset_val,
        /* mask             */ EGQ_IFC_OK_DEQr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_RD_DATAr */
        /* reg            EGQ_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 9,
        /* reset values     */ EGQ_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            EGQ_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_WR_DATAr */
        /* reg            EGQ_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 9,
        /* reset values     */ EGQ_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            EGQ_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_WR_MASKr */
        /* reg            EGQ_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ EGQ_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ EGQ_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_INDIRECT_WR_MASK_BCM88670_A0r */
        /* reg            EGQ_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ EGQ_INDIRECT_WR_MASK_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_INDIRECT_WR_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IPT_LAST_HEADERr */
        /* reg            EGQ_IPT_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_IPT_LAST_HEADERr_reset_val,
        /* mask             */ EGQ_IPT_LAST_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_IPT_LAST_HEADER_BCM88202_A0r */
        /* reg            EGQ_IPT_LAST_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_IPT_LAST_HEADER_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_IPT_LAST_HEADER_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_LAST_CDC_HEADERr */
        /* reg            EGQ_LAST_CDC_HEADERr */
        /* block size       */ 11,
        /* reset values     */ EGQ_LAST_CDC_HEADERr_reset_val,
        /* mask             */ EGQ_LAST_CDC_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_LAST_PRP_SOP_HEADERr */
        /* reg            EGQ_LAST_PRP_SOP_HEADERr */
        /* block size       */ 3,
        /* reset values     */ EGQ_LAST_PRP_SOP_HEADERr_reset_val,
        /* mask             */ EGQ_LAST_PRP_SOP_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        /* reg            EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        /* block size       */ 4,
        /* reset values     */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_reset_val,
        /* mask             */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r */
        /* reg            EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        /* block size       */ 4,
        /* reset values     */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        /* reg            EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NIF_FLOW_CONTROL_BCM88670_A0r */
        /* reg            EGQ_NIF_FLOW_CONTROLr */
        /* block size       */ 4,
        /* reset values     */ EGQ_NIF_FLOW_CONTROL_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_NIF_FLOW_CONTROL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NRDY_TH_SELr */
        /* reg            EGQ_NRDY_TH_SELr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NRDY_TH_SELr_reset_val,
        /* mask             */ EGQ_NRDY_TH_SELr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_NRDY_TH_SEL_BCM88202_A0r */
        /* reg            EGQ_NRDY_TH_SELr */
        /* block size       */ 3,
        /* reset values     */ EGQ_NRDY_TH_SEL_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_NRDY_TH_SEL_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OPP_LEARNING_DISABLEr */
        /* reg            EGQ_OPP_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OPP_LEARNING_DISABLEr_reset_val,
        /* mask             */ EGQ_OPP_LEARNING_DISABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r */
        /* reg            EGQ_OPP_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r */
        /* reg            EGQ_OPP_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OTM_LEARNING_DISABLEr */
        /* reg            EGQ_OTM_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OTM_LEARNING_DISABLEr_reset_val,
        /* mask             */ EGQ_OTM_LEARNING_DISABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r */
        /* reg            EGQ_OTM_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r */
        /* reg            EGQ_OTM_LEARNING_DISABLEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_OTM_PORT_SPR_DISr */
        /* reg            EGQ_OTM_PORT_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_OTM_PORT_SPR_DISr_reset_val,
        /* mask             */ EGQ_OTM_PORT_SPR_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PACKET_RATE_SHAPER_ENr */
        /* reg            EGQ_PACKET_RATE_SHAPER_ENr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PACKET_RATE_SHAPER_ENr_reset_val,
        /* mask             */ EGQ_PACKET_RATE_SHAPER_ENr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r */
        /* reg            EGQ_PACKET_RATE_SHAPER_ENr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r */
        /* reg            EGQ_PACKET_RATE_SHAPER_ENr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_NWK_RECORDr */
        /* reg            EGQ_PARSER_LAST_NWK_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_NWK_RECORDr_reset_val,
        /* mask             */ EGQ_PARSER_LAST_NWK_RECORDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r */
        /* reg            EGQ_PARSER_LAST_NWK_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r */
        /* reg            EGQ_PARSER_LAST_NWK_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_SYS_RECORDr */
        /* reg            EGQ_PARSER_LAST_SYS_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_SYS_RECORDr_reset_val,
        /* mask             */ EGQ_PARSER_LAST_SYS_RECORDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r */
        /* reg            EGQ_PARSER_LAST_SYS_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r */
        /* reg            EGQ_PARSER_LAST_SYS_RECORDr */
        /* block size       */ 11,
        /* reset values     */ EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PER_QUEUE_HEADER_COMPENSATIONr */
        /* reg            EGQ_PER_QUEUE_HEADER_COMPENSATIONr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PER_QUEUE_HEADER_COMPENSATIONr_reset_val,
        /* mask             */ EGQ_PER_QUEUE_HEADER_COMPENSATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_EEI_MPLS_MAPr */
        /* reg            EGQ_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EGQ_PETRAB_EEI_MPLS_MAPr_reset_val,
        /* mask             */ EGQ_PETRAB_EEI_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r */
        /* reg            EGQ_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r */
        /* reg            EGQ_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* reg            EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val,
        /* mask             */ EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r */
        /* reg            EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r */
        /* reg            EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* reg            EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_FORCEr_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_FORCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r */
        /* reg            EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r */
        /* reg            EGQ_PORT_ALMOST_EMPTY_FORCEr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* reg            EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r */
        /* reg            EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r */
        /* reg            EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PQP_2_FQP_OFP_STOPr */
        /* reg            EGQ_PQP_2_FQP_OFP_STOPr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PQP_2_FQP_OFP_STOPr_reset_val,
        /* mask             */ EGQ_PQP_2_FQP_OFP_STOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r */
        /* reg            EGQ_PQP_2_FQP_OFP_STOPr */
        /* block size       */ 8,
        /* reset values     */ EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_PRP_DEBUG_COUNTERSr */
        /* reg            EGQ_PRP_DEBUG_COUNTERSr */
        /* block size       */ 15,
        /* reset values     */ EGQ_PRP_DEBUG_COUNTERSr_reset_val,
        /* mask             */ EGQ_PRP_DEBUG_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_QPAIR_SPR_DISr */
        /* reg            EGQ_QPAIR_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_QPAIR_SPR_DISr_reset_val,
        /* mask             */ EGQ_QPAIR_SPR_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_QPAIR_SPR_DIS_BCM88202_A0r */
        /* reg            EGQ_QPAIR_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_QPAIR_SPR_DIS_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_QPAIR_SPR_DIS_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_QPAIR_SPR_DIS_BCM88670_A0r */
        /* reg            EGQ_QPAIR_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_QPAIR_SPR_DIS_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_QPAIR_SPR_DIS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0107r */
        /* reg            EGQ_REG_0107r */
        /* block size       */ 3,
        /* reset values     */ EGQ_REG_0107r_reset_val,
        /* mask             */ EGQ_REG_0107r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0178r */
        /* reg            EGQ_REG_0178r */
        /* block size       */ 8,
        /* reset values     */ EGQ_REG_0178r_reset_val,
        /* mask             */ EGQ_REG_0178r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0180r */
        /* reg            EGQ_REG_0180r */
        /* block size       */ 16,
        /* reset values     */ EGQ_REG_0180r_reset_val,
        /* mask             */ EGQ_REG_0180r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_0182r */
        /* reg            EGQ_REG_0182r */
        /* block size       */ 16,
        /* reset values     */ EGQ_REG_0182r_reset_val,
        /* mask             */ EGQ_REG_0182r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_017Ar */
        /* reg            EGQ_REG_017Ar */
        /* block size       */ 8,
        /* reset values     */ EGQ_REG_017Ar_reset_val,
        /* mask             */ EGQ_REG_017Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_01C5r */
        /* reg            EGQ_REG_01C5r */
        /* block size       */ 8,
        /* reset values     */ EGQ_REG_01C5r_reset_val,
        /* mask             */ EGQ_REG_01C5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_REG_01CDr */
        /* reg            EGQ_REG_01CDr */
        /* block size       */ 16,
        /* reset values     */ EGQ_REG_01CDr_reset_val,
        /* mask             */ EGQ_REG_01CDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* reg            EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EGQ_SYSTEM_HEADERS_FORMAT_CODEr_reset_val,
        /* mask             */ EGQ_SYSTEM_HEADERS_FORMAT_CODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r */
        /* reg            EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r */
        /* reg            EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TCG_SPR_DISr */
        /* reg            EGQ_TCG_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TCG_SPR_DISr_reset_val,
        /* mask             */ EGQ_TCG_SPR_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TCG_SPR_DIS_BCM88202_A0r */
        /* reg            EGQ_TCG_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TCG_SPR_DIS_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_TCG_SPR_DIS_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TCG_SPR_DIS_BCM88670_A0r */
        /* reg            EGQ_TCG_SPR_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TCG_SPR_DIS_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_TCG_SPR_DIS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* reg            EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TDM_MAP_QUEUE_TO_TDMr_reset_val,
        /* mask             */ EGQ_TDM_MAP_QUEUE_TO_TDMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r */
        /* reg            EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r */
        /* reg            EGQ_TDM_MAP_QUEUE_TO_TDMr */
        /* block size       */ 8,
        /* reset values     */ EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_WFQ_TCG_DISr */
        /* reg            EGQ_WFQ_TCG_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_WFQ_TCG_DISr_reset_val,
        /* mask             */ EGQ_WFQ_TCG_DISr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_WFQ_TCG_DIS_BCM88202_A0r */
        /* reg            EGQ_WFQ_TCG_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_WFQ_TCG_DIS_BCM88202_A0r_reset_val,
        /* mask             */ EGQ_WFQ_TCG_DIS_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EGQ_WFQ_TCG_DIS_BCM88670_A0r */
        /* reg            EGQ_WFQ_TCG_DISr */
        /* block size       */ 8,
        /* reset values     */ EGQ_WFQ_TCG_DIS_BCM88670_A0r_reset_val,
        /* mask             */ EGQ_WFQ_TCG_DIS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_CFG_KEEP_ING_ECIDr */
        /* reg            EPNI_CFG_KEEP_ING_ECIDr */
        /* block size       */ 8,
        /* reset values     */ EPNI_CFG_KEEP_ING_ECIDr_reset_val,
        /* mask             */ EPNI_CFG_KEEP_ING_ECIDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r */
        /* reg            EPNI_CFG_KEEP_ING_ECIDr */
        /* block size       */ 8,
        /* reset values     */ EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr */
        /* reg            EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr */
        /* block size       */ 4,
        /* reset values     */ EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr_reset_val,
        /* mask             */ EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_COUNTER_0_BASE_BCM88670_A0r */
        /* reg            EPNI_COUNTER_0_BASEr */
        /* block size       */ 3,
        /* reset values     */ EPNI_COUNTER_0_BASE_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_COUNTER_0_BASE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_COUNTER_1_BASE_BCM88670_A0r */
        /* reg            EPNI_COUNTER_1_BASEr */
        /* block size       */ 3,
        /* reset values     */ EPNI_COUNTER_1_BASE_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_COUNTER_1_BASE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_DBG_DATAr */
        /* reg            EPNI_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EPNI_DBG_DATAr_reset_val,
        /* mask             */ EPNI_DBG_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_DBG_DATA_BCM88670_A0r */
        /* reg            EPNI_DBG_DATAr */
        /* block size       */ 8,
        /* reset values     */ EPNI_DBG_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_DBG_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ECN_MPLS_MAPr */
        /* reg            EPNI_ECN_MPLS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_ECN_MPLS_MAPr_reset_val,
        /* mask             */ EPNI_ECN_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ECN_MPLS_MAP_BCM88670_A0r */
        /* reg            EPNI_ECN_MPLS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_ECN_MPLS_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_ECN_MPLS_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r */
        /* reg            EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr */
        /* block size       */ 4,
        /* reset values     */ EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ETHERNET_TYPESr */
        /* reg            EPNI_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EPNI_ETHERNET_TYPESr_reset_val,
        /* mask             */ EPNI_ETHERNET_TYPESr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ETHERNET_TYPES_BCM88670_A0r */
        /* reg            EPNI_ETHERNET_TYPESr */
        /* block size       */ 5,
        /* reset values     */ EPNI_ETHERNET_TYPES_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_ETHERNET_TYPES_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_HEADER_EDITING_SIZEr */
        /* reg            EPNI_HEADER_EDITING_SIZEr */
        /* block size       */ 4,
        /* reset values     */ EPNI_HEADER_EDITING_SIZEr_reset_val,
        /* mask             */ EPNI_HEADER_EDITING_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_HEADER_EDITING_SIZE_BCM88670_A0r */
        /* reg            EPNI_HEADER_EDITING_SIZEr */
        /* block size       */ 4,
        /* reset values     */ EPNI_HEADER_EDITING_SIZE_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_HEADER_EDITING_SIZE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_RD_DATAr */
        /* reg            EPNI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 10,
        /* reset values     */ EPNI_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            EPNI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_WR_DATAr */
        /* reg            EPNI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 10,
        /* reset values     */ EPNI_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            EPNI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_EXP_TO_TOS_MAPr */
        /* reg            EPNI_IPV4_EXP_TO_TOS_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV4_EXP_TO_TOS_MAPr_reset_val,
        /* mask             */ EPNI_IPV4_EXP_TO_TOS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r */
        /* reg            EPNI_IPV4_EXP_TO_TOS_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIPr */
        /* reg            EPNI_IPV4_SIPr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIPr_reset_val,
        /* mask             */ EPNI_IPV4_SIPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIP_BCM88670_A0r */
        /* reg            EPNI_IPV4_SIPr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_IPV4_SIP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIP_ROUTINGr */
        /* reg            EPNI_IPV4_SIP_ROUTINGr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIP_ROUTINGr_reset_val,
        /* mask             */ EPNI_IPV4_SIP_ROUTINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_SIP_ROUTING_BCM88670_A0r */
        /* reg            EPNI_IPV4_SIP_ROUTINGr */
        /* block size       */ 16,
        /* reset values     */ EPNI_IPV4_SIP_ROUTING_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_IPV4_SIP_ROUTING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_TOSr */
        /* reg            EPNI_IPV4_TOSr */
        /* block size       */ 4,
        /* reset values     */ EPNI_IPV4_TOSr_reset_val,
        /* mask             */ EPNI_IPV4_TOSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV4_TOS_BCM88670_A0r */
        /* reg            EPNI_IPV4_TOSr */
        /* block size       */ 4,
        /* reset values     */ EPNI_IPV4_TOS_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_IPV4_TOS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV6_EXP_TO_TC_MAPr */
        /* reg            EPNI_IPV6_EXP_TO_TC_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV6_EXP_TO_TC_MAPr_reset_val,
        /* mask             */ EPNI_IPV6_EXP_TO_TC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r */
        /* reg            EPNI_IPV6_EXP_TO_TC_MAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ITAG_TC_DP_MAPr */
        /* reg            EPNI_ITAG_TC_DP_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_ITAG_TC_DP_MAPr_reset_val,
        /* mask             */ EPNI_ITAG_TC_DP_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_ITAG_TC_DP_MAP_BCM88670_A0r */
        /* reg            EPNI_ITAG_TC_DP_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_ITAG_TC_DP_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_ITAG_TC_DP_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        /* reg            EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_reset_val,
        /* mask             */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r */
        /* reg            EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_CHANNELr */
        /* reg            EPNI_MIRROR_CHANNELr */
        /* block size       */ 4,
        /* reset values     */ EPNI_MIRROR_CHANNELr_reset_val,
        /* mask             */ EPNI_MIRROR_CHANNELr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_CHANNEL_BCM88670_A0r */
        /* reg            EPNI_MIRROR_CHANNELr */
        /* block size       */ 4,
        /* reset values     */ EPNI_MIRROR_CHANNEL_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_MIRROR_CHANNEL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_VID_REGr */
        /* reg            EPNI_MIRROR_VID_REGr */
        /* block size       */ 3,
        /* reset values     */ EPNI_MIRROR_VID_REGr_reset_val,
        /* mask             */ EPNI_MIRROR_VID_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_MIRROR_VID_REG_BCM88670_A0r */
        /* reg            EPNI_MIRROR_VID_REGr */
        /* block size       */ 3,
        /* reset values     */ EPNI_MIRROR_VID_REG_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_MIRROR_VID_REG_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        /* reg            EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        /* block size       */ 3,
        /* reset values     */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_OAM_PROCESS_MAPr */
        /* reg            EPNI_OAM_PROCESS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_OAM_PROCESS_MAPr_reset_val,
        /* mask             */ EPNI_OAM_PROCESS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_OAM_PROCESS_MAP_BCM88670_A0r */
        /* reg            EPNI_OAM_PROCESS_MAPr */
        /* block size       */ 3,
        /* reset values     */ EPNI_OAM_PROCESS_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_OAM_PROCESS_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_INITIATEr */
        /* reg            EPNI_PAR_ERR_INITIATEr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_INITIATEr_reset_val,
        /* mask             */ EPNI_PAR_ERR_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_INITIATE_BCM88202_A0r */
        /* reg            EPNI_PAR_ERR_INITIATEr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_INITIATE_BCM88202_A0r_reset_val,
        /* mask             */ EPNI_PAR_ERR_INITIATE_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_MEM_MASKr */
        /* reg            EPNI_PAR_ERR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_MEM_MASKr_reset_val,
        /* mask             */ EPNI_PAR_ERR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r */
        /* reg            EPNI_PAR_ERR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r_reset_val,
        /* mask             */ EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_EEI_MPLS_MAPr */
        /* reg            EPNI_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EPNI_PETRAB_EEI_MPLS_MAPr_reset_val,
        /* mask             */ EPNI_PETRAB_EEI_MPLS_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r */
        /* reg            EPNI_PETRAB_EEI_MPLS_MAPr */
        /* block size       */ 5,
        /* reset values     */ EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* reg            EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_reset_val,
        /* mask             */ EPNI_PETRAB_LEARN_ASD_TYPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r */
        /* reg            EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        /* block size       */ 4,
        /* reset values     */ EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        /* reg            EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EPNI_SYSTEM_HEADERS_FORMAT_CODEr_reset_val,
        /* mask             */ EPNI_SYSTEM_HEADERS_FORMAT_CODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r */
        /* reg            EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        /* block size       */ 12,
        /* reset values     */ EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_reset_val,
        /* mask             */ EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_EPNI_TDM_EN_CRC_PER_PORTr */
        /* reg            EPNI_TDM_EN_CRC_PER_PORTr */
        /* block size       */ 8,
        /* reset values     */ EPNI_TDM_EN_CRC_PER_PORTr_reset_val,
        /* mask             */ EPNI_TDM_EN_CRC_PER_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_CONTROL_CELL_FIFO_BUFFERr */
        /* reg            FCR_CONTROL_CELL_FIFO_BUFFERr */
        /* block size       */ 4,
        /* reset values     */ FCR_CONTROL_CELL_FIFO_BUFFERr_reset_val,
        /* mask             */ FCR_CONTROL_CELL_FIFO_BUFFERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_CONTROL_CELL_FIFO_BUFFER_BCM88670_A0r */
        /* reg            FCR_CONTROL_CELL_FIFO_BUFFERr */
        /* block size       */ 4,
        /* reset values     */ FCR_CONTROL_CELL_FIFO_BUFFER_BCM88670_A0r_reset_val,
        /* mask             */ FCR_CONTROL_CELL_FIFO_BUFFER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_EFMS_CONFIGURATIONr */
        /* reg            FCR_EFMS_CONFIGURATIONr */
        /* block size       */ 4,
        /* reset values     */ FCR_EFMS_CONFIGURATIONr_reset_val,
        /* mask             */ FCR_EFMS_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_EFMS_COUNTERSr */
        /* reg            FCR_EFMS_COUNTERSr */
        /* block size       */ 4,
        /* reset values     */ FCR_EFMS_COUNTERSr_reset_val,
        /* mask             */ FCR_EFMS_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FCR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ FCR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            FCR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FCR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FCR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ FCR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            FCR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FCR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FCR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88670_A0r */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88670_A0r_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88670_A0r */
        /* reg            FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0r */
        /* block size       */ 4,
        /* reset values     */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88670_A0r_reset_val,
        /* mask             */ FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FCT_CPU_TRANSMIT_CELLr */
        /* reg            FCT_CPU_TRANSMIT_CELLr */
        /* block size       */ 4,
        /* reset values     */ FCT_CPU_TRANSMIT_CELLr_reset_val,
        /* mask             */ FCT_CPU_TRANSMIT_CELLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCT_CPU_TRANSMIT_CELL_BCM88670_A0r */
        /* reg            FCT_CPU_TRANSMIT_CELLr */
        /* block size       */ 4,
        /* reset values     */ FCT_CPU_TRANSMIT_CELL_BCM88670_A0r_reset_val,
        /* mask             */ FCT_CPU_TRANSMIT_CELL_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FCT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FCT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FCT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FCT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FCT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FCT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FCT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDA_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FDA_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDA_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FDA_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDA_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FDA_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDA_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FDA_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_A_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_A_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_A_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_A_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_B_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_B_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_B_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_B_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_C_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_C_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_C_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_C_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_CPU_DATA_CELL_D_PRIMARYr */
        /* reg            FDR_CPU_DATA_CELL_D_PRIMARYr */
        /* block size       */ 19,
        /* reset values     */ FDR_CPU_DATA_CELL_D_PRIMARYr_reset_val,
        /* mask             */ FDR_CPU_DATA_CELL_D_PRIMARYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTERr */
        /* reg            FDR_ERROR_FILTERr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTERr_reset_val,
        /* mask             */ FDR_ERROR_FILTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_2r */
        /* reg            FDR_ERROR_FILTER_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_2r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_2_BCM88670_A0r */
        /* reg            FDR_ERROR_FILTER_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_2_BCM88670_A0r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_BCM88670_A0r */
        /* reg            FDR_ERROR_FILTERr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_BCM88670_A0r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASKr */
        /* reg            FDR_ERROR_FILTER_MASKr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASKr_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASK_2r */
        /* reg            FDR_ERROR_FILTER_MASK_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASK_2r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASK_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASK_2_BCM88670_A0r */
        /* reg            FDR_ERROR_FILTER_MASK_2r */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASK_2_BCM88670_A0r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASK_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_ERROR_FILTER_MASK_BCM88670_A0r */
        /* reg            FDR_ERROR_FILTER_MASKr */
        /* block size       */ 4,
        /* reset values     */ FDR_ERROR_FILTER_MASK_BCM88670_A0r_reset_val,
        /* mask             */ FDR_ERROR_FILTER_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_FDR_ENABLERS_REGISTER_3r */
        /* reg            FDR_FDR_ENABLERS_REGISTER_3r */
        /* block size       */ 10,
        /* reset values     */ FDR_FDR_ENABLERS_REGISTER_3r_reset_val,
        /* mask             */ FDR_FDR_ENABLERS_REGISTER_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_HEADERr */
        /* reg            FDR_INBAND_HEADERr */
        /* block size       */ 3,
        /* reset values     */ FDR_INBAND_HEADERr_reset_val,
        /* mask             */ FDR_INBAND_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_HEADER_BCM88670_A0r */
        /* reg            FDR_INBAND_HEADERr */
        /* block size       */ 4,
        /* reset values     */ FDR_INBAND_HEADER_BCM88670_A0r_reset_val,
        /* mask             */ FDR_INBAND_HEADER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_LSBr */
        /* reg            FDR_INBAND_PAYLOAD_LSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_LSBr_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_LSB_BCM88670_A0r */
        /* reg            FDR_INBAND_PAYLOAD_LSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_LSB_BCM88670_A0r_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_MSBr */
        /* reg            FDR_INBAND_PAYLOAD_MSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_MSBr_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INBAND_PAYLOAD_MSB_BCM88670_A0r */
        /* reg            FDR_INBAND_PAYLOAD_MSBr */
        /* block size       */ 16,
        /* reset values     */ FDR_INBAND_PAYLOAD_MSB_BCM88670_A0r_reset_val,
        /* mask             */ FDR_INBAND_PAYLOAD_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FDR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FDR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FDR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FDR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88670_A0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88670_A0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88670_A0r */
        /* reg            FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
        /* block size       */ 3,
        /* reset values     */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88670_A0r_reset_val,
        /* mask             */ FDR_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_P_1_CPU_DATA_CELL_Ar */
        /* reg            FDR_P_1_CPU_DATA_CELL_Ar */
        /* block size       */ 19,
        /* reset values     */ FDR_P_1_CPU_DATA_CELL_Ar_reset_val,
        /* mask             */ FDR_P_1_CPU_DATA_CELL_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_P_1_CPU_DATA_CELL_Br */
        /* reg            FDR_P_1_CPU_DATA_CELL_Br */
        /* block size       */ 19,
        /* reset values     */ FDR_P_1_CPU_DATA_CELL_Br_reset_val,
        /* mask             */ FDR_P_1_CPU_DATA_CELL_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_P_1_CPU_DATA_CELL_Cr */
        /* reg            FDR_P_1_CPU_DATA_CELL_Cr */
        /* block size       */ 19,
        /* reset values     */ FDR_P_1_CPU_DATA_CELL_Cr_reset_val,
        /* mask             */ FDR_P_1_CPU_DATA_CELL_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_P_1_CPU_DATA_CELL_Dr */
        /* reg            FDR_P_1_CPU_DATA_CELL_Dr */
        /* block size       */ 19,
        /* reset values     */ FDR_P_1_CPU_DATA_CELL_Dr_reset_val,
        /* mask             */ FDR_P_1_CPU_DATA_CELL_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0112r */
        /* reg            FDR_REG_0112r */
        /* block size       */ 12,
        /* reset values     */ FDR_REG_0112r_reset_val,
        /* mask             */ FDR_REG_0112r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0164r */
        /* reg            FDR_REG_0164r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0164r_reset_val,
        /* mask             */ FDR_REG_0164r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0191r */
        /* reg            FDR_REG_0191r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_0191r_reset_val,
        /* mask             */ FDR_REG_0191r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0244r */
        /* reg            FDR_REG_0244r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0244r_reset_val,
        /* mask             */ FDR_REG_0244r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0250r */
        /* reg            FDR_REG_0250r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0250r_reset_val,
        /* mask             */ FDR_REG_0250r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0262r */
        /* reg            FDR_REG_0262r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0262r_reset_val,
        /* mask             */ FDR_REG_0262r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_016Br */
        /* reg            FDR_REG_016Br */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_016Br_reset_val,
        /* mask             */ FDR_REG_016Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_017Er */
        /* reg            FDR_REG_017Er */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_017Er_reset_val,
        /* mask             */ FDR_REG_017Er_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01A4r */
        /* reg            FDR_REG_01A4r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01A4r_reset_val,
        /* mask             */ FDR_REG_01A4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01B7r */
        /* reg            FDR_REG_01B7r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01B7r_reset_val,
        /* mask             */ FDR_REG_01B7r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01B7_BCM88670_A0r */
        /* reg            FDR_REG_01B7r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01B7_BCM88670_A0r_reset_val,
        /* mask             */ FDR_REG_01B7_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01CAr */
        /* reg            FDR_REG_01CAr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01CAr_reset_val,
        /* mask             */ FDR_REG_01CAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01CA_BCM88670_A0r */
        /* reg            FDR_REG_01CAr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01CA_BCM88670_A0r_reset_val,
        /* mask             */ FDR_REG_01CA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01DDr */
        /* reg            FDR_REG_01DDr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01DDr_reset_val,
        /* mask             */ FDR_REG_01DDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01DD_BCM88670_A0r */
        /* reg            FDR_REG_01DDr */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01DD_BCM88670_A0r_reset_val,
        /* mask             */ FDR_REG_01DD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01F0r */
        /* reg            FDR_REG_01F0r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01F0r_reset_val,
        /* mask             */ FDR_REG_01F0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_01F0_BCM88670_A0r */
        /* reg            FDR_REG_01F0r */
        /* block size       */ 19,
        /* reset values     */ FDR_REG_01F0_BCM88670_A0r_reset_val,
        /* mask             */ FDR_REG_01F0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_024Ar */
        /* reg            FDR_REG_024Ar */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_024Ar_reset_val,
        /* mask             */ FDR_REG_024Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_0256_BCM88670_A0r */
        /* reg            FDR_REG_0256r */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_0256_BCM88670_A0r_reset_val,
        /* mask             */ FDR_REG_0256_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDR_REG_025Cr */
        /* reg            FDR_REG_025Cr */
        /* block size       */ 6,
        /* reset values     */ FDR_REG_025Cr_reset_val,
        /* mask             */ FDR_REG_025Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_BUNDLE_GROUPSr */
        /* reg            FDT_BUNDLE_GROUPSr */
        /* block size       */ 3,
        /* reset values     */ FDT_BUNDLE_GROUPSr_reset_val,
        /* mask             */ FDT_BUNDLE_GROUPSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_0r */
        /* reg            FDT_CPU_DATA_CELL_0r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_1r */
        /* reg            FDT_CPU_DATA_CELL_1r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_1r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_2r */
        /* reg            FDT_CPU_DATA_CELL_2r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_2r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_3r */
        /* reg            FDT_CPU_DATA_CELL_3r */
        /* block size       */ 11,
        /* reset values     */ FDT_CPU_DATA_CELL_3r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_0_BCM88670_A0r */
        /* reg            FDT_CPU_DATA_CELL_0r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_0_BCM88670_A0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_1_BCM88670_A0r */
        /* reg            FDT_CPU_DATA_CELL_1r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_1_BCM88670_A0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_2_BCM88670_A0r */
        /* reg            FDT_CPU_DATA_CELL_2r */
        /* block size       */ 8,
        /* reset values     */ FDT_CPU_DATA_CELL_2_BCM88670_A0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_CPU_DATA_CELL_3_BCM88670_A0r */
        /* reg            FDT_CPU_DATA_CELL_3r */
        /* block size       */ 12,
        /* reset values     */ FDT_CPU_DATA_CELL_3_BCM88670_A0r_reset_val,
        /* mask             */ FDT_CPU_DATA_CELL_3_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FDT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ FDT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            FDT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FDT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ FDT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            FDT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FDT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FDT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr */
        /* reg            FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr */
        /* block size       */ 3,
        /* reset values     */ FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr_reset_val,
        /* mask             */ FDT_LOAD_BALANCING_SWITCH_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FDT_REG_016Br */
        /* reg            FDT_REG_016Br */
        /* block size       */ 3,
        /* reset values     */ FDT_REG_016Br_reset_val,
        /* mask             */ FDT_REG_016Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRNr_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r */
        /* reg            FMAC_GLOBAL_TEST_RX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_RX_IDL_PTRN_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRNr_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88202_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r */
        /* reg            FMAC_GLOBAL_TEST_TX_IDL_PTRNr */
        /* block size       */ 3,
        /* reset values     */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_reset_val,
        /* mask             */ FMAC_GLOBAL_TEST_TX_IDL_PTRN_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FMAC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FMAC_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FMAC_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r */
        /* reg            FMAC_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FMAC_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_reset_val,
        /* mask             */ FMAC_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FMAC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FMAC_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FMAC_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FMAC_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r */
        /* reg            FMAC_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FMAC_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_reset_val,
        /* mask             */ FMAC_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_RD_DATA_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r */
        /* reg            FSRD_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_reset_val,
        /* mask             */ FSRD_INDIRECT_COMMAND_WR_DATA_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_REG_017Br */
        /* reg            FSRD_REG_017Br */
        /* block size       */ 3,
        /* reset values     */ FSRD_REG_017Br_reset_val,
        /* mask             */ FSRD_REG_017Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_REG_017B_BCM88670_A0r */
        /* reg            FSRD_REG_017Br */
        /* block size       */ 3,
        /* reset values     */ FSRD_REG_017B_BCM88670_A0r_reset_val,
        /* mask             */ FSRD_REG_017B_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_FSRD_REG_017B_BCM88950_A0r */
        /* reg            FSRD_REG_017Br */
        /* block size       */ 3,
        /* reset values     */ FSRD_REG_017B_BCM88950_A0r_reset_val,
        /* mask             */ FSRD_REG_017B_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_DRAM_FIFO_READ_DISABLEr */
        /* reg            IDR_DRAM_FIFO_READ_DISABLEr */
        /* block size       */ 4,
        /* reset values     */ IDR_DRAM_FIFO_READ_DISABLEr_reset_val,
        /* mask             */ IDR_DRAM_FIFO_READ_DISABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FBC_CACHE_POINTERSr */
        /* reg            IDR_FBC_CACHE_POINTERSr */
        /* block size       */ 4,
        /* reset values     */ IDR_FBC_CACHE_POINTERSr_reset_val,
        /* mask             */ IDR_FBC_CACHE_POINTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FBC_EXTERNAL_CONFIGURATIONr */
        /* reg            IDR_FBC_EXTERNAL_CONFIGURATIONr */
        /* block size       */ 3,
        /* reset values     */ IDR_FBC_EXTERNAL_CONFIGURATIONr_reset_val,
        /* mask             */ IDR_FBC_EXTERNAL_CONFIGURATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FBC_EXTERNAL_LIMITSr */
        /* reg            IDR_FBC_EXTERNAL_LIMITSr */
        /* block size       */ 4,
        /* reset values     */ IDR_FBC_EXTERNAL_LIMITSr_reset_val,
        /* mask             */ IDR_FBC_EXTERNAL_LIMITSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FBC_EXTERNAL_POINTERSr */
        /* reg            IDR_FBC_EXTERNAL_POINTERSr */
        /* block size       */ 4,
        /* reset values     */ IDR_FBC_EXTERNAL_POINTERSr_reset_val,
        /* mask             */ IDR_FBC_EXTERNAL_POINTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FBC_RRG_POINTER_COUNTr */
        /* reg            IDR_FBC_RRG_POINTER_COUNTr */
        /* block size       */ 18,
        /* reset values     */ IDR_FBC_RRG_POINTER_COUNTr_reset_val,
        /* mask             */ IDR_FBC_RRG_POINTER_COUNTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_FULL_DRAM_REJECT_COUNTERr */
        /* reg            IDR_FULL_DRAM_REJECT_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ IDR_FULL_DRAM_REJECT_COUNTERr_reset_val,
        /* mask             */ IDR_FULL_DRAM_REJECT_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IDR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IDR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IDR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IDR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IDR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_INDIRECT_WR_MASKr */
        /* reg            IDR_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IDR_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IDR_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_IQM_RETURNED_BUFFERr */
        /* reg            IDR_IQM_RETURNED_BUFFERr */
        /* block size       */ 3,
        /* reset values     */ IDR_IQM_RETURNED_BUFFERr_reset_val,
        /* mask             */ IDR_IQM_RETURNED_BUFFERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_IRR_INTERFACE_COUNTERr */
        /* reg            IDR_IRR_INTERFACE_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ IDR_IRR_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IDR_IRR_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_IRR_PACKET_CONSTRUCTORr */
        /* reg            IDR_IRR_PACKET_CONSTRUCTORr */
        /* block size       */ 8,
        /* reset values     */ IDR_IRR_PACKET_CONSTRUCTORr_reset_val,
        /* mask             */ IDR_IRR_PACKET_CONSTRUCTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_STATUSr */
        /* reg            IDR_OCCUPIED_DBUFF_STATUSr */
        /* block size       */ 4,
        /* reset values     */ IDR_OCCUPIED_DBUFF_STATUSr_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_STATUS_BCM88670_A0r */
        /* reg            IDR_OCCUPIED_DBUFF_STATUSr */
        /* block size       */ 3,
        /* reset values     */ IDR_OCCUPIED_DBUFF_STATUS_BCM88670_A0r_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_STATUS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_THRESHOLDr */
        /* reg            IDR_OCCUPIED_DBUFF_THRESHOLDr */
        /* block size       */ 4,
        /* reset values     */ IDR_OCCUPIED_DBUFF_THRESHOLDr_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_OCCUPIED_DBUFF_THRESHOLD_BCM88670_A0r */
        /* reg            IDR_OCCUPIED_DBUFF_THRESHOLDr */
        /* block size       */ 6,
        /* reset values     */ IDR_OCCUPIED_DBUFF_THRESHOLD_BCM88670_A0r_reset_val,
        /* mask             */ IDR_OCCUPIED_DBUFF_THRESHOLD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_PARTIAL_DRAM_REJECT_COUNTERr */
        /* reg            IDR_PARTIAL_DRAM_REJECT_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ IDR_PARTIAL_DRAM_REJECT_COUNTERr_reset_val,
        /* mask             */ IDR_PARTIAL_DRAM_REJECT_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr */
        /* reg            IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr */
        /* block size       */ 11,
        /* reset values     */ IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr_reset_val,
        /* mask             */ IDR_REASSEMBLY_CONTEXT_IS_OCB_ONLYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REASSEMBLY_CONTEXT_PIPE_MAPr */
        /* reg            IDR_REASSEMBLY_CONTEXT_PIPE_MAPr */
        /* block size       */ 11,
        /* reset values     */ IDR_REASSEMBLY_CONTEXT_PIPE_MAPr_reset_val,
        /* mask             */ IDR_REASSEMBLY_CONTEXT_PIPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0151r */
        /* reg            IDR_REG_0151r */
        /* block size       */ 3,
        /* reset values     */ IDR_REG_0151r_reset_val,
        /* mask             */ IDR_REG_0151r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0241r */
        /* reg            IDR_REG_0241r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_0241r_reset_val,
        /* mask             */ IDR_REG_0241r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_0250r */
        /* reg            IDR_REG_0250r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_0250r_reset_val,
        /* mask             */ IDR_REG_0250r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_025Fr */
        /* reg            IDR_REG_025Fr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_025Fr_reset_val,
        /* mask             */ IDR_REG_025Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_026Er */
        /* reg            IDR_REG_026Er */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_026Er_reset_val,
        /* mask             */ IDR_REG_026Er_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_027Dr */
        /* reg            IDR_REG_027Dr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_027Dr_reset_val,
        /* mask             */ IDR_REG_027Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_028Cr */
        /* reg            IDR_REG_028Cr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_028Cr_reset_val,
        /* mask             */ IDR_REG_028Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_029Br */
        /* reg            IDR_REG_029Br */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_029Br_reset_val,
        /* mask             */ IDR_REG_029Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02AAr */
        /* reg            IDR_REG_02AAr */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02AAr_reset_val,
        /* mask             */ IDR_REG_02AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02B9r */
        /* reg            IDR_REG_02B9r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02B9r_reset_val,
        /* mask             */ IDR_REG_02B9r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_REG_02C8r */
        /* reg            IDR_REG_02C8r */
        /* block size       */ 15,
        /* reset values     */ IDR_REG_02C8r_reset_val,
        /* mask             */ IDR_REG_02C8r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_RRG_FULL_MULTICAST_POINTERSr */
        /* reg            IDR_RRG_FULL_MULTICAST_POINTERSr */
        /* block size       */ 16,
        /* reset values     */ IDR_RRG_FULL_MULTICAST_POINTERSr_reset_val,
        /* mask             */ IDR_RRG_FULL_MULTICAST_POINTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_RRG_MINI_MULTICAST_POINTERSr */
        /* reg            IDR_RRG_MINI_MULTICAST_POINTERSr */
        /* block size       */ 16,
        /* reset values     */ IDR_RRG_MINI_MULTICAST_POINTERSr_reset_val,
        /* mask             */ IDR_RRG_MINI_MULTICAST_POINTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_TIMEOUT_REGr */
        /* reg            IDR_TIMEOUT_REGr */
        /* block size       */ 3,
        /* reset values     */ IDR_TIMEOUT_REGr_reset_val,
        /* mask             */ IDR_TIMEOUT_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_TIMEOUT_REG_BCM88670_A0r */
        /* reg            IDR_TIMEOUT_REGr */
        /* block size       */ 11,
        /* reset values     */ IDR_TIMEOUT_REG_BCM88670_A0r_reset_val,
        /* mask             */ IDR_TIMEOUT_REG_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_TIMEOUT_VALID_REGr */
        /* reg            IDR_TIMEOUT_VALID_REGr */
        /* block size       */ 11,
        /* reset values     */ IDR_TIMEOUT_VALID_REGr_reset_val,
        /* mask             */ IDR_TIMEOUT_VALID_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WATERMARK_REGr */
        /* reg            IDR_WATERMARK_REGr */
        /* block size       */ 3,
        /* reset values     */ IDR_WATERMARK_REGr_reset_val,
        /* mask             */ IDR_WATERMARK_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_FULL_MULTICAST_POINTERS_Hr */
        /* reg            IDR_WRG_FULL_MULTICAST_POINTERS_Hr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_FULL_MULTICAST_POINTERS_Hr_reset_val,
        /* mask             */ IDR_WRG_FULL_MULTICAST_POINTERS_Hr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_FULL_MULTICAST_POINTERS_Lr */
        /* reg            IDR_WRG_FULL_MULTICAST_POINTERS_Lr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_FULL_MULTICAST_POINTERS_Lr_reset_val,
        /* mask             */ IDR_WRG_FULL_MULTICAST_POINTERS_Lr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_FULL_MULTICAST_POINTERS_Mr */
        /* reg            IDR_WRG_FULL_MULTICAST_POINTERS_Mr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_FULL_MULTICAST_POINTERS_Mr_reset_val,
        /* mask             */ IDR_WRG_FULL_MULTICAST_POINTERS_Mr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_MINI_MULTICAST_POINTERS_Hr */
        /* reg            IDR_WRG_MINI_MULTICAST_POINTERS_Hr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_MINI_MULTICAST_POINTERS_Hr_reset_val,
        /* mask             */ IDR_WRG_MINI_MULTICAST_POINTERS_Hr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_MINI_MULTICAST_POINTERS_Lr */
        /* reg            IDR_WRG_MINI_MULTICAST_POINTERS_Lr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_MINI_MULTICAST_POINTERS_Lr_reset_val,
        /* mask             */ IDR_WRG_MINI_MULTICAST_POINTERS_Lr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IDR_WRG_MINI_MULTICAST_POINTERS_Mr */
        /* reg            IDR_WRG_MINI_MULTICAST_POINTERS_Mr */
        /* block size       */ 8,
        /* reset values     */ IDR_WRG_MINI_MULTICAST_POINTERS_Mr_reset_val,
        /* mask             */ IDR_WRG_MINI_MULTICAST_POINTERS_Mr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_COE_CFGSr */
        /* reg            IHB_COE_CFGSr */
        /* block size       */ 4,
        /* reset values     */ IHB_COE_CFGSr_reset_val,
        /* mask             */ IHB_COE_CFGSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
        /* reg            IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
        /* block size       */ 8,
        /* reset values     */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_reset_val,
        /* mask             */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS_BCM88670_A0r */
        /* reg            IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
        /* block size       */ 8,
        /* reset values     */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS_BCM88670_A0r_reset_val,
        /* mask             */ IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CONSISTENT_HASHING_VARIABLES_BCM88670_A0r */
        /* reg            IHB_CONSISTENT_HASHING_VARIABLESr */
        /* block size       */ 3,
        /* reset values     */ IHB_CONSISTENT_HASHING_VARIABLES_BCM88670_A0r_reset_val,
        /* mask             */ IHB_CONSISTENT_HASHING_VARIABLES_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_LSBr */
        /* reg            IHB_CPU_RECORD_DATA_LSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_LSBr_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_LSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_LSB_BCM88670_A0r */
        /* reg            IHB_CPU_RECORD_DATA_LSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_LSB_BCM88670_A0r_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_LSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_MSBr */
        /* reg            IHB_CPU_RECORD_DATA_MSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_MSBr_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_MSBr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_RECORD_DATA_MSB_BCM88670_A0r */
        /* reg            IHB_CPU_RECORD_DATA_MSBr */
        /* block size       */ 16,
        /* reset values     */ IHB_CPU_RECORD_DATA_MSB_BCM88670_A0r_reset_val,
        /* mask             */ IHB_CPU_RECORD_DATA_MSB_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_TRAP_CODE_PROFILEr */
        /* reg            IHB_CPU_TRAP_CODE_PROFILEr */
        /* block size       */ 8,
        /* reset values     */ IHB_CPU_TRAP_CODE_PROFILEr_reset_val,
        /* mask             */ IHB_CPU_TRAP_CODE_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_CPU_TRAP_CODE_PROFILE_BCM88670_A0r */
        /* reg            IHB_CPU_TRAP_CODE_PROFILEr */
        /* block size       */ 8,
        /* reset values     */ IHB_CPU_TRAP_CODE_PROFILE_BCM88670_A0r_reset_val,
        /* mask             */ IHB_CPU_TRAP_CODE_PROFILE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_FIRST_TM_COMMANDr */
        /* reg            IHB_DBG_FIRST_TM_COMMANDr */
        /* block size       */ 10,
        /* reset values     */ IHB_DBG_FIRST_TM_COMMANDr_reset_val,
        /* mask             */ IHB_DBG_FIRST_TM_COMMANDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Ar */
        /* reg            IHB_DBG_LAST_KEY_Ar */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Ar_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_A_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Ar */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_A_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_A_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_A_BCM88670_A0r */
        /* reg            IHB_DBG_LAST_KEY_Ar */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_A_BCM88670_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_A_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Br */
        /* reg            IHB_DBG_LAST_KEY_Br */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Br_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_B_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Br */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_B_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_B_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_B_BCM88670_A0r */
        /* reg            IHB_DBG_LAST_KEY_Br */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_B_BCM88670_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_B_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Cr */
        /* reg            IHB_DBG_LAST_KEY_Cr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Cr_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_C_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Cr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_C_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_C_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_C_BCM88670_A0r */
        /* reg            IHB_DBG_LAST_KEY_Cr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_C_BCM88670_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_C_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_Dr */
        /* reg            IHB_DBG_LAST_KEY_Dr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_Dr_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_D_BCM88660_A0r */
        /* reg            IHB_DBG_LAST_KEY_Dr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_D_BCM88660_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_D_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_DBG_LAST_KEY_D_BCM88670_A0r */
        /* reg            IHB_DBG_LAST_KEY_Dr */
        /* block size       */ 5,
        /* reset values     */ IHB_DBG_LAST_KEY_D_BCM88670_A0r_reset_val,
        /* mask             */ IHB_DBG_LAST_KEY_D_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IHB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 19,
        /* reset values     */ IHB_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IHB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IHB_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IHB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 19,
        /* reset values     */ IHB_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IHB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IHB_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IHB_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INFO_DATAr */
        /* reg            IHB_INFO_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHB_INFO_DATAr_reset_val,
        /* mask             */ IHB_INFO_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INFO_REPLY_BCM88670_A0r */
        /* reg            IHB_INFO_REPLYr */
        /* block size       */ 9,
        /* reset values     */ IHB_INFO_REPLY_BCM88670_A0r_reset_val,
        /* mask             */ IHB_INFO_REPLY_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_INFO_REPLY_DATAr */
        /* reg            IHB_INFO_REPLY_DATAr */
        /* block size       */ 9,
        /* reset values     */ IHB_INFO_REPLY_DATAr_reset_val,
        /* mask             */ IHB_INFO_REPLY_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_ISEM_LAST_LOOKUP_MASTERr */
        /* reg            IHB_ISEM_LAST_LOOKUP_MASTERr */
        /* block size       */ 3,
        /* reset values     */ IHB_ISEM_LAST_LOOKUP_MASTERr_reset_val,
        /* mask             */ IHB_ISEM_LAST_LOOKUP_MASTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_ISEM_LAST_LOOKUP_SLAVEr */
        /* reg            IHB_ISEM_LAST_LOOKUP_SLAVEr */
        /* block size       */ 3,
        /* reset values     */ IHB_ISEM_LAST_LOOKUP_SLAVEr_reset_val,
        /* mask             */ IHB_ISEM_LAST_LOOKUP_SLAVEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_KEY_D_XOR_MASKSr */
        /* reg            IHB_KEY_D_XOR_MASKSr */
        /* block size       */ 10,
        /* reset values     */ IHB_KEY_D_XOR_MASKSr_reset_val,
        /* mask             */ IHB_KEY_D_XOR_MASKSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_KEY_D_XOR_MASKS_BCM88670_A0r */
        /* reg            IHB_KEY_D_XOR_MASKSr */
        /* block size       */ 10,
        /* reset values     */ IHB_KEY_D_XOR_MASKS_BCM88670_A0r_reset_val,
        /* mask             */ IHB_KEY_D_XOR_MASKS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_LOOKUP_REPLY_BCM88670_A0r */
        /* reg            IHB_LOOKUP_REPLYr */
        /* block size       */ 10,
        /* reset values     */ IHB_LOOKUP_REPLY_BCM88670_A0r_reset_val,
        /* mask             */ IHB_LOOKUP_REPLY_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_LOOKUP_REPLY_DATAr */
        /* reg            IHB_LOOKUP_REPLY_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHB_LOOKUP_REPLY_DATAr_reset_val,
        /* mask             */ IHB_LOOKUP_REPLY_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_LOOKUP_REPLY_DATA_BCM88660_A0r */
        /* reg            IHB_LOOKUP_REPLY_DATAr */
        /* block size       */ 10,
        /* reset values     */ IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_reset_val,
        /* mask             */ IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* reg            IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_DROP_BITMAPr_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_DROP_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r */
        /* reg            IHB_MEF_L_2_CP_DROP_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* reg            IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_PEER_BITMAPr_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_PEER_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r */
        /* reg            IHB_MEF_L_2_CP_PEER_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_OAM_DEFAULT_COUNTERSr */
        /* reg            IHB_OAM_DEFAULT_COUNTERSr */
        /* block size       */ 3,
        /* reset values     */ IHB_OAM_DEFAULT_COUNTERSr_reset_val,
        /* mask             */ IHB_OAM_DEFAULT_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_INITIATEr */
        /* reg            IHB_PAR_ERR_INITIATEr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_INITIATEr_reset_val,
        /* mask             */ IHB_PAR_ERR_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_MEM_MASKr */
        /* reg            IHB_PAR_ERR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_MEM_MASKr_reset_val,
        /* mask             */ IHB_PAR_ERR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PAR_ERR_MEM_MASK_BCM88660_A0r */
        /* reg            IHB_PAR_ERR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_reset_val,
        /* mask             */ IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PMF_PFC_ACL_MAPPINGr */
        /* reg            IHB_PMF_PFC_ACL_MAPPINGr */
        /* block size       */ 12,
        /* reset values     */ IHB_PMF_PFC_ACL_MAPPINGr_reset_val,
        /* mask             */ IHB_PMF_PFC_ACL_MAPPINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PMF_PFC_PS_MAPPINGr */
        /* reg            IHB_PMF_PFC_PS_MAPPINGr */
        /* block size       */ 12,
        /* reset values     */ IHB_PMF_PFC_PS_MAPPINGr_reset_val,
        /* mask             */ IHB_PMF_PFC_PS_MAPPINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PPH_FHEI_FWD_SIZE_BCM88670_A0r */
        /* reg            IHB_PPH_FHEI_FWD_SIZEr */
        /* block size       */ 16,
        /* reset values     */ IHB_PPH_FHEI_FWD_SIZE_BCM88670_A0r_reset_val,
        /* mask             */ IHB_PPH_FHEI_FWD_SIZE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PPH_FHEI_IVE_SIZEr */
        /* reg            IHB_PPH_FHEI_IVE_SIZEr */
        /* block size       */ 4,
        /* reset values     */ IHB_PPH_FHEI_IVE_SIZEr_reset_val,
        /* mask             */ IHB_PPH_FHEI_IVE_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PPH_FHEI_IVE_SIZE_BCM88670_A0r */
        /* reg            IHB_PPH_FHEI_IVE_SIZEr */
        /* block size       */ 4,
        /* reset values     */ IHB_PPH_FHEI_IVE_SIZE_BCM88670_A0r_reset_val,
        /* mask             */ IHB_PPH_FHEI_IVE_SIZE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PPH_VSI_SOURCEr */
        /* reg            IHB_PPH_VSI_SOURCEr */
        /* block size       */ 12,
        /* reset values     */ IHB_PPH_VSI_SOURCEr_reset_val,
        /* mask             */ IHB_PPH_VSI_SOURCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r */
        /* reg            IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_0100r */
        /* reg            IHB_REG_0100r */
        /* block size       */ 13,
        /* reset values     */ IHB_REG_0100r_reset_val,
        /* mask             */ IHB_REG_0100r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_00AAr */
        /* reg            IHB_REG_00AAr */
        /* block size       */ 5,
        /* reset values     */ IHB_REG_00AAr_reset_val,
        /* mask             */ IHB_REG_00AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_00E1r */
        /* reg            IHB_REG_00E1r */
        /* block size       */ 8,
        /* reset values     */ IHB_REG_00E1r_reset_val,
        /* mask             */ IHB_REG_00E1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_REG_00FFr */
        /* reg            IHB_REG_00FFr */
        /* block size       */ 8,
        /* reset values     */ IHB_REG_00FFr_reset_val,
        /* mask             */ IHB_REG_00FFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TCAM_QUERY_FAILUREr */
        /* reg            IHB_TCAM_QUERY_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHB_TCAM_QUERY_FAILUREr_reset_val,
        /* mask             */ IHB_TCAM_QUERY_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TOD_LAST_VALUEr */
        /* reg            IHB_TOD_LAST_VALUEr */
        /* block size       */ 4,
        /* reset values     */ IHB_TOD_LAST_VALUEr_reset_val,
        /* mask             */ IHB_TOD_LAST_VALUEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TOD_LAST_VALUE_BCM88670_A0r */
        /* reg            IHB_TOD_LAST_VALUEr */
        /* block size       */ 4,
        /* reset values     */ IHB_TOD_LAST_VALUE_BCM88670_A0r_reset_val,
        /* mask             */ IHB_TOD_LAST_VALUE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TX_APP_PREFIXr */
        /* reg            IHB_TX_APP_PREFIXr */
        /* block size       */ 8,
        /* reset values     */ IHB_TX_APP_PREFIXr_reset_val,
        /* mask             */ IHB_TX_APP_PREFIXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHB_TX_APP_PREFIX_BCM88670_A0r */
        /* reg            IHB_TX_APP_PREFIXr */
        /* block size       */ 8,
        /* reset values     */ IHB_TX_APP_PREFIX_BCM88670_A0r_reset_val,
        /* mask             */ IHB_TX_APP_PREFIX_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_FLP_FIFOS_SKIP_ENTRYr */
        /* reg            IHP_FLP_FIFOS_SKIP_ENTRYr */
        /* block size       */ 4,
        /* reset values     */ IHP_FLP_FIFOS_SKIP_ENTRYr_reset_val,
        /* mask             */ IHP_FLP_FIFOS_SKIP_ENTRYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_FLP_PFC_MPLS_P2Pr */
        /* reg            IHP_FLP_PFC_MPLS_P2Pr */
        /* block size       */ 12,
        /* reset values     */ IHP_FLP_PFC_MPLS_P2Pr_reset_val,
        /* mask             */ IHP_FLP_PFC_MPLS_P2Pr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_GENERAL_TRAPr */
        /* reg            IHP_GENERAL_TRAPr */
        /* block size       */ 5,
        /* reset values     */ IHP_GENERAL_TRAPr_reset_val,
        /* mask             */ IHP_GENERAL_TRAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_GENERAL_TRAP_BCM88670_A0r */
        /* reg            IHP_GENERAL_TRAPr */
        /* block size       */ 5,
        /* reset values     */ IHP_GENERAL_TRAP_BCM88670_A0r_reset_val,
        /* mask             */ IHP_GENERAL_TRAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IHP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IHP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IHP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IHP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 8,
        /* reset values     */ IHP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IHP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IHP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IHP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INITIATE_PAR_ERRr */
        /* reg            IHP_INITIATE_PAR_ERRr */
        /* block size       */ 5,
        /* reset values     */ IHP_INITIATE_PAR_ERRr_reset_val,
        /* mask             */ IHP_INITIATE_PAR_ERRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INNER_ETHERNET_TRAPr */
        /* reg            IHP_INNER_ETHERNET_TRAPr */
        /* block size       */ 4,
        /* reset values     */ IHP_INNER_ETHERNET_TRAPr_reset_val,
        /* mask             */ IHP_INNER_ETHERNET_TRAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr */
        /* reg            IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr */
        /* block size       */ 3,
        /* reset values     */ IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr_reset_val,
        /* mask             */ IHP_INNER_ETHERNET_TRAP_ACTION_PROFILE_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_IP_TOS_TO_OAM_PCP_0r */
        /* reg            IHP_IP_TOS_TO_OAM_PCP_0r */
        /* block size       */ 12,
        /* reset values     */ IHP_IP_TOS_TO_OAM_PCP_0r_reset_val,
        /* mask             */ IHP_IP_TOS_TO_OAM_PCP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_IP_TOS_TO_OAM_PCP_1r */
        /* reg            IHP_IP_TOS_TO_OAM_PCP_1r */
        /* block size       */ 12,
        /* reset values     */ IHP_IP_TOS_TO_OAM_PCP_1r_reset_val,
        /* mask             */ IHP_IP_TOS_TO_OAM_PCP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_0r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_0r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_0r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_1r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_1r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_1r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_0_BCM88670_A0r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_0r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_0_BCM88670_A0r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_0_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_LAST_RECEIVED_HEADER_REG_1_BCM88670_A0r */
        /* reg            IHP_LAST_RECEIVED_HEADER_REG_1r */
        /* block size       */ 16,
        /* reset values     */ IHP_LAST_RECEIVED_HEADER_REG_1_BCM88670_A0r_reset_val,
        /* mask             */ IHP_LAST_RECEIVED_HEADER_REG_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_L_4_PORT_RANGES_2_TC_TABLEr */
        /* reg            IHP_L_4_PORT_RANGES_2_TC_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_L_4_PORT_RANGES_2_TC_TABLEr_reset_val,
        /* mask             */ IHP_L_4_PORT_RANGES_2_TC_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_L_4_PORT_RANGES_2_TC_TABLE_BCM88670_A0r */
        /* reg            IHP_L_4_PORT_RANGES_2_TC_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_L_4_PORT_RANGES_2_TC_TABLE_BCM88670_A0r_reset_val,
        /* mask             */ IHP_L_4_PORT_RANGES_2_TC_TABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_AGE_AGING_MODEr */
        /* reg            IHP_MACT_AGE_AGING_MODEr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_AGE_AGING_MODEr_reset_val,
        /* mask             */ IHP_MACT_AGE_AGING_MODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* reg            IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val,
        /* mask             */ IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_CPU_REQUEST_REQUESTr */
        /* reg            IHP_MACT_CPU_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_CPU_REQUEST_REQUESTr_reset_val,
        /* mask             */ IHP_MACT_CPU_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_KEYr */
        /* reg            IHP_MACT_DIAGNOSTICS_KEYr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_KEYr_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_KEYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r */
        /* reg            IHP_MACT_DIAGNOSTICS_KEYr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* reg            IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_READ_RESULTr_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_READ_RESULTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r */
        /* reg            IHP_MACT_DIAGNOSTICS_READ_RESULTr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_EVENTr */
        /* reg            IHP_MACT_EVENTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_EVENTr_reset_val,
        /* mask             */ IHP_MACT_EVENTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_LEL_ERR_DATAr */
        /* reg            IHP_MACT_LEL_ERR_DATAr */
        /* block size       */ 4,
        /* reset values     */ IHP_MACT_LEL_ERR_DATAr_reset_val,
        /* mask             */ IHP_MACT_LEL_ERR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* reg            IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_MANAGEMENT_UNIT_FAILUREr_reset_val,
        /* mask             */ IHP_MACT_MANAGEMENT_UNIT_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r */
        /* reg            IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_OLP_REQUEST_REQUESTr */
        /* reg            IHP_MACT_OLP_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_OLP_REQUEST_REQUESTr_reset_val,
        /* mask             */ IHP_MACT_OLP_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MACT_REPLYr */
        /* reg            IHP_MACT_REPLYr */
        /* block size       */ 5,
        /* reset values     */ IHP_MACT_REPLYr_reset_val,
        /* mask             */ IHP_MACT_REPLYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr */
        /* reg            IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr */
        /* block size       */ 4,
        /* reset values     */ IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr_reset_val,
        /* mask             */ IHP_MAP_NEXT_PROTOCOL_TO_FWD_CODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_DROP_BITMAPr */
        /* reg            IHP_MEF_L_2_CP_DROP_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_DROP_BITMAPr_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_DROP_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_PEER_BITMAPr */
        /* reg            IHP_MEF_L_2_CP_PEER_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_PEER_BITMAPr_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_PEER_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* reg            IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r */
        /* reg            IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88670_A0r */
        /* reg            IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88670_A0r_reset_val,
        /* mask             */ IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MY_B_MAC_LSB_BITMAPr */
        /* reg            IHP_MY_B_MAC_LSB_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MY_B_MAC_LSB_BITMAPr_reset_val,
        /* mask             */ IHP_MY_B_MAC_LSB_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r */
        /* reg            IHP_MY_B_MAC_LSB_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_reset_val,
        /* mask             */ IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_MY_B_MAC_LSB_BITMAP_BCM88670_A0r */
        /* reg            IHP_MY_B_MAC_LSB_BITMAPr */
        /* block size       */ 8,
        /* reset values     */ IHP_MY_B_MAC_LSB_BITMAP_BCM88670_A0r_reset_val,
        /* mask             */ IHP_MY_B_MAC_LSB_BITMAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_OAM_DEFAULT_COUNTERSr */
        /* reg            IHP_OAM_DEFAULT_COUNTERSr */
        /* block size       */ 4,
        /* reset values     */ IHP_OAM_DEFAULT_COUNTERSr_reset_val,
        /* mask             */ IHP_OAM_DEFAULT_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_OAM_PDU_DS_TO_PCP_0r */
        /* reg            IHP_OAM_PDU_DS_TO_PCP_0r */
        /* block size       */ 8,
        /* reset values     */ IHP_OAM_PDU_DS_TO_PCP_0r_reset_val,
        /* mask             */ IHP_OAM_PDU_DS_TO_PCP_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_OAM_PDU_DS_TO_PCP_1r */
        /* reg            IHP_OAM_PDU_DS_TO_PCP_1r */
        /* block size       */ 8,
        /* reset values     */ IHP_OAM_PDU_DS_TO_PCP_1r_reset_val,
        /* mask             */ IHP_OAM_PDU_DS_TO_PCP_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_OAM_PDU_DS_TO_PCP_2r */
        /* reg            IHP_OAM_PDU_DS_TO_PCP_2r */
        /* block size       */ 8,
        /* reset values     */ IHP_OAM_PDU_DS_TO_PCP_2r_reset_val,
        /* mask             */ IHP_OAM_PDU_DS_TO_PCP_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_PAR_ERR_MEM_MASKr */
        /* reg            IHP_PAR_ERR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ IHP_PAR_ERR_MEM_MASKr_reset_val,
        /* mask             */ IHP_PAR_ERR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_PCP_DECODING_TABLEr */
        /* reg            IHP_PCP_DECODING_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_PCP_DECODING_TABLEr_reset_val,
        /* mask             */ IHP_PCP_DECODING_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_PCP_DECODING_TABLE_BCM88670_A0r */
        /* reg            IHP_PCP_DECODING_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_PCP_DECODING_TABLE_BCM88670_A0r_reset_val,
        /* mask             */ IHP_PCP_DECODING_TABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* reg            IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr */
        /* block size       */ 3,
        /* reset values     */ IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr_reset_val,
        /* mask             */ IHP_PROTOCOL_TRAPS_PROGRAM_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_00A0r */
        /* reg            IHP_REG_00A0r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_00A0r_reset_val,
        /* mask             */ IHP_REG_00A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_00AAr */
        /* reg            IHP_REG_00AAr */
        /* block size       */ 3,
        /* reset values     */ IHP_REG_00AAr_reset_val,
        /* mask             */ IHP_REG_00AAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_00E1r */
        /* reg            IHP_REG_00E1r */
        /* block size       */ 8,
        /* reset values     */ IHP_REG_00E1r_reset_val,
        /* mask             */ IHP_REG_00E1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_010Dr */
        /* reg            IHP_REG_010Dr */
        /* block size       */ 8,
        /* reset values     */ IHP_REG_010Dr_reset_val,
        /* mask             */ IHP_REG_010Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_01D4r */
        /* reg            IHP_REG_01D4r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_01D4r_reset_val,
        /* mask             */ IHP_REG_01D4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_01D5r */
        /* reg            IHP_REG_01D5r */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_01D5r_reset_val,
        /* mask             */ IHP_REG_01D5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_REG_024Fr */
        /* reg            IHP_REG_024Fr */
        /* block size       */ 5,
        /* reset values     */ IHP_REG_024Fr_reset_val,
        /* mask             */ IHP_REG_024Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* reg            IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* block size       */ 3,
        /* reset values     */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_reset_val,
        /* mask             */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r */
        /* reg            IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* block size       */ 3,
        /* reset values     */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_reset_val,
        /* mask             */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88670_A0r */
        /* reg            IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
        /* block size       */ 3,
        /* reset values     */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88670_A0r_reset_val,
        /* mask             */ IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VSI_PROFILE_TO_VSI_TABLEr */
        /* reg            IHP_VSI_PROFILE_TO_VSI_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_VSI_PROFILE_TO_VSI_TABLEr_reset_val,
        /* mask             */ IHP_VSI_PROFILE_TO_VSI_TABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VSI_PROFILE_TO_VSI_TABLE_BCM88670_A0r */
        /* reg            IHP_VSI_PROFILE_TO_VSI_TABLEr */
        /* block size       */ 4,
        /* reset values     */ IHP_VSI_PROFILE_TO_VSI_TABLE_BCM88670_A0r_reset_val,
        /* mask             */ IHP_VSI_PROFILE_TO_VSI_TABLE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr */
        /* reg            IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr */
        /* block size       */ 4,
        /* reset values     */ IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr_reset_val,
        /* mask             */ IHP_VTT_INNER_ETHERNET_TERMINATION_ACTIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VTT_MAP_0_DSCP_EXP_INDEXr */
        /* reg            IHP_VTT_MAP_0_DSCP_EXP_INDEXr */
        /* block size       */ 4,
        /* reset values     */ IHP_VTT_MAP_0_DSCP_EXP_INDEXr_reset_val,
        /* mask             */ IHP_VTT_MAP_0_DSCP_EXP_INDEXr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IHP_VTT_MPLS_DUMMY_LIFr */
        /* reg            IHP_VTT_MPLS_DUMMY_LIFr */
        /* block size       */ 4,
        /* reset values     */ IHP_VTT_MPLS_DUMMY_LIFr_reset_val,
        /* mask             */ IHP_VTT_MPLS_DUMMY_LIFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_ILKN_TX_CONFr */
        /* reg            ILKN_PMH_ILKN_TX_CONFr */
        /* block size       */ 5,
        /* reset values     */ ILKN_PMH_ILKN_TX_CONFr_reset_val,
        /* mask             */ ILKN_PMH_ILKN_TX_CONFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_INDIRECT_COMMAND_RD_DATAr */
        /* reg            ILKN_PMH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ ILKN_PMH_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ ILKN_PMH_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_INDIRECT_COMMAND_WR_DATAr */
        /* reg            ILKN_PMH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ ILKN_PMH_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ ILKN_PMH_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_INDIRECT_WR_MASKr */
        /* reg            ILKN_PMH_INDIRECT_WR_MASKr */
        /* block size       */ 18,
        /* reset values     */ ILKN_PMH_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ ILKN_PMH_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_RX_BYTES_COUNTERr */
        /* reg            ILKN_PMH_RX_BYTES_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PMH_RX_BYTES_COUNTERr_reset_val,
        /* mask             */ ILKN_PMH_RX_BYTES_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_RX_FRAMELOCKr */
        /* reg            ILKN_PMH_RX_FRAMELOCKr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PMH_RX_FRAMELOCKr_reset_val,
        /* mask             */ ILKN_PMH_RX_FRAMELOCKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PMH_TX_BYTES_COUNTERr */
        /* reg            ILKN_PMH_TX_BYTES_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PMH_TX_BYTES_COUNTERr_reset_val,
        /* mask             */ ILKN_PMH_TX_BYTES_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_ILKN_TX_CONFr */
        /* reg            ILKN_PML_ILKN_TX_CONFr */
        /* block size       */ 5,
        /* reset values     */ ILKN_PML_ILKN_TX_CONFr_reset_val,
        /* mask             */ ILKN_PML_ILKN_TX_CONFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_INDIRECT_COMMAND_RD_DATAr */
        /* reg            ILKN_PML_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ ILKN_PML_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ ILKN_PML_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_INDIRECT_COMMAND_WR_DATAr */
        /* reg            ILKN_PML_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ ILKN_PML_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ ILKN_PML_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_INDIRECT_WR_MASKr */
        /* reg            ILKN_PML_INDIRECT_WR_MASKr */
        /* block size       */ 18,
        /* reset values     */ ILKN_PML_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ ILKN_PML_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_RX_BYTES_COUNTERr */
        /* reg            ILKN_PML_RX_BYTES_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PML_RX_BYTES_COUNTERr_reset_val,
        /* mask             */ ILKN_PML_RX_BYTES_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_RX_FRAMELOCKr */
        /* reg            ILKN_PML_RX_FRAMELOCKr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PML_RX_FRAMELOCKr_reset_val,
        /* mask             */ ILKN_PML_RX_FRAMELOCKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_ILKN_PML_TX_BYTES_COUNTERr */
        /* reg            ILKN_PML_TX_BYTES_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ ILKN_PML_TX_BYTES_COUNTERr_reset_val,
        /* mask             */ ILKN_PML_TX_BYTES_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPST_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IPST_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPST_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IPST_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPST_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IPST_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPST_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IPST_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPS_EIR_CREDIT_REJECT_CONFIGr */
        /* reg            IPS_EIR_CREDIT_REJECT_CONFIGr */
        /* block size       */ 3,
        /* reset values     */ IPS_EIR_CREDIT_REJECT_CONFIGr_reset_val,
        /* mask             */ IPS_EIR_CREDIT_REJECT_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IPS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IPS_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IPS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IPS_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* reg            IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* block size       */ 4,
        /* reset values     */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_reset_val,
        /* mask             */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r */
        /* reg            IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* block size       */ 4,
        /* reset values     */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_reset_val,
        /* mask             */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88670_A0r */
        /* reg            IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
        /* block size       */ 4,
        /* reset values     */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88670_A0r_reset_val,
        /* mask             */ IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_COMMON_SHAPERS_CALr */
        /* reg            IPT_COMMON_SHAPERS_CALr */
        /* block size       */ 3,
        /* reset values     */ IPT_COMMON_SHAPERS_CALr_reset_val,
        /* mask             */ IPT_COMMON_SHAPERS_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_COMMON_SHAPERS_DELAYr */
        /* reg            IPT_COMMON_SHAPERS_DELAYr */
        /* block size       */ 3,
        /* reset values     */ IPT_COMMON_SHAPERS_DELAYr_reset_val,
        /* mask             */ IPT_COMMON_SHAPERS_DELAYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_COMMON_SHAPERS_MAX_CREDITr */
        /* reg            IPT_COMMON_SHAPERS_MAX_CREDITr */
        /* block size       */ 3,
        /* reset values     */ IPT_COMMON_SHAPERS_MAX_CREDITr_reset_val,
        /* mask             */ IPT_COMMON_SHAPERS_MAX_CREDITr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_COMMON_SH_DELAY_JITTERr */
        /* reg            IPT_COMMON_SH_DELAY_JITTERr */
        /* block size       */ 4,
        /* reset values     */ IPT_COMMON_SH_DELAY_JITTERr_reset_val,
        /* mask             */ IPT_COMMON_SH_DELAY_JITTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DATA_QUEUE_EGQ_THRESHOLD_BCM88670_A0r */
        /* reg            IPT_DATA_QUEUE_EGQ_THRESHOLDr */
        /* block size       */ 3,
        /* reset values     */ IPT_DATA_QUEUE_EGQ_THRESHOLD_BCM88670_A0r_reset_val,
        /* mask             */ IPT_DATA_QUEUE_EGQ_THRESHOLD_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_0_DQCQ_THr */
        /* reg            IPT_DQCF_0_DQCQ_THr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_0_DQCQ_THr_reset_val,
        /* mask             */ IPT_DQCF_0_DQCQ_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_0_EIR_CRDT_THr */
        /* reg            IPT_DQCF_0_EIR_CRDT_THr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_0_EIR_CRDT_THr_reset_val,
        /* mask             */ IPT_DQCF_0_EIR_CRDT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_0_MAX_SIZEr */
        /* reg            IPT_DQCF_0_MAX_SIZEr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_0_MAX_SIZEr_reset_val,
        /* mask             */ IPT_DQCF_0_MAX_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_0_STARTr */
        /* reg            IPT_DQCF_0_STARTr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_0_STARTr_reset_val,
        /* mask             */ IPT_DQCF_0_STARTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_1_DQCQ_THr */
        /* reg            IPT_DQCF_1_DQCQ_THr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_1_DQCQ_THr_reset_val,
        /* mask             */ IPT_DQCF_1_DQCQ_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_1_EIR_CRDT_THr */
        /* reg            IPT_DQCF_1_EIR_CRDT_THr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_1_EIR_CRDT_THr_reset_val,
        /* mask             */ IPT_DQCF_1_EIR_CRDT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_1_MAX_SIZEr */
        /* reg            IPT_DQCF_1_MAX_SIZEr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_1_MAX_SIZEr_reset_val,
        /* mask             */ IPT_DQCF_1_MAX_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DQCF_1_STARTr */
        /* reg            IPT_DQCF_1_STARTr */
        /* block size       */ 9,
        /* reset values     */ IPT_DQCF_1_STARTr_reset_val,
        /* mask             */ IPT_DQCF_1_STARTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DTQ_DQCF_THr */
        /* reg            IPT_DTQ_DQCF_THr */
        /* block size       */ 5,
        /* reset values     */ IPT_DTQ_DQCF_THr_reset_val,
        /* mask             */ IPT_DTQ_DQCF_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DTQ_MAX_SIZEr */
        /* reg            IPT_DTQ_MAX_SIZEr */
        /* block size       */ 5,
        /* reset values     */ IPT_DTQ_MAX_SIZEr_reset_val,
        /* mask             */ IPT_DTQ_MAX_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DTQ_STARTr */
        /* reg            IPT_DTQ_STARTr */
        /* block size       */ 5,
        /* reset values     */ IPT_DTQ_STARTr_reset_val,
        /* mask             */ IPT_DTQ_STARTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_DTQ_THr */
        /* reg            IPT_DTQ_THr */
        /* block size       */ 5,
        /* reset values     */ IPT_DTQ_THr_reset_val,
        /* mask             */ IPT_DTQ_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_FDT_TXQ_RD_ADDRr */
        /* reg            IPT_FDT_TXQ_RD_ADDRr */
        /* block size       */ 5,
        /* reset values     */ IPT_FDT_TXQ_RD_ADDRr_reset_val,
        /* mask             */ IPT_FDT_TXQ_RD_ADDRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_FDT_TXQ_WR_ADDRr */
        /* reg            IPT_FDT_TXQ_WR_ADDRr */
        /* block size       */ 5,
        /* reset values     */ IPT_FDT_TXQ_WR_ADDRr_reset_val,
        /* mask             */ IPT_FDT_TXQ_WR_ADDRr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_FIFOS_STATE_BCM88670_A0r */
        /* reg            IPT_FIFOS_STATEr */
        /* block size       */ 8,
        /* reset values     */ IPT_FIFOS_STATE_BCM88670_A0r_reset_val,
        /* mask             */ IPT_FIFOS_STATE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_FIFOS_STATE_STICKYr */
        /* reg            IPT_FIFOS_STATE_STICKYr */
        /* block size       */ 8,
        /* reset values     */ IPT_FIFOS_STATE_STICKYr_reset_val,
        /* mask             */ IPT_FIFOS_STATE_STICKYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IPT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 17,
        /* reset values     */ IPT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IPT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IPT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 17,
        /* reset values     */ IPT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IPT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IPT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IPT_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IPT_2_IPS_FC_STATUS_VEC_BCM88670_A0r */
        /* reg            IPT_IPT_2_IPS_FC_STATUS_VECr */
        /* block size       */ 3,
        /* reset values     */ IPT_IPT_2_IPS_FC_STATUS_VEC_BCM88670_A0r_reset_val,
        /* mask             */ IPT_IPT_2_IPS_FC_STATUS_VEC_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_DTQ_2_DQCF_FC_MAPr */
        /* reg            IPT_IQM_DTQ_2_DQCF_FC_MAPr */
        /* block size       */ 3,
        /* reset values     */ IPT_IQM_DTQ_2_DQCF_FC_MAPr_reset_val,
        /* mask             */ IPT_IQM_DTQ_2_DQCF_FC_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_SHAPERS_CALr */
        /* reg            IPT_IQM_SHAPERS_CALr */
        /* block size       */ 6,
        /* reset values     */ IPT_IQM_SHAPERS_CALr_reset_val,
        /* mask             */ IPT_IQM_SHAPERS_CALr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_SHAPERS_DELAYr */
        /* reg            IPT_IQM_SHAPERS_DELAYr */
        /* block size       */ 6,
        /* reset values     */ IPT_IQM_SHAPERS_DELAYr_reset_val,
        /* mask             */ IPT_IQM_SHAPERS_DELAYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_SHAPERS_MAX_CREDITr */
        /* reg            IPT_IQM_SHAPERS_MAX_CREDITr */
        /* block size       */ 6,
        /* reset values     */ IPT_IQM_SHAPERS_MAX_CREDITr_reset_val,
        /* mask             */ IPT_IQM_SHAPERS_MAX_CREDITr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_WFQ_DEFAULT_PKT_SIZEr */
        /* reg            IPT_IQM_WFQ_DEFAULT_PKT_SIZEr */
        /* block size       */ 4,
        /* reset values     */ IPT_IQM_WFQ_DEFAULT_PKT_SIZEr_reset_val,
        /* mask             */ IPT_IQM_WFQ_DEFAULT_PKT_SIZEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_IQM_WFQ_WEIGHTSr */
        /* reg            IPT_IQM_WFQ_WEIGHTSr */
        /* block size       */ 5,
        /* reset values     */ IPT_IQM_WFQ_WEIGHTSr_reset_val,
        /* mask             */ IPT_IQM_WFQ_WEIGHTSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_MAX_LATENCY_1588_PKTr */
        /* reg            IPT_MAX_LATENCY_1588_PKTr */
        /* block size       */ 4,
        /* reset values     */ IPT_MAX_LATENCY_1588_PKTr_reset_val,
        /* mask             */ IPT_MAX_LATENCY_1588_PKTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IPT_PACKET_LATENCY_MEASURE_CFGr */
        /* reg            IPT_PACKET_LATENCY_MEASURE_CFGr */
        /* block size       */ 4,
        /* reset values     */ IPT_PACKET_LATENCY_MEASURE_CFGr_reset_val,
        /* mask             */ IPT_PACKET_LATENCY_MEASURE_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQMT_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IQMT_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IQMT_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IQMT_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQMT_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IQMT_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IQMT_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IQMT_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_BDB_DYN_SIZE_RJCT_TH_CFGr */
        /* reg            IQM_BDB_DYN_SIZE_RJCT_TH_CFGr */
        /* block size       */ 6,
        /* reset values     */ IQM_BDB_DYN_SIZE_RJCT_TH_CFGr_reset_val,
        /* mask             */ IQM_BDB_DYN_SIZE_RJCT_TH_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr */
        /* reg            IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr */
        /* block size       */ 3,
        /* reset values     */ IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr_reset_val,
        /* mask             */ IQM_DRAM_BUFF_DYN_SIZE_RJCT_TH_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr */
        /* reg            IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr */
        /* block size       */ 7,
        /* reset values     */ IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr_reset_val,
        /* mask             */ IQM_DRAM_DYN_SIZE_RJCT_TH_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_DRAM_ELIGIBLE_RJCT_MASKr */
        /* reg            IQM_DRAM_ELIGIBLE_RJCT_MASKr */
        /* block size       */ 3,
        /* reset values     */ IQM_DRAM_ELIGIBLE_RJCT_MASKr_reset_val,
        /* mask             */ IQM_DRAM_ELIGIBLE_RJCT_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r */
        /* reg            IQM_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ IQM_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val,
        /* mask             */ IQM_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r */
        /* reg            IQM_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ IQM_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_reset_val,
        /* mask             */ IQM_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr */
        /* reg            IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr */
        /* block size       */ 6,
        /* reset values     */ IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr_reset_val,
        /* mask             */ IQM_GENERAL_REJECT_CONFIGURATION_BD_BSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_GENERAL_REJECT_CONFIGURATION_B_DSr */
        /* reg            IQM_GENERAL_REJECT_CONFIGURATION_B_DSr */
        /* block size       */ 6,
        /* reset values     */ IQM_GENERAL_REJECT_CONFIGURATION_B_DSr_reset_val,
        /* mask             */ IQM_GENERAL_REJECT_CONFIGURATION_B_DSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_GLBL_MIX_MAX_THr */
        /* reg            IQM_GLBL_MIX_MAX_THr */
        /* block size       */ 3,
        /* reset values     */ IQM_GLBL_MIX_MAX_THr_reset_val,
        /* mask             */ IQM_GLBL_MIX_MAX_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IQM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IQM_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IQM_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IQM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IQM_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IQM_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IQM_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_INDIRECT_WR_MASKr */
        /* reg            IQM_INDIRECT_WR_MASKr */
        /* block size       */ 6,
        /* reset values     */ IQM_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IQM_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_LST_PDM_READ_ADDR_BCM88670_A0r */
        /* reg            IQM_LST_PDM_READ_ADDRr */
        /* block size       */ 3,
        /* reset values     */ IQM_LST_PDM_READ_ADDR_BCM88670_A0r_reset_val,
        /* mask             */ IQM_LST_PDM_READ_ADDR_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr */
        /* reg            IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr */
        /* block size       */ 3,
        /* reset values     */ IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr_reset_val,
        /* mask             */ IQM_MIX_SHRD_POOL_0_RSRC_RJCT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr */
        /* reg            IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr */
        /* block size       */ 3,
        /* reset values     */ IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr_reset_val,
        /* mask             */ IQM_MIX_SHRD_POOL_1_RSRC_RJCT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_OCB_DYN_SIZE_RJCT_TH_CFGr */
        /* reg            IQM_OCB_DYN_SIZE_RJCT_TH_CFGr */
        /* block size       */ 3,
        /* reset values     */ IQM_OCB_DYN_SIZE_RJCT_TH_CFGr_reset_val,
        /* mask             */ IQM_OCB_DYN_SIZE_RJCT_TH_CFGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr */
        /* reg            IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr */
        /* block size       */ 3,
        /* reset values     */ IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr_reset_val,
        /* mask             */ IQM_OCB_SHRD_POOL_0_RSRC_RJCT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr */
        /* reg            IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr */
        /* block size       */ 3,
        /* reset values     */ IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr_reset_val,
        /* mask             */ IQM_OCB_SHRD_POOL_1_RSRC_RJCT_THr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_PORT_PROTECTION_SETTINGr */
        /* reg            IQM_PORT_PROTECTION_SETTINGr */
        /* block size       */ 3,
        /* reset values     */ IQM_PORT_PROTECTION_SETTINGr_reset_val,
        /* mask             */ IQM_PORT_PROTECTION_SETTINGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_REG_00A4r */
        /* reg            IQM_REG_00A4r */
        /* block size       */ 3,
        /* reset values     */ IQM_REG_00A4r_reset_val,
        /* mask             */ IQM_REG_00A4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_REG_00A6r */
        /* reg            IQM_REG_00A6r */
        /* block size       */ 3,
        /* reset values     */ IQM_REG_00A6r_reset_val,
        /* mask             */ IQM_REG_00A6r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr */
        /* reg            IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr */
        /* block size       */ 3,
        /* reset values     */ IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr_reset_val,
        /* mask             */ IQM_REJECT_CONFIGURATION_FULL_MC_D_BSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr */
        /* reg            IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr */
        /* block size       */ 3,
        /* reset values     */ IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr_reset_val,
        /* mask             */ IQM_REJECT_CONFIGURATION_MINI_MC_D_BSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_REJECT_CONFIGURATION_OCBSr */
        /* reg            IQM_REJECT_CONFIGURATION_OCBSr */
        /* block size       */ 3,
        /* reset values     */ IQM_REJECT_CONFIGURATION_OCBSr_reset_val,
        /* mask             */ IQM_REJECT_CONFIGURATION_OCBSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_SCH_CMP_PTR_MAPr */
        /* reg            IQM_SCH_CMP_PTR_MAPr */
        /* block size       */ 8,
        /* reset values     */ IQM_SCH_CMP_PTR_MAPr_reset_val,
        /* mask             */ IQM_SCH_CMP_PTR_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr */
        /* reg            IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr */
        /* block size       */ 3,
        /* reset values     */ IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr_reset_val,
        /* mask             */ IQM_SYSTEM_RED_FREE_MNMC_DBUFF_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IQM_VSQ_PG_IS_OCB_ONLYr */
        /* reg            IQM_VSQ_PG_IS_OCB_ONLYr */
        /* block size       */ 16,
        /* reset values     */ IQM_VSQ_PG_IS_OCB_ONLYr_reset_val,
        /* mask             */ IQM_VSQ_PG_IS_OCB_ONLYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_CPU_CHANNEL_IS_TDMr */
        /* reg            IRE_CPU_CHANNEL_IS_TDMr */
        /* block size       */ 8,
        /* reset values     */ IRE_CPU_CHANNEL_IS_TDMr_reset_val,
        /* mask             */ IRE_CPU_CHANNEL_IS_TDMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_CPU_CHANNEL_PIPE_MAPr */
        /* reg            IRE_CPU_CHANNEL_PIPE_MAPr */
        /* block size       */ 8,
        /* reset values     */ IRE_CPU_CHANNEL_PIPE_MAPr_reset_val,
        /* mask             */ IRE_CPU_CHANNEL_PIPE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_IDR_INTERFACE_COUNTERr */
        /* reg            IRE_IDR_INTERFACE_COUNTERr */
        /* block size       */ 4,
        /* reset values     */ IRE_IDR_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IRE_IDR_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_IHB_DEBUG_REGISTER_2r */
        /* reg            IRE_IHB_DEBUG_REGISTER_2r */
        /* block size       */ 14,
        /* reset values     */ IRE_IHB_DEBUG_REGISTER_2r_reset_val,
        /* mask             */ IRE_IHB_DEBUG_REGISTER_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_IHB_DEBUG_REGISTER_3r */
        /* reg            IRE_IHB_DEBUG_REGISTER_3r */
        /* block size       */ 11,
        /* reset values     */ IRE_IHB_DEBUG_REGISTER_3r_reset_val,
        /* mask             */ IRE_IHB_DEBUG_REGISTER_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_IHP_DEBUG_REGISTERr */
        /* reg            IRE_IHP_DEBUG_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ IRE_IHP_DEBUG_REGISTERr_reset_val,
        /* mask             */ IRE_IHP_DEBUG_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_IHP_INTERFACE_COUNTERr */
        /* reg            IRE_IHP_INTERFACE_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ IRE_IHP_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IRE_IHP_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IRE_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IRE_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IRE_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IRE_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IRE_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_INDIRECT_WR_MASKr */
        /* reg            IRE_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IRE_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IRE_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r */
        /* reg            IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r */
        /* block size       */ 16,
        /* reset values     */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r_reset_val,
        /* mask             */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1023_512r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r */
        /* reg            IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r */
        /* block size       */ 16,
        /* reset values     */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r_reset_val,
        /* mask             */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_1535_1024r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r */
        /* reg            IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r */
        /* block size       */ 16,
        /* reset values     */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r_reset_val,
        /* mask             */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_2047_1536r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r */
        /* reg            IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r */
        /* block size       */ 16,
        /* reset values     */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r_reset_val,
        /* mask             */ IRE_REGISTER_INTERFACE_PACKET_DATA_BITS_511_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REGI_PKT_DATAr */
        /* reg            IRE_REGI_PKT_DATAr */
        /* block size       */ 8,
        /* reset values     */ IRE_REGI_PKT_DATAr_reset_val,
        /* mask             */ IRE_REGI_PKT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_REG_019Cr */
        /* reg            IRE_REG_019Cr */
        /* block size       */ 9,
        /* reset values     */ IRE_REG_019Cr_reset_val,
        /* mask             */ IRE_REG_019Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_SET_FTMH_VERSIONr */
        /* reg            IRE_SET_FTMH_VERSIONr */
        /* block size       */ 6,
        /* reset values     */ IRE_SET_FTMH_VERSIONr_reset_val,
        /* mask             */ IRE_SET_FTMH_VERSIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_SET_FTMH_VERSION_BCM88670_A0r */
        /* reg            IRE_SET_FTMH_VERSIONr */
        /* block size       */ 11,
        /* reset values     */ IRE_SET_FTMH_VERSION_BCM88670_A0r_reset_val,
        /* mask             */ IRE_SET_FTMH_VERSION_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TAG_SWAP_ENABLEr */
        /* reg            IRE_TAG_SWAP_ENABLEr */
        /* block size       */ 8,
        /* reset values     */ IRE_TAG_SWAP_ENABLEr_reset_val,
        /* mask             */ IRE_TAG_SWAP_ENABLEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_CONTEXT_DROPr */
        /* reg            IRE_TDM_CONTEXT_DROPr */
        /* block size       */ 16,
        /* reset values     */ IRE_TDM_CONTEXT_DROPr_reset_val,
        /* mask             */ IRE_TDM_CONTEXT_DROPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_CONTEXT_MAPr */
        /* reg            IRE_TDM_CONTEXT_MAPr */
        /* block size       */ 6,
        /* reset values     */ IRE_TDM_CONTEXT_MAPr_reset_val,
        /* mask             */ IRE_TDM_CONTEXT_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_MODE_MAPr */
        /* reg            IRE_TDM_MODE_MAPr */
        /* block size       */ 6,
        /* reset values     */ IRE_TDM_MODE_MAPr_reset_val,
        /* mask             */ IRE_TDM_MODE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRE_TDM_PACKET_COUNTERr */
        /* reg            IRE_TDM_PACKET_COUNTERr */
        /* block size       */ 8,
        /* reset values     */ IRE_TDM_PACKET_COUNTERr_reset_val,
        /* mask             */ IRE_TDM_PACKET_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_ERR_REPLICATION_REGISTERr */
        /* reg            IRR_ERR_REPLICATION_REGISTERr */
        /* block size       */ 3,
        /* reset values     */ IRR_ERR_REPLICATION_REGISTERr_reset_val,
        /* mask             */ IRR_ERR_REPLICATION_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_FLOW_CONTROL_THRESHOLDS_BCM88670_A0r */
        /* reg            IRR_FLOW_CONTROL_THRESHOLDSr */
        /* block size       */ 3,
        /* reset values     */ IRR_FLOW_CONTROL_THRESHOLDS_BCM88670_A0r_reset_val,
        /* mask             */ IRR_FLOW_CONTROL_THRESHOLDS_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IDR_INTERFACE_COUNTERr */
        /* reg            IRR_IDR_INTERFACE_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ IRR_IDR_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IRR_IDR_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_RD_DATAr */
        /* reg            IRR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            IRR_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_WR_DATAr */
        /* reg            IRR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            IRR_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ IRR_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_INDIRECT_WR_MASKr */
        /* reg            IRR_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ IRR_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ IRR_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IQM_ENQUEUE_COMMANDr */
        /* reg            IRR_IQM_ENQUEUE_COMMANDr */
        /* block size       */ 7,
        /* reset values     */ IRR_IQM_ENQUEUE_COMMANDr_reset_val,
        /* mask             */ IRR_IQM_ENQUEUE_COMMANDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IQM_INTERFACE_COUNTERr */
        /* reg            IRR_IQM_INTERFACE_COUNTERr */
        /* block size       */ 3,
        /* reset values     */ IRR_IQM_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IRR_IQM_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IQM_SENT_PACKET_COUNTERr */
        /* reg            IRR_IQM_SENT_PACKET_COUNTERr */
        /* block size       */ 11,
        /* reset values     */ IRR_IQM_SENT_PACKET_COUNTERr_reset_val,
        /* mask             */ IRR_IQM_SENT_PACKET_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IS_IQM_INTERFACE_COUNTERr */
        /* reg            IRR_IS_IQM_INTERFACE_COUNTERr */
        /* block size       */ 5,
        /* reset values     */ IRR_IS_IQM_INTERFACE_COUNTERr_reset_val,
        /* mask             */ IRR_IS_IQM_INTERFACE_COUNTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_IS_IQM_PCr */
        /* reg            IRR_IS_IQM_PCr */
        /* block size       */ 5,
        /* reset values     */ IRR_IS_IQM_PCr_reset_val,
        /* mask             */ IRR_IS_IQM_PCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_MC_FIFO_DROP_CNTr */
        /* reg            IRR_MC_FIFO_DROP_CNTr */
        /* block size       */ 11,
        /* reset values     */ IRR_MC_FIFO_DROP_CNTr_reset_val,
        /* mask             */ IRR_MC_FIFO_DROP_CNTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_MULTICAST_FIFO_THRESHOLDr */
        /* reg            IRR_MULTICAST_FIFO_THRESHOLDr */
        /* block size       */ 3,
        /* reset values     */ IRR_MULTICAST_FIFO_THRESHOLDr_reset_val,
        /* mask             */ IRR_MULTICAST_FIFO_THRESHOLDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_MULTICAST_FIFO_THRESHOLDSr */
        /* reg            IRR_MULTICAST_FIFO_THRESHOLDSr */
        /* block size       */ 4,
        /* reset values     */ IRR_MULTICAST_FIFO_THRESHOLDSr_reset_val,
        /* mask             */ IRR_MULTICAST_FIFO_THRESHOLDSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_PORT_IS_OUTBOUND_MIRRORr */
        /* reg            IRR_PORT_IS_OUTBOUND_MIRRORr */
        /* block size       */ 6,
        /* reset values     */ IRR_PORT_IS_OUTBOUND_MIRRORr_reset_val,
        /* mask             */ IRR_PORT_IS_OUTBOUND_MIRRORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0202r */
        /* reg            IRR_REG_0202r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0202r_reset_val,
        /* mask             */ IRR_REG_0202r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0209r */
        /* reg            IRR_REG_0209r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0209r_reset_val,
        /* mask             */ IRR_REG_0209r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_REG_0210r */
        /* reg            IRR_REG_0210r */
        /* block size       */ 6,
        /* reset values     */ IRR_REG_0210r_reset_val,
        /* mask             */ IRR_REG_0210r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_IRR_UC_FIFO_DROP_CNTr */
        /* reg            IRR_UC_FIFO_DROP_CNTr */
        /* block size       */ 3,
        /* reset values     */ IRR_UC_FIFO_DROP_CNTr_reset_val,
        /* mask             */ IRR_UC_FIFO_DROP_CNTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r */
        /* reg            MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r */
        /* block size       */ 3,
        /* reset values     */ MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r_reset_val,
        /* mask             */ MESH_TOPOLOGY_MESH_TOPOLOGY_REG_0110r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_MESH_TOPOLOGY_REG_0118r */
        /* reg            MESH_TOPOLOGY_REG_0118r */
        /* block size       */ 3,
        /* reset values     */ MESH_TOPOLOGY_REG_0118r_reset_val,
        /* mask             */ MESH_TOPOLOGY_REG_0118r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_MESH_TOPOLOGY_REG_0108_BCM88950_A0r */
        /* reg            MESH_TOPOLOGY_REG_0108r */
        /* block size       */ 3,
        /* reset values     */ MESH_TOPOLOGY_REG_0108_BCM88950_A0r_reset_val,
        /* mask             */ MESH_TOPOLOGY_REG_0108_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_MESH_TOPOLOGY_REG_010B_BCM88950_A0r */
        /* reg            MESH_TOPOLOGY_REG_010Br */
        /* block size       */ 3,
        /* reset values     */ MESH_TOPOLOGY_REG_010B_BCM88950_A0r_reset_val,
        /* mask             */ MESH_TOPOLOGY_REG_010B_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_MESH_TOPOLOGY_REG_0113_BCM88950_A0r */
        /* reg            MESH_TOPOLOGY_REG_0113r */
        /* block size       */ 3,
        /* reset values     */ MESH_TOPOLOGY_REG_0113_BCM88950_A0r_reset_val,
        /* mask             */ MESH_TOPOLOGY_REG_0113_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_RD_DATAr */
        /* reg            MMU_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 16,
        /* reset values     */ MMU_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            MMU_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_WR_DATAr */
        /* reg            MMU_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 16,
        /* reset values     */ MMU_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            MMU_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ MMU_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MMU_RAF_TOTAL_SIZE_WATER_MARKr */
        /* reg            MMU_RAF_TOTAL_SIZE_WATER_MARKr */
        /* block size       */ 3,
        /* reset values     */ MMU_RAF_TOTAL_SIZE_WATER_MARKr_reset_val,
        /* mask             */ MMU_RAF_TOTAL_SIZE_WATER_MARKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MRPS_INDIRECT_COMMAND_RD_DATAr */
        /* reg            MRPS_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ MRPS_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ MRPS_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MRPS_INDIRECT_COMMAND_WR_DATAr */
        /* reg            MRPS_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ MRPS_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ MRPS_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr */
        /* reg            MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr */
        /* block size       */ 3,
        /* reset values     */ MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr_reset_val,
        /* mask             */ MRPS_INGRESS_IN_INTERFACE_DEBUG_COUNTERSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_BIST_CONTEXT_TO_PORT_MAPr */
        /* reg            NBIH_BIST_CONTEXT_TO_PORT_MAPr */
        /* block size       */ 8,
        /* reset values     */ NBIH_BIST_CONTEXT_TO_PORT_MAPr_reset_val,
        /* mask             */ NBIH_BIST_CONTEXT_TO_PORT_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_BIST_EVENTS_GENERATORr */
        /* reg            NBIH_BIST_EVENTS_GENERATORr */
        /* block size       */ 4,
        /* reset values     */ NBIH_BIST_EVENTS_GENERATORr_reset_val,
        /* mask             */ NBIH_BIST_EVENTS_GENERATORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_ECC_ERR_1B_INITIATEr */
        /* reg            NBIH_ECC_ERR_1B_INITIATEr */
        /* block size       */ 5,
        /* reset values     */ NBIH_ECC_ERR_1B_INITIATEr_reset_val,
        /* mask             */ NBIH_ECC_ERR_1B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* reg            NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBIH_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_ECC_ERR_2B_INITIATEr */
        /* reg            NBIH_ECC_ERR_2B_INITIATEr */
        /* block size       */ 5,
        /* reset values     */ NBIH_ECC_ERR_2B_INITIATEr_reset_val,
        /* mask             */ NBIH_ECC_ERR_2B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* reg            NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBIH_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_ILKNr */
        /* reg            NBIH_FC_ILKNr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_ILKNr_reset_val,
        /* mask             */ NBIH_FC_ILKNr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_LLFC_STOP_TX_FORCEr */
        /* reg            NBIH_FC_LLFC_STOP_TX_FORCEr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_LLFC_STOP_TX_FORCEr_reset_val,
        /* mask             */ NBIH_FC_LLFC_STOP_TX_FORCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        /* reg            NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_reset_val,
        /* mask             */ NBIH_FC_LLFC_STOP_TX_FROM_CFC_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_MASK_FC_WHEN_LINK_FAILr */
        /* reg            NBIH_FC_MASK_FC_WHEN_LINK_FAILr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_MASK_FC_WHEN_LINK_FAILr_reset_val,
        /* mask             */ NBIH_FC_MASK_FC_WHEN_LINK_FAILr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* reg            NBIH_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBIH_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_Br */
        /* reg            NBIH_FC_PFC_RX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_RX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBIH_FC_PFC_RX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        /* reg            NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_reset_val,
        /* mask             */ NBIH_FC_PFC_RX_BITMAP_TYPE_PER_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* reg            NBIH_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBIH_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Br */
        /* reg            NBIH_FC_PFC_TX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_TX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBIH_FC_PFC_TX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Cr */
        /* reg            NBIH_FC_PFC_TX_BITMAP_TYPE_Cr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_reset_val,
        /* mask             */ NBIH_FC_PFC_TX_BITMAP_TYPE_Cr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_Dr */
        /* reg            NBIH_FC_PFC_TX_BITMAP_TYPE_Dr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_reset_val,
        /* mask             */ NBIH_FC_PFC_TX_BITMAP_TYPE_Dr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        /* reg            NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_reset_val,
        /* mask             */ NBIH_FC_PFC_TX_BITMAP_TYPE_PER_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_RX_GEN_LLFC_FROM_QMLFr */
        /* reg            NBIH_FC_RX_GEN_LLFC_FROM_QMLFr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_reset_val,
        /* mask             */ NBIH_FC_RX_GEN_LLFC_FROM_QMLFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_RX_GEN_PFC_FROM_QMLFr */
        /* reg            NBIH_FC_RX_GEN_PFC_FROM_QMLFr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_RX_GEN_PFC_FROM_QMLFr_reset_val,
        /* mask             */ NBIH_FC_RX_GEN_PFC_FROM_QMLFr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FORCEr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FORCEr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FORCEr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FORCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFCr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FROM_CFCr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FROM_CFCr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FROM_CFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FROM_CFC_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FROM_CFC_OCB_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FROM_NPM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr */
        /* reg            NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_FROM_QMLF_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_LLFC_TO_PMr */
        /* reg            NBIH_FC_TX_GEN_LLFC_TO_PMr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_TX_GEN_LLFC_TO_PMr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_LLFC_TO_PMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_GEN_PFC_FORCEr */
        /* reg            NBIH_FC_TX_GEN_PFC_FORCEr */
        /* block size       */ 3,
        /* reset values     */ NBIH_FC_TX_GEN_PFC_FORCEr_reset_val,
        /* mask             */ NBIH_FC_TX_GEN_PFC_FORCEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        /* reg            NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_reset_val,
        /* mask             */ NBIH_FC_TX_LLFC_STOP_TX_FROM_CFCr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_FC_TX_LLFC_STOP_TX_TO_PMr */
        /* reg            NBIH_FC_TX_LLFC_STOP_TX_TO_PMr */
        /* block size       */ 5,
        /* reset values     */ NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_reset_val,
        /* mask             */ NBIH_FC_TX_LLFC_STOP_TX_TO_PMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_ILKN_CHANNEL_IS_TDM_PORTr */
        /* reg            NBIH_ILKN_CHANNEL_IS_TDM_PORTr */
        /* block size       */ 8,
        /* reset values     */ NBIH_ILKN_CHANNEL_IS_TDM_PORTr_reset_val,
        /* mask             */ NBIH_ILKN_CHANNEL_IS_TDM_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_INDIRECT_COMMAND_RD_DATAr */
        /* reg            NBIH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBIH_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ NBIH_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_INDIRECT_COMMAND_WR_DATAr */
        /* reg            NBIH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBIH_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ NBIH_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_INDIRECT_WR_MASKr */
        /* reg            NBIH_INDIRECT_WR_MASKr */
        /* block size       */ 18,
        /* reset values     */ NBIH_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ NBIH_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_LAST_RECEIVED_DATAr */
        /* reg            NBIH_LAST_RECEIVED_DATAr */
        /* block size       */ 8,
        /* reset values     */ NBIH_LAST_RECEIVED_DATAr_reset_val,
        /* mask             */ NBIH_LAST_RECEIVED_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_LAST_RECEIVED_DATA_ON_SOPr */
        /* reg            NBIH_LAST_RECEIVED_DATA_ON_SOPr */
        /* block size       */ 8,
        /* reset values     */ NBIH_LAST_RECEIVED_DATA_ON_SOPr_reset_val,
        /* mask             */ NBIH_LAST_RECEIVED_DATA_ON_SOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_LAST_SENT_DATAr */
        /* reg            NBIH_LAST_SENT_DATAr */
        /* block size       */ 8,
        /* reset values     */ NBIH_LAST_SENT_DATAr_reset_val,
        /* mask             */ NBIH_LAST_SENT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_LAST_SENT_DATA_ON_SOPr */
        /* reg            NBIH_LAST_SENT_DATA_ON_SOPr */
        /* block size       */ 8,
        /* reset values     */ NBIH_LAST_SENT_DATA_ON_SOPr_reset_val,
        /* mask             */ NBIH_LAST_SENT_DATA_ON_SOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_PRD_CONFIGr */
        /* reg            NBIH_PRD_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ NBIH_PRD_CONFIGr_reset_val,
        /* mask             */ NBIH_PRD_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_RX_REQ_PIPE_0_LOW_ENr */
        /* reg            NBIH_RX_REQ_PIPE_0_LOW_ENr */
        /* block size       */ 4,
        /* reset values     */ NBIH_RX_REQ_PIPE_0_LOW_ENr_reset_val,
        /* mask             */ NBIH_RX_REQ_PIPE_0_LOW_ENr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIH_RX_REQ_PIPE_1_LOW_ENr */
        /* reg            NBIH_RX_REQ_PIPE_1_LOW_ENr */
        /* block size       */ 4,
        /* reset values     */ NBIH_RX_REQ_PIPE_1_LOW_ENr_reset_val,
        /* mask             */ NBIH_RX_REQ_PIPE_1_LOW_ENr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_ECC_ERR_1B_INITIATEr */
        /* reg            NBIL_ECC_ERR_1B_INITIATEr */
        /* block size       */ 5,
        /* reset values     */ NBIL_ECC_ERR_1B_INITIATEr_reset_val,
        /* mask             */ NBIL_ECC_ERR_1B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* reg            NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBIL_ECC_ERR_1B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_ECC_ERR_2B_INITIATEr */
        /* reg            NBIL_ECC_ERR_2B_INITIATEr */
        /* block size       */ 8,
        /* reset values     */ NBIL_ECC_ERR_2B_INITIATEr_reset_val,
        /* mask             */ NBIL_ECC_ERR_2B_INITIATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* reg            NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr */
        /* block size       */ 5,
        /* reset values     */ NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBIL_ECC_ERR_2B_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_ILKN_CHANNEL_IS_TDM_PORTr */
        /* reg            NBIL_ILKN_CHANNEL_IS_TDM_PORTr */
        /* block size       */ 8,
        /* reset values     */ NBIL_ILKN_CHANNEL_IS_TDM_PORTr_reset_val,
        /* mask             */ NBIL_ILKN_CHANNEL_IS_TDM_PORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_INDIRECT_COMMAND_RD_DATAr */
        /* reg            NBIL_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBIL_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ NBIL_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_INDIRECT_COMMAND_WR_DATAr */
        /* reg            NBIL_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBIL_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ NBIL_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_INDIRECT_WR_MASKr */
        /* reg            NBIL_INDIRECT_WR_MASKr */
        /* block size       */ 18,
        /* reset values     */ NBIL_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ NBIL_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LAST_RECEIVED_DATAr */
        /* reg            NBIL_LAST_RECEIVED_DATAr */
        /* block size       */ 8,
        /* reset values     */ NBIL_LAST_RECEIVED_DATAr_reset_val,
        /* mask             */ NBIL_LAST_RECEIVED_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LAST_RECEIVED_DATA_ON_SOPr */
        /* reg            NBIL_LAST_RECEIVED_DATA_ON_SOPr */
        /* block size       */ 8,
        /* reset values     */ NBIL_LAST_RECEIVED_DATA_ON_SOPr_reset_val,
        /* mask             */ NBIL_LAST_RECEIVED_DATA_ON_SOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LAST_SENT_DATAr */
        /* reg            NBIL_LAST_SENT_DATAr */
        /* block size       */ 8,
        /* reset values     */ NBIL_LAST_SENT_DATAr_reset_val,
        /* mask             */ NBIL_LAST_SENT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LAST_SENT_DATA_ON_SOPr */
        /* reg            NBIL_LAST_SENT_DATA_ON_SOPr */
        /* block size       */ 8,
        /* reset values     */ NBIL_LAST_SENT_DATA_ON_SOPr_reset_val,
        /* mask             */ NBIL_LAST_SENT_DATA_ON_SOPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LINK_ACTIVEr */
        /* reg            NBIL_LINK_ACTIVEr */
        /* block size       */ 4,
        /* reset values     */ NBIL_LINK_ACTIVEr_reset_val,
        /* mask             */ NBIL_LINK_ACTIVEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        /* reg            NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr */
        /* block size       */ 3,
        /* reset values     */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_reset_val,
        /* mask             */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_MASK_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        /* reg            NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr */
        /* block size       */ 3,
        /* reset values     */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_reset_val,
        /* mask             */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        /* reg            NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr */
        /* block size       */ 3,
        /* reset values     */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_reset_val,
        /* mask             */ NBIL_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_TESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_PORTS_INDICATIONSr */
        /* reg            NBIL_PORTS_INDICATIONSr */
        /* block size       */ 3,
        /* reset values     */ NBIL_PORTS_INDICATIONSr_reset_val,
        /* mask             */ NBIL_PORTS_INDICATIONSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_PORT_EEE_LPI_DETECTr */
        /* reg            NBIL_PORT_EEE_LPI_DETECTr */
        /* block size       */ 3,
        /* reset values     */ NBIL_PORT_EEE_LPI_DETECTr_reset_val,
        /* mask             */ NBIL_PORT_EEE_LPI_DETECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_PRD_CONFIGr */
        /* reg            NBIL_PRD_CONFIGr */
        /* block size       */ 5,
        /* reset values     */ NBIL_PRD_CONFIGr_reset_val,
        /* mask             */ NBIL_PRD_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_RX_MLF_LEVEL_PM_3r */
        /* reg            NBIL_RX_MLF_LEVEL_PM_3r */
        /* block size       */ 8,
        /* reset values     */ NBIL_RX_MLF_LEVEL_PM_3r_reset_val,
        /* mask             */ NBIL_RX_MLF_LEVEL_PM_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_RX_MLF_LEVEL_PM_4r */
        /* reg            NBIL_RX_MLF_LEVEL_PM_4r */
        /* block size       */ 8,
        /* reset values     */ NBIL_RX_MLF_LEVEL_PM_4r_reset_val,
        /* mask             */ NBIL_RX_MLF_LEVEL_PM_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_RX_MLF_LEVEL_PM_5r */
        /* reg            NBIL_RX_MLF_LEVEL_PM_5r */
        /* block size       */ 8,
        /* reset values     */ NBIL_RX_MLF_LEVEL_PM_5r_reset_val,
        /* mask             */ NBIL_RX_MLF_LEVEL_PM_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_LEVEL_PMr */
        /* reg            NBIL_TX_MLF_LEVEL_PMr */
        /* block size       */ 5,
        /* reset values     */ NBIL_TX_MLF_LEVEL_PMr_reset_val,
        /* mask             */ NBIL_TX_MLF_LEVEL_PMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_LEVEL_PM_3r */
        /* reg            NBIL_TX_MLF_LEVEL_PM_3r */
        /* block size       */ 6,
        /* reset values     */ NBIL_TX_MLF_LEVEL_PM_3r_reset_val,
        /* mask             */ NBIL_TX_MLF_LEVEL_PM_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_LEVEL_PM_4r */
        /* reg            NBIL_TX_MLF_LEVEL_PM_4r */
        /* block size       */ 6,
        /* reset values     */ NBIL_TX_MLF_LEVEL_PM_4r_reset_val,
        /* mask             */ NBIL_TX_MLF_LEVEL_PM_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_LEVEL_PM_5r */
        /* reg            NBIL_TX_MLF_LEVEL_PM_5r */
        /* block size       */ 6,
        /* reset values     */ NBIL_TX_MLF_LEVEL_PM_5r_reset_val,
        /* mask             */ NBIL_TX_MLF_LEVEL_PM_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PMr */
        /* reg            NBIL_TX_MLF_NUM_CREDITS_FROM_PMr */
        /* block size       */ 4,
        /* reset values     */ NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_reset_val,
        /* mask             */ NBIL_TX_MLF_NUM_CREDITS_FROM_PMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r */
        /* reg            NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r */
        /* block size       */ 4,
        /* reset values     */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_reset_val,
        /* mask             */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r */
        /* reg            NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r */
        /* block size       */ 4,
        /* reset values     */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r_reset_val,
        /* mask             */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r */
        /* reg            NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r */
        /* block size       */ 4,
        /* reset values     */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r_reset_val,
        /* mask             */ NBIL_TX_MLF_NUM_CREDITS_FROM_PM_5r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_BIST_EVENTS_GENERATORr */
        /* reg            NBI_BIST_EVENTS_GENERATORr */
        /* block size       */ 4,
        /* reset values     */ NBI_BIST_EVENTS_GENERATORr_reset_val,
        /* mask             */ NBI_BIST_EVENTS_GENERATORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_DPRC_SHARED_DDR_PLL_CONFIGr */
        /* reg            NBI_DPRC_SHARED_DDR_PLL_CONFIGr */
        /* block size       */ 16,
        /* reset values     */ NBI_DPRC_SHARED_DDR_PLL_CONFIGr_reset_val,
        /* mask             */ NBI_DPRC_SHARED_DDR_PLL_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_ENABLE_PKT_GEN_REGISTERr */
        /* reg            NBI_ENABLE_PKT_GEN_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ NBI_ENABLE_PKT_GEN_REGISTERr_reset_val,
        /* mask             */ NBI_ENABLE_PKT_GEN_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* reg            NBI_FC_PFC_RX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_RX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBI_FC_PFC_RX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        /* reg            NBI_FC_PFC_RX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_RX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBI_FC_PFC_RX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* reg            NBI_FC_PFC_TX_BITMAP_TYPE_Ar */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_TX_BITMAP_TYPE_Ar_reset_val,
        /* mask             */ NBI_FC_PFC_TX_BITMAP_TYPE_Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        /* reg            NBI_FC_PFC_TX_BITMAP_TYPE_Br */
        /* block size       */ 3,
        /* reset values     */ NBI_FC_PFC_TX_BITMAP_TYPE_Br_reset_val,
        /* mask             */ NBI_FC_PFC_TX_BITMAP_TYPE_Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        /* reg            NBI_HRF_RX_CONTROLLER_CONFIG_1r */
        /* block size       */ 3,
        /* reset values     */ NBI_HRF_RX_CONTROLLER_CONFIG_1r_reset_val,
        /* mask             */ NBI_HRF_RX_CONTROLLER_CONFIG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INDIRECT_COMMAND_RD_DATAr */
        /* reg            NBI_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBI_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ NBI_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INDIRECT_COMMAND_WR_DATAr */
        /* reg            NBI_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ NBI_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ NBI_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_INITIATE_PARITY_ERRORSr */
        /* reg            NBI_INITIATE_PARITY_ERRORSr */
        /* block size       */ 3,
        /* reset values     */ NBI_INITIATE_PARITY_ERRORSr_reset_val,
        /* mask             */ NBI_INITIATE_PARITY_ERRORSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_IPG_CRC_ERR_CNTr */
        /* reg            NBI_IPG_CRC_ERR_CNTr */
        /* block size       */ 18,
        /* reset values     */ NBI_IPG_CRC_ERR_CNTr_reset_val,
        /* mask             */ NBI_IPG_CRC_ERR_CNTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_LAST_RECEIVED_DATAr */
        /* reg            NBI_LAST_RECEIVED_DATAr */
        /* block size       */ 16,
        /* reset values     */ NBI_LAST_RECEIVED_DATAr_reset_val,
        /* mask             */ NBI_LAST_RECEIVED_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_LAST_SENT_DATAr */
        /* reg            NBI_LAST_SENT_DATAr */
        /* block size       */ 16,
        /* reset values     */ NBI_LAST_SENT_DATAr_reset_val,
        /* mask             */ NBI_LAST_SENT_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        /* reg            NBI_PARITY_ERR_MONITOR_MEM_MASKr */
        /* block size       */ 3,
        /* reset values     */ NBI_PARITY_ERR_MONITOR_MEM_MASKr_reset_val,
        /* mask             */ NBI_PARITY_ERR_MONITOR_MEM_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_CAPTURE_CONTROLSr */
        /* reg            NBI_PKT_GEN_CAPTURE_CONTROLSr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_CAPTURE_CONTROLSr_reset_val,
        /* mask             */ NBI_PKT_GEN_CAPTURE_CONTROLSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_CRC_CONTROLSr */
        /* reg            NBI_PKT_GEN_CRC_CONTROLSr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_CRC_CONTROLSr_reset_val,
        /* mask             */ NBI_PKT_GEN_CRC_CONTROLSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_CRC_SOP_MASKr */
        /* reg            NBI_PKT_GEN_CRC_SOP_MASKr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_CRC_SOP_MASKr_reset_val,
        /* mask             */ NBI_PKT_GEN_CRC_SOP_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_DATA_REGISTER_1023_512r */
        /* reg            NBI_PKT_GEN_DATA_REGISTER_1023_512r */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_DATA_REGISTER_1023_512r_reset_val,
        /* mask             */ NBI_PKT_GEN_DATA_REGISTER_1023_512r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_DATA_REGISTER_1535_1024r */
        /* reg            NBI_PKT_GEN_DATA_REGISTER_1535_1024r */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_DATA_REGISTER_1535_1024r_reset_val,
        /* mask             */ NBI_PKT_GEN_DATA_REGISTER_1535_1024r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_DATA_REGISTER_2047_1536r */
        /* reg            NBI_PKT_GEN_DATA_REGISTER_2047_1536r */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_DATA_REGISTER_2047_1536r_reset_val,
        /* mask             */ NBI_PKT_GEN_DATA_REGISTER_2047_1536r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_DATA_REGISTER_511_0r */
        /* reg            NBI_PKT_GEN_DATA_REGISTER_511_0r */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_DATA_REGISTER_511_0r_reset_val,
        /* mask             */ NBI_PKT_GEN_DATA_REGISTER_511_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r */
        /* reg            NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_reset_val,
        /* mask             */ NBI_PKT_GEN_DATA_REGISTER_HEADER_63_32r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr */
        /* reg            NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_reset_val,
        /* mask             */ NBI_PKT_GEN_GENERAL_CONTROL_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr */
        /* reg            NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_reset_val,
        /* mask             */ NBI_PKT_GEN_INGRESS_MUX_ENABLE_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_GEN_LFSR_CONTROL_REGISTERr */
        /* reg            NBI_PKT_GEN_LFSR_CONTROL_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_reset_val,
        /* mask             */ NBI_PKT_GEN_LFSR_CONTROL_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_PKT_REC_CAPTURE_REGISTERr */
        /* reg            NBI_PKT_REC_CAPTURE_REGISTERr */
        /* block size       */ 18,
        /* reset values     */ NBI_PKT_REC_CAPTURE_REGISTERr_reset_val,
        /* mask             */ NBI_PKT_REC_CAPTURE_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        /* reg            NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr */
        /* block size       */ 4,
        /* reset values     */ NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_reset_val,
        /* mask             */ NBI_TX_MLF_NUM_CREDITS_FROM_UNIPORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_CC_PACKETr */
        /* reg            OAMP_BFD_CC_PACKETr */
        /* block size       */ 6,
        /* reset values     */ OAMP_BFD_CC_PACKETr_reset_val,
        /* mask             */ OAMP_BFD_CC_PACKETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_CV_PACKETr */
        /* reg            OAMP_BFD_CV_PACKETr */
        /* block size       */ 6,
        /* reset values     */ OAMP_BFD_CV_PACKETr_reset_val,
        /* mask             */ OAMP_BFD_CV_PACKETr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_DIAG_PROFILEr */
        /* reg            OAMP_BFD_DIAG_PROFILEr */
        /* block size       */ 3,
        /* reset values     */ OAMP_BFD_DIAG_PROFILEr_reset_val,
        /* mask             */ OAMP_BFD_DIAG_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_DIAG_PROFILE_BCM88670_A0r */
        /* reg            OAMP_BFD_DIAG_PROFILEr */
        /* block size       */ 3,
        /* reset values     */ OAMP_BFD_DIAG_PROFILE_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_BFD_DIAG_PROFILE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* reg            OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* block size       */ 8,
        /* reset values     */ OAMP_BFD_REQ_INTERVAL_POINTERr_reset_val,
        /* mask             */ OAMP_BFD_REQ_INTERVAL_POINTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r */
        /* reg            OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* block size       */ 8,
        /* reset values     */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88670_A0r */
        /* reg            OAMP_BFD_REQ_INTERVAL_POINTERr */
        /* block size       */ 8,
        /* reset values     */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_BFD_REQ_INTERVAL_POINTER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_TX_RATEr */
        /* reg            OAMP_BFD_TX_RATEr */
        /* block size       */ 4,
        /* reset values     */ OAMP_BFD_TX_RATEr_reset_val,
        /* mask             */ OAMP_BFD_TX_RATEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_TX_RATE_BCM88660_A0r */
        /* reg            OAMP_BFD_TX_RATEr */
        /* block size       */ 4,
        /* reset values     */ OAMP_BFD_TX_RATE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_BFD_TX_RATE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_BFD_TX_RATE_BCM88670_A0r */
        /* reg            OAMP_BFD_TX_RATEr */
        /* block size       */ 4,
        /* reset values     */ OAMP_BFD_TX_RATE_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_BFD_TX_RATE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CCM_MAC_SA_BCM88670_A0r */
        /* reg            OAMP_CCM_MAC_SAr */
        /* block size       */ 3,
        /* reset values     */ OAMP_CCM_MAC_SA_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_CCM_MAC_SA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CPUPORTr */
        /* reg            OAMP_CPUPORTr */
        /* block size       */ 10,
        /* reset values     */ OAMP_CPUPORTr_reset_val,
        /* mask             */ OAMP_CPUPORTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CPUPORT_BCM88660_A0r */
        /* reg            OAMP_CPUPORTr */
        /* block size       */ 14,
        /* reset values     */ OAMP_CPUPORT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_CPUPORT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_CPUPORT_BCM88670_A0r */
        /* reg            OAMP_CPUPORTr */
        /* block size       */ 15,
        /* reset values     */ OAMP_CPUPORT_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_CPUPORT_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ETH_1731_MEP_PROFILEr */
        /* reg            OAMP_ETH_1731_MEP_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_ETH_1731_MEP_PROFILEr_reset_val,
        /* mask             */ OAMP_ETH_1731_MEP_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_1r */
        /* reg            OAMP_ICC_MAP_REG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_ICC_MAP_REG_1r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_2r */
        /* reg            OAMP_ICC_MAP_REG_2r */
        /* block size       */ 8,
        /* reset values     */ OAMP_ICC_MAP_REG_2r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_1_BCM88660_A0r */
        /* reg            OAMP_ICC_MAP_REG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_ICC_MAP_REG_1_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_1_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_1_BCM88670_A0r */
        /* reg            OAMP_ICC_MAP_REG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_ICC_MAP_REG_1_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_2_BCM88660_A0r */
        /* reg            OAMP_ICC_MAP_REG_2r */
        /* block size       */ 8,
        /* reset values     */ OAMP_ICC_MAP_REG_2_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_2_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_ICC_MAP_REG_2_BCM88670_A0r */
        /* reg            OAMP_ICC_MAP_REG_2r */
        /* block size       */ 8,
        /* reset values     */ OAMP_ICC_MAP_REG_2_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_ICC_MAP_REG_2_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            OAMP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_WR_MASKr */
        /* reg            OAMP_INDIRECT_WR_MASKr */
        /* block size       */ 4,
        /* reset values     */ OAMP_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ OAMP_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_WR_MASK_BCM88660_A0r */
        /* reg            OAMP_INDIRECT_WR_MASKr */
        /* block size       */ 5,
        /* reset values     */ OAMP_INDIRECT_WR_MASK_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_WR_MASK_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INDIRECT_WR_MASK_BCM88670_A0r */
        /* reg            OAMP_INDIRECT_WR_MASKr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INDIRECT_WR_MASK_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_INDIRECT_WR_MASK_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r */
        /* reg            OAMP_INTERRUPT_MESSAGEr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_INTERRUPT_MESSAGE_BCM88670_A0r */
        /* reg            OAMP_INTERRUPT_MESSAGEr */
        /* block size       */ 20,
        /* reset values     */ OAMP_INTERRUPT_MESSAGE_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_INTERRUPT_MESSAGE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_SRC_ADDR_SELECTr */
        /* reg            OAMP_IPV4_SRC_ADDR_SELECTr */
        /* block size       */ 16,
        /* reset values     */ OAMP_IPV4_SRC_ADDR_SELECTr_reset_val,
        /* mask             */ OAMP_IPV4_SRC_ADDR_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r */
        /* reg            OAMP_IPV4_SRC_ADDR_SELECTr */
        /* block size       */ 16,
        /* reset values     */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88670_A0r */
        /* reg            OAMP_IPV4_SRC_ADDR_SELECTr */
        /* block size       */ 16,
        /* reset values     */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_IPV4_SRC_ADDR_SELECT_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_TOS_TTL_SELECTr */
        /* reg            OAMP_IPV4_TOS_TTL_SELECTr */
        /* block size       */ 8,
        /* reset values     */ OAMP_IPV4_TOS_TTL_SELECTr_reset_val,
        /* mask             */ OAMP_IPV4_TOS_TTL_SELECTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r */
        /* reg            OAMP_IPV4_TOS_TTL_SELECTr */
        /* block size       */ 8,
        /* reset values     */ OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88670_A0r */
        /* reg            OAMP_IPV4_TOS_TTL_SELECTr */
        /* block size       */ 8,
        /* reset values     */ OAMP_IPV4_TOS_TTL_SELECT_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_IPV4_TOS_TTL_SELECT_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_LMM_DA_OUIr */
        /* reg            OAMP_LMM_DA_OUIr */
        /* block size       */ 6,
        /* reset values     */ OAMP_LMM_DA_OUIr_reset_val,
        /* mask             */ OAMP_LMM_DA_OUIr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_LMM_DA_OUI_BCM88670_A0r */
        /* reg            OAMP_LMM_DA_OUIr */
        /* block size       */ 6,
        /* reset values     */ OAMP_LMM_DA_OUI_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_LMM_DA_OUI_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_MPLS_PWE_PROFILEr */
        /* reg            OAMP_MPLS_PWE_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_MPLS_PWE_PROFILEr_reset_val,
        /* mask             */ OAMP_MPLS_PWE_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_MPLS_PWE_PROFILE_BCM88660_A0r */
        /* reg            OAMP_MPLS_PWE_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_MPLS_PWE_PROFILE_BCM88670_A0r */
        /* reg            OAMP_MPLS_PWE_PROFILEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_MPLS_PWE_PROFILE_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_MPLS_PWE_PROFILE_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_NIBBLE_SELECT_FOR_PEr */
        /* reg            OAMP_NIBBLE_SELECT_FOR_PEr */
        /* block size       */ 6,
        /* reset values     */ OAMP_NIBBLE_SELECT_FOR_PEr_reset_val,
        /* mask             */ OAMP_NIBBLE_SELECT_FOR_PEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_OAM_TS_OFFSET_PROFILEr */
        /* reg            OAMP_OAM_TS_OFFSET_PROFILEr */
        /* block size       */ 16,
        /* reset values     */ OAMP_OAM_TS_OFFSET_PROFILEr_reset_val,
        /* mask             */ OAMP_OAM_TS_OFFSET_PROFILEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_OPCODE_INFOr */
        /* reg            OAMP_OPCODE_INFOr */
        /* block size       */ 3,
        /* reset values     */ OAMP_OPCODE_INFOr_reset_val,
        /* mask             */ OAMP_OPCODE_INFOr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FEM_CFG_1r */
        /* reg            OAMP_PE_FEM_CFG_1r */
        /* block size       */ 15,
        /* reset values     */ OAMP_PE_FEM_CFG_1r_reset_val,
        /* mask             */ OAMP_PE_FEM_CFG_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FEM_CFG_2r */
        /* reg            OAMP_PE_FEM_CFG_2r */
        /* block size       */ 15,
        /* reset values     */ OAMP_PE_FEM_CFG_2r_reset_val,
        /* mask             */ OAMP_PE_FEM_CFG_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FEM_CFG_1_BCM88670_A0r */
        /* reg            OAMP_PE_FEM_CFG_1r */
        /* block size       */ 18,
        /* reset values     */ OAMP_PE_FEM_CFG_1_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_PE_FEM_CFG_1_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_FIRST_INSTr */
        /* reg            OAMP_PE_FIRST_INSTr */
        /* block size       */ 11,
        /* reset values     */ OAMP_PE_FIRST_INSTr_reset_val,
        /* mask             */ OAMP_PE_FIRST_INSTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PE_STATUSr */
        /* reg            OAMP_PE_STATUSr */
        /* block size       */ 3,
        /* reset values     */ OAMP_PE_STATUSr_reset_val,
        /* mask             */ OAMP_PE_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PROTECTION_PACKET_HEADERr */
        /* reg            OAMP_PROTECTION_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_PROTECTION_PACKET_HEADERr_reset_val,
        /* mask             */ OAMP_PROTECTION_PACKET_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r */
        /* reg            OAMP_PROTECTION_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_reset_val,
        /* mask             */ OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88670_A0r */
        /* reg            OAMP_PROTECTION_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_PROTECTION_PACKET_HEADER_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_PROTECTION_PACKET_HEADER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_DM_PDU_HEADERr */
        /* reg            OAMP_RFC_6374_DM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_DM_PDU_HEADERr_reset_val,
        /* mask             */ OAMP_RFC_6374_DM_PDU_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88670_A0r */
        /* reg            OAMP_RFC_6374_DM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_DM_PDU_HEADER_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_RFC_6374_DM_PDU_HEADER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_LM_PDU_HEADERr */
        /* reg            OAMP_RFC_6374_LM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_LM_PDU_HEADERr_reset_val,
        /* mask             */ OAMP_RFC_6374_LM_PDU_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88670_A0r */
        /* reg            OAMP_RFC_6374_LM_PDU_HEADERr */
        /* block size       */ 5,
        /* reset values     */ OAMP_RFC_6374_LM_PDU_HEADER_BCM88670_A0r_reset_val,
        /* mask             */ OAMP_RFC_6374_LM_PDU_HEADER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RX_STATS_DATA_0r */
        /* reg            OAMP_RX_STATS_DATA_0r */
        /* block size       */ 20,
        /* reset values     */ OAMP_RX_STATS_DATA_0r_reset_val,
        /* mask             */ OAMP_RX_STATS_DATA_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RX_STATS_DATA_1r */
        /* reg            OAMP_RX_STATS_DATA_1r */
        /* block size       */ 20,
        /* reset values     */ OAMP_RX_STATS_DATA_1r_reset_val,
        /* mask             */ OAMP_RX_STATS_DATA_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RX_STATS_DATA_2r */
        /* reg            OAMP_RX_STATS_DATA_2r */
        /* block size       */ 20,
        /* reset values     */ OAMP_RX_STATS_DATA_2r_reset_val,
        /* mask             */ OAMP_RX_STATS_DATA_2r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RX_STATS_DATA_3r */
        /* reg            OAMP_RX_STATS_DATA_3r */
        /* block size       */ 20,
        /* reset values     */ OAMP_RX_STATS_DATA_3r_reset_val,
        /* mask             */ OAMP_RX_STATS_DATA_3r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_RX_STATS_DATA_4r */
        /* reg            OAMP_RX_STATS_DATA_4r */
        /* block size       */ 20,
        /* reset values     */ OAMP_RX_STATS_DATA_4r_reset_val,
        /* mask             */ OAMP_RX_STATS_DATA_4r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_SAT_EVC_RATE_CONTROLr */
        /* reg            OAMP_SAT_EVC_RATE_CONTROLr */
        /* block size       */ 3,
        /* reset values     */ OAMP_SAT_EVC_RATE_CONTROLr_reset_val,
        /* mask             */ OAMP_SAT_EVC_RATE_CONTROLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_SAT_GEN_RATE_CONTROLr */
        /* reg            OAMP_SAT_GEN_RATE_CONTROLr */
        /* block size       */ 9,
        /* reset values     */ OAMP_SAT_GEN_RATE_CONTROLr_reset_val,
        /* mask             */ OAMP_SAT_GEN_RATE_CONTROLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_SAT_RX_CONFIGr */
        /* reg            OAMP_SAT_RX_CONFIGr */
        /* block size       */ 10,
        /* reset values     */ OAMP_SAT_RX_CONFIGr_reset_val,
        /* mask             */ OAMP_SAT_RX_CONFIGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_STAT_INTERRUPT_MESSAGEr */
        /* reg            OAMP_STAT_INTERRUPT_MESSAGEr */
        /* block size       */ 20,
        /* reset values     */ OAMP_STAT_INTERRUPT_MESSAGEr_reset_val,
        /* mask             */ OAMP_STAT_INTERRUPT_MESSAGEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_CTRLr */
        /* reg            OAMP_TST_LBM_CTRLr */
        /* block size       */ 3,
        /* reset values     */ OAMP_TST_LBM_CTRLr_reset_val,
        /* mask             */ OAMP_TST_LBM_CTRLr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_PACKET_HEADERr */
        /* reg            OAMP_TST_LBM_PACKET_HEADERr */
        /* block size       */ 20,
        /* reset values     */ OAMP_TST_LBM_PACKET_HEADERr_reset_val,
        /* mask             */ OAMP_TST_LBM_PACKET_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OAMP_TST_LBM_STATUSr */
        /* reg            OAMP_TST_LBM_STATUSr */
        /* block size       */ 3,
        /* reset values     */ OAMP_TST_LBM_STATUSr_reset_val,
        /* mask             */ OAMP_TST_LBM_STATUSr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OCB_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ OCB_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OCB_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OCB_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ OCB_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OCB_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_READ_DATA_0r */
        /* reg            OCB_INDIRECT_READ_DATA_0r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_READ_DATA_0r_reset_val,
        /* mask             */ OCB_INDIRECT_READ_DATA_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_READ_DATA_1r */
        /* reg            OCB_INDIRECT_READ_DATA_1r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_READ_DATA_1r_reset_val,
        /* mask             */ OCB_INDIRECT_READ_DATA_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_WRITE_DATA_0r */
        /* reg            OCB_INDIRECT_WRITE_DATA_0r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_WRITE_DATA_0r_reset_val,
        /* mask             */ OCB_INDIRECT_WRITE_DATA_0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OCB_INDIRECT_WRITE_DATA_1r */
        /* reg            OCB_INDIRECT_WRITE_DATA_1r */
        /* block size       */ 16,
        /* reset values     */ OCB_INDIRECT_WRITE_DATA_1r_reset_val,
        /* mask             */ OCB_INDIRECT_WRITE_DATA_1r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OCCG_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ OCCG_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OCCG_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OCCG_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ OCCG_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OCCG_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0056r */
        /* reg            OCCG_REG_0056r */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_0056r_reset_val,
        /* mask             */ OCCG_REG_0056r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0063r */
        /* reg            OCCG_REG_0063r */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_0063r_reset_val,
        /* mask             */ OCCG_REG_0063r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0056_BCM88950_A0r */
        /* reg            OCCG_REG_0056r */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_0056_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_0056_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005Ar */
        /* reg            OCCG_REG_005Ar */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_005Ar_reset_val,
        /* mask             */ OCCG_REG_005Ar_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005A_BCM88950_A0r */
        /* reg            OCCG_REG_005Ar */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_005A_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_005A_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005Fr */
        /* reg            OCCG_REG_005Fr */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_005Fr_reset_val,
        /* mask             */ OCCG_REG_005Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_005F_BCM88950_A0r */
        /* reg            OCCG_REG_005Fr */
        /* block size       */ 3,
        /* reset values     */ OCCG_REG_005F_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_005F_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_0063_BCM88950_A0r */
        /* reg            OCCG_REG_0063r */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_0063_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_0063_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006Br */
        /* reg            OCCG_REG_006Br */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_006Br_reset_val,
        /* mask             */ OCCG_REG_006Br_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006B_BCM88950_A0r */
        /* reg            OCCG_REG_006Br */
        /* block size       */ 5,
        /* reset values     */ OCCG_REG_006B_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_006B_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006Fr */
        /* reg            OCCG_REG_006Fr */
        /* block size       */ 4,
        /* reset values     */ OCCG_REG_006Fr_reset_val,
        /* mask             */ OCCG_REG_006Fr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_REG_006F_BCM88950_A0r */
        /* reg            OCCG_REG_006Fr */
        /* block size       */ 5,
        /* reset values     */ OCCG_REG_006F_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_REG_006F_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_TEST_MODE_CMD_RESULT_REGr */
        /* reg            OCCG_TEST_MODE_CMD_RESULT_REGr */
        /* block size       */ 4,
        /* reset values     */ OCCG_TEST_MODE_CMD_RESULT_REGr_reset_val,
        /* mask             */ OCCG_TEST_MODE_CMD_RESULT_REGr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r */
        /* reg            OCCG_TEST_MODE_CMD_RESULT_REGr */
        /* block size       */ 6,
        /* reset values     */ OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r_reset_val,
        /* mask             */ OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_DSP_HEADERr */
        /* reg            OLP_DSP_HEADERr */
        /* block size       */ 8,
        /* reset values     */ OLP_DSP_HEADERr_reset_val,
        /* mask             */ OLP_DSP_HEADERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_DSP_HEADER_BCM88670_A0r */
        /* reg            OLP_DSP_HEADERr */
        /* block size       */ 8,
        /* reset values     */ OLP_DSP_HEADER_BCM88670_A0r_reset_val,
        /* mask             */ OLP_DSP_HEADER_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr */
        /* reg            OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr */
        /* block size       */ 5,
        /* reset values     */ OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr_reset_val,
        /* mask             */ OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            OLP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            OLP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            OLP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            OLP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ OLP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_OLP_INDIRECT_WR_MASKr */
        /* reg            OLP_INDIRECT_WR_MASKr */
        /* block size       */ 5,
        /* reset values     */ OLP_INDIRECT_WR_MASKr_reset_val,
        /* mask             */ OLP_INDIRECT_WR_MASKr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_A_INDIRECT_COMMAND_RD_DATAr */
        /* reg            PPDB_A_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ PPDB_A_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ PPDB_A_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_A_INDIRECT_COMMAND_WR_DATAr */
        /* reg            PPDB_A_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ PPDB_A_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ PPDB_A_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_A_TCAM_QUERY_FAILUREr */
        /* reg            PPDB_A_TCAM_QUERY_FAILUREr */
        /* block size       */ 4,
        /* reset values     */ PPDB_A_TCAM_QUERY_FAILUREr_reset_val,
        /* mask             */ PPDB_A_TCAM_QUERY_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_INDIRECT_COMMAND_RD_DATAr */
        /* reg            PPDB_B_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ PPDB_B_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ PPDB_B_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_INDIRECT_COMMAND_WR_DATAr */
        /* reg            PPDB_B_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ PPDB_B_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ PPDB_B_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_AGE_AGING_MODEr */
        /* reg            PPDB_B_LARGE_EM_AGE_AGING_MODEr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_AGE_AGING_MODEr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_AGE_AGING_MODEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr */
        /* reg            PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_AR_TO_JR_TRANSLATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* reg            PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP_BCM88670_A0r */
        /* reg            PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAPr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP_BCM88670_A0r_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_COUNTER_DB_LIF_PTR_RANGE_MAP_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr */
        /* reg            PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST_BCM88670_A0r */
        /* reg            PPDB_B_LARGE_EM_CPU_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST_BCM88670_A0r_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_CPU_REQUEST_REQUEST_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr */
        /* reg            PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr */
        /* block size       */ 3,
        /* reset values     */ PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_DIAGNOSTICS_KEYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr */
        /* reg            PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr */
        /* block size       */ 3,
        /* reset values     */ PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_DIAGNOSTICS_READ_RESULTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr */
        /* reg            PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_JR_TO_AR_TRANSLATIONr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr */
        /* reg            PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr */
        /* block size       */ 3,
        /* reset values     */ PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_MANAGEMENT_UNIT_FAILUREr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_MASTER_EVENTr */
        /* reg            PPDB_B_LARGE_EM_MASTER_EVENTr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_MASTER_EVENTr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_MASTER_EVENTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr */
        /* reg            PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_MASTER_LEL_ERR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr */
        /* reg            PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_OLP_REQUEST_REQUESTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_REPLYr */
        /* reg            PPDB_B_LARGE_EM_REPLYr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_REPLYr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_REPLYr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_SLAVE_EVENTr */
        /* reg            PPDB_B_LARGE_EM_SLAVE_EVENTr */
        /* block size       */ 5,
        /* reset values     */ PPDB_B_LARGE_EM_SLAVE_EVENTr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_SLAVE_EVENTr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr */
        /* reg            PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr */
        /* block size       */ 4,
        /* reset values     */ PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr_reset_val,
        /* mask             */ PPDB_B_LARGE_EM_SLAVE_LEL_ERR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ACL_VECTORr */
        /* reg            RTP_ACL_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_ACL_VECTORr_reset_val,
        /* mask             */ RTP_ACL_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ACL_VECTOR_BCM88950_A0r */
        /* reg            RTP_ACL_VECTORr */
        /* block size       */ 5,
        /* reset values     */ RTP_ACL_VECTOR_BCM88950_A0r_reset_val,
        /* mask             */ RTP_ACL_VECTOR_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr */
        /* reg            RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_CONTROL_CELLS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_PIPE_0_REGISTERr */
        /* reg            RTP_ALLOWED_LINKS_PIPE_0_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_PIPE_0_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_PIPE_1_REGISTERr */
        /* reg            RTP_ALLOWED_LINKS_PIPE_1_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_PIPE_1_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_PIPE_2_REGISTERr */
        /* reg            RTP_ALLOWED_LINKS_PIPE_2_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_PIPE_2_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        /* reg            RTP_ALLOWED_LINKS_REGISTER_PRIMr */
        /* block size       */ 4,
        /* reset values     */ RTP_ALLOWED_LINKS_REGISTER_PRIMr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_REGISTER_PRIMr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        /* reg            RTP_ALLOWED_LINKS_REGISTER_SCNDr */
        /* block size       */ 4,
        /* reset values     */ RTP_ALLOWED_LINKS_REGISTER_SCNDr_reset_val,
        /* mask             */ RTP_ALLOWED_LINKS_REGISTER_SCNDr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALL_REACHABLE_OVERRIDEr */
        /* reg            RTP_ALL_REACHABLE_OVERRIDEr */
        /* block size       */ 3,
        /* reset values     */ RTP_ALL_REACHABLE_OVERRIDEr_reset_val,
        /* mask             */ RTP_ALL_REACHABLE_OVERRIDEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r */
        /* reg            RTP_ALL_REACHABLE_VECTORr */
        /* block size       */ 3,
        /* reset values     */ RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_reset_val,
        /* mask             */ RTP_ALL_REACHABLE_VECTOR_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_RD_DATAr */
        /* reg            RTP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_RD_DATAr_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_RD_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            RTP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        /* reg            RTP_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_WR_DATAr */
        /* reg            RTP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_WR_DATAr_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_WR_DATAr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            RTP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        /* reg            RTP_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 5,
        /* reset values     */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_reset_val,
        /* mask             */ RTP_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_BUNDLE_BITMAPr */
        /* reg            RTP_LINK_BUNDLE_BITMAPr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_BUNDLE_BITMAPr_reset_val,
        /* mask             */ RTP_LINK_BUNDLE_BITMAPr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r */
        /* reg            RTP_LINK_BUNDLE_BITMAPr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_reset_val,
        /* mask             */ RTP_LINK_BUNDLE_BITMAP_BCM88750_B0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_INTEGRITY_VECTORr */
        /* reg            RTP_LINK_INTEGRITY_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_INTEGRITY_VECTORr_reset_val,
        /* mask             */ RTP_LINK_INTEGRITY_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r */
        /* reg            RTP_LINK_INTEGRITY_VECTORr */
        /* block size       */ 5,
        /* reset values     */ RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_reset_val,
        /* mask             */ RTP_LINK_INTEGRITY_VECTOR_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_STATE_VECTORr */
        /* reg            RTP_LINK_STATE_VECTORr */
        /* block size       */ 4,
        /* reset values     */ RTP_LINK_STATE_VECTORr_reset_val,
        /* mask             */ RTP_LINK_STATE_VECTORr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_LINK_STATE_VECTOR_BCM88950_A0r */
        /* reg            RTP_LINK_STATE_VECTORr */
        /* block size       */ 5,
        /* reset values     */ RTP_LINK_STATE_VECTOR_BCM88950_A0r_reset_val,
        /* mask             */ RTP_LINK_STATE_VECTOR_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        /* reg            RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_MULICAST_ALLOWED_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_MULICAST_ALLOWED_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        /* reg            RTP_MULICAST_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_reset_val,
        /* mask             */ RTP_MULICAST_ALLOWED_LINKS_REGISTER_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        /* reg            RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r */
        /* reg            RTP_REACHABILITY_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_reset_val,
        /* mask             */ RTP_REACHABILITY_ALLOWED_LINKS_REGISTER_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        /* reg            RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        /* block size       */ 4,
        /* reset values     */ RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_REACHABILITY_CLEAR_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r */
        /* reg            RTP_REACHABILITY_CLEAR_LINKS_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_reset_val,
        /* mask             */ RTP_REACHABILITY_CLEAR_LINKS_REGISTER_BCM88950_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr */
        /* reg            RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr */
        /* block size       */ 5,
        /* reset values     */ RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_reset_val,
        /* mask             */ RTP_REACHABILITY_INFO_ALLOWED_LINKS_REGISTERr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_RESERVED_14r */
        /* reg            RTP_RESERVED_14r */
        /* block size       */ 3,
        /* reset values     */ RTP_RESERVED_14r_reset_val,
        /* mask             */ RTP_RESERVED_14r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_ABOVE_64_INT_RTP_RESERVED_15r */
        /* reg            RTP_RESERVED_15r */
        /* block size       */ 3,
        /* reset values     */ RTP_RESERVED_15r_reset_val,
        /* mask             */ RTP_RESERVED_15r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_SCH_INCORRECT_STATUS_MESSAGEr */
        /* reg            SCH_INCORRECT_STATUS_MESSAGEr */
        /* block size       */ 3,
        /* reset values     */ SCH_INCORRECT_STATUS_MESSAGEr_reset_val,
        /* mask             */ SCH_INCORRECT_STATUS_MESSAGEr_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        /* reg            SCH_INDIRECT_COMMAND_RD_DATAr */
        /* block size       */ 20,
        /* reset values     */ SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_reset_val,
        /* mask             */ SCH_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        /* reg            SCH_INDIRECT_COMMAND_WR_DATAr */
        /* block size       */ 20,
        /* reset values     */ SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_reset_val,
        /* mask             */ SCH_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r_mask_val,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_ABOVE_64_INT_SCH_REG_0168r */
        /* reg            SCH_REG_0168r */
        /* block size       */ 3,
        /* reset values     */ SCH_REG_0168r_reset_val,
        /* mask             */ SCH_REG_0168r_mask_val,
    },
#endif /* chips */

    {0} /* Extra empty entry for compiler */

}; /* soc_reg_above_64_list array */

