<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallingConvention_8h_source.html">AArch64CallingConvention.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ExpandImm_8h_source.html">AArch64ExpandImm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PerfectShuffle_8h_source.html">AArch64PerfectShuffle.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Twine_8h_source.html">llvm/ADT/Twine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LoopInfo_8h_source.html">llvm/Analysis/LoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MemoryLocation_8h_source.html">llvm/Analysis/MemoryLocation.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ObjCARCUtil_8h_source.html">llvm/Analysis/ObjCARCUtil.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetTransformInfo_8h_source.html">llvm/Analysis/TargetTransformInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTracking_8h_source.html">llvm/Analysis/ValueTracking.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Analysis_8h_source.html">llvm/CodeGen/Analysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RuntimeLibcalls_8h_source.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAG_8h_source.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetCallingConv_8h_source.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTypes_8h_source.html">llvm/CodeGen/ValueTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GetElementPtrTypeIterator_8h_source.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2Instruction_8h_source.html">llvm/IR/Instruction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicInst_8h_source.html">llvm/IR/IntrinsicInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Module_8h_source.html">llvm/IR/Module.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OperandTraits_8h_source.html">llvm/IR/OperandTraits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Use_8h_source.html">llvm/IR/Use.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Value_8h_source.html">llvm/IR/Value.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AtomicOrdering_8h_source.html">llvm/Support/AtomicOrdering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstructionCost_8h_source.html">llvm/Support/InstructionCost.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/TargetParser/Triple.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;optional&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;AArch64GenAsmMatcher.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGenericSetCCInfo.html">GenericSetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of ISD::SET_CC operands.  <a href="structGenericSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of a SET_CC lowered into AArch64 code.  <a href="structAArch64SetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSetCCInfo.html">SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of SetCC information.  <a href="unionSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to be able to read SetCC information.  <a href="structSetCCInfoAndKind.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-lower&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3612a9f67cfd6294483557fe592ad037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>,  <a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>,  <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3612a9f67cfd6294483557fe592ad037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3e769d29cd5e6ae3becf6fc0afec9e06">LCALLNAME4</a>(<a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>,  <a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>)</td></tr>
<tr class="separator:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">LCALLNAME5</a>(<a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>,  <a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>)</td></tr>
<tr class="separator:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb469989985105371cdb192ac9a26f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8fb469989985105371cdb192ac9a26f1">MAKE_CASE</a>(V)</td></tr>
<tr class="separator:a8fb469989985105371cdb192ac9a26f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de2baad077d3029a9cb8f211cf67c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a97de2baad077d3029a9cb8f211cf67c1">GET_REGISTER_MATCHER</a></td></tr>
<tr class="separator:a97de2baad077d3029a9cb8f211cf67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> { <a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a>, 
<a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a>, 
<a class="el" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474">Invalid</a>
 }</td></tr>
<tr class="separator:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a967be3ec17a5edbe4fd5b45cd2bc75e7">STATISTIC</a> (NumShiftInserts, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> vector <a class="el" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a> inserts&quot;)</td></tr>
<tr class="separator:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a53f96d02cdaf11793d6e4cec4462ae26">STATISTIC</a> (NumOptimizedImms, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> times immediates were optimized&quot;)</td></tr>
<tr class="separator:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468ab481eae62623c2ef12e743b420b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a468ab481eae62623c2ef12e743b420b5">getPackedSVEVectorVT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a468ab481eae62623c2ef12e743b420b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">getPackedSVEVectorVT</a> (<a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a> EC)</td></tr>
<tr class="separator:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa83fc29419d3244b75d7a1d31d8d10d2">getPromotedVTForPredicate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad0581b9db1cc9ac63ca3c7eb944d4fd8">isPackedVectorType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space.  <a href="AArch64ISelLowering_8cpp.html#ad0581b9db1cc9ac63ca3c7eb944d4fd8">More...</a><br /></td></tr>
<tr class="separator:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4505ad2680dadef830f15ef8a28c16"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2e4505ad2680dadef830f15ef8a28c16">isMergePassthruOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a2e4505ad2680dadef830f15ef8a28c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187151ad10cb0296ee34212f48ccdb95"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a187151ad10cb0296ee34212f48ccdb95">isZeroingInactiveLanes</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a187151ad10cb0296ee34212f48ccdb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed37527b97744cc3570d09ed4d53fa51"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Imm)</td></tr>
<tr class="separator:aed37527b97744cc3570d09ed4d53fa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371ed2aa38ea07b42bb79e4414f78f39"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Imm)</td></tr>
<tr class="separator:a371ed2aa38ea07b42bb79e4414f78f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ed852a717e7421c4dd8ede4908d92"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOpc)</td></tr>
<tr class="separator:a882ed852a717e7421c4dd8ede4908d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10930c52b74a578790352742b8139389"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a10930c52b74a578790352742b8139389">getContainerForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a10930c52b74a578790352742b8139389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad979c12cf8b226899e08c1c0d8bfdf8a">convertToScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb001768f7eb9930ca97753a1e39e5e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afb001768f7eb9930ca97753a1e39e5e0">convertFromScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:afb001768f7eb9930ca97753a1e39e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a147fca66ac9f8b920b2a542b9c78a6ee">convertFixedMaskToScalableVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f640528921c3098a4dbaeef460e2ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a94f640528921c3098a4dbaeef460e2ae">getPredicateForScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a94f640528921c3098a4dbaeef460e2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed5232dabde8c9cc04bfc41f179213a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1ed5232dabde8c9cc04bfc41f179213a">isZerosVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1ed5232dabde8c9cc04bfc41f179213a"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZerosVector - Check whether SDNode N is a zero-filled vector.  <a href="AArch64ISelLowering_8cpp.html#a1ed5232dabde8c9cc04bfc41f179213a">More...</a><br /></td></tr>
<tr class="separator:a1ed5232dabde8c9cc04bfc41f179213a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b22e9412602b7ac342d65a53308f17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a84b22e9412602b7ac342d65a53308f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC  <a href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">More...</a><br /></td></tr>
<tr class="separator:a84b22e9412602b7ac342d65a53308f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f429073a46ec763cee3e892f2b6116e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:a3f429073a46ec763cee3e892f2b6116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">More...</a><br /></td></tr>
<tr class="separator:a3f429073a46ec763cee3e892f2b6116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:aa8526c2421f7be2bffb71de4318a9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a DAG fp condition code to an AArch64 CC.  <a href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">More...</a><br /></td></tr>
<tr class="separator:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035894ecbe9618f59e48813449bbfc55"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2, bool &amp;Invert)</td></tr>
<tr class="memdesc:a035894ecbe9618f59e48813449bbfc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions.  <a href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">More...</a><br /></td></tr>
<tr class="separator:a035894ecbe9618f59e48813449bbfc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed62699b7aa575737f0a85b362eaee2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</td></tr>
<tr class="separator:a0ed62699b7aa575737f0a85b362eaee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26f57722dfb847f2313d9674fa0cba"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:ade26f57722dfb847f2313d9674fa0cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c14466df9ca7e050fb6e324867538"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, bool IsSignaling)</td></tr>
<tr class="separator:ad57c14466df9ca7e050fb6e324867538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how profitable it is to fold a comparison's operand's shift and/or extension operations.  <a href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">More...</a><br /></td></tr>
<tr class="separator:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9899d90221eb3ba20a23f61a1663ed2a"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9899d90221eb3ba20a23f61a1663ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6280c4be708c3ce667f84f11d100e3c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6280c4be708c3ce667f84f11d100e3c2">valueToCarryFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool Invert)</td></tr>
<tr class="separator:a6280c4be708c3ce667f84f11d100e3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445f99c4f538b549af2e309f038d0f39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a445f99c4f538b549af2e309f038d0f39">carryFlagToValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flag, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool Invert)</td></tr>
<tr class="separator:a445f99c4f538b549af2e309f038d0f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6138304c85f24d61effb8d2c1bf096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8d6138304c85f24d61effb8d2c1bf096">overflowFlagToValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flag, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d6138304c85f24d61effb8d2c1bf096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97d55801b0dc4abd2816fa4cc4693d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa97d55801b0dc4abd2816fa4cc4693d0">lowerADDSUBCARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, bool IsSigned)</td></tr>
<tr class="separator:aa97d55801b0dc4abd2816fa4cc4693d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b284b652f676b448812e5ba2f1b9c70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b284b652f676b448812e5ba2f1b9c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ContentTy)</td></tr>
<tr class="separator:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f87d8844454c664483111762bd8dab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT)</td></tr>
<tr class="separator:a4f87d8844454c664483111762bd8dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtOpcode)</td></tr>
<tr class="separator:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e708751b55b7738b38de0ea56e0db0"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a89e708751b55b7738b38de0ea56e0db0">getConstantLaneNumOfExtractHalfOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op)</td></tr>
<tr class="separator:a89e708751b55b7738b38de0ea56e0db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49319d93381e455f0138e221896629"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool <a class="el" href="ExpandLargeDivRem_8cpp.html#a49b2092a066cfbc24bc6925bdea9682a">isSigned</a>)</td></tr>
<tr class="separator:a6c49319d93381e455f0138e221896629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca66750f8ee53c16cb1f5de41009e426"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca66750f8ee53c16cb1f5de41009e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b88feeb3710cc54997cad1540860f08"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b88feeb3710cc54997cad1540860f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e04e2a436db3281f42173654da414"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a792e04e2a436db3281f42173654da414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7dab689ce26a52af1162b8df95bfc0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8b7dab689ce26a52af1162b8df95bfc0">selectUmullSmull</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&amp;N0, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&amp;N1, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, bool &amp;IsMLA)</td></tr>
<tr class="separator:a8b7dab689ce26a52af1162b8df95bfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9e8f5ebe7b9c8e50171b610abef56677">getPTrue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>)</td></tr>
<tr class="separator:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21f7db152e4bac5dcc010230fc9ea36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af21f7db152e4bac5dcc010230fc9ea36">optimizeWhile</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool IsSigned, bool IsLess, bool IsEqual)</td></tr>
<tr class="separator:af21f7db152e4bac5dcc010230fc9ea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdb38ba97d3ced9be618b22a8053581"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a1cdb38ba97d3ced9be618b22a8053581">getSVEPredicateBitCast</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1cdb38ba97d3ced9be618b22a8053581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2e90f21f806a2f30d67fcdd3dc89e"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="classllvm_1_1SMEAttrs.html">SMEAttrs</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9cf2e90f21f806a2f30d67fcdd3dc89e">getCalleeAttrsFromExternalFunction</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:a9cf2e90f21f806a2f30d67fcdd3dc89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aff93a53ab4054e4a16e471811a1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a13aff93a53ab4054e4a16e471811a1e0">getGatherVecOpcode</a> (bool IsScaled, bool IsSigned, bool NeedsExtend)</td></tr>
<tr class="separator:a13aff93a53ab4054e4a16e471811a1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826a885b5bd89966db69c1bd9f57d25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a826a885b5bd89966db69c1bd9f57d25e">getSignExtendedGatherOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a826a885b5bd89966db69c1bd9f57d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39074c14f912395b71849863077d463d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a39074c14f912395b71849863077d463d">LowerBRCOND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a39074c14f912395b71849863077d463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62766c75f88612ffa652342472e755f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a62766c75f88612ffa652342472e755f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adbf41e18f7132ffe3bccbcfc61bbd8cf">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, bool GuaranteeTailCalls)</td></tr>
<tr class="memdesc:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <a href="AArch64ISelLowering_8cpp.html#adbf41e18f7132ffe3bccbcfc61bbd8cf">More...</a><br /></td></tr>
<tr class="separator:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <a href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">More...</a><br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf014c51371fcfb7c32e932c2d3b1d6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0bf014c51371fcfb7c32e932c2d3b1d6">analyzeCallOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo)</td></tr>
<tr class="separator:a0bf014c51371fcfb7c32e932c2d3b1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51eccb824edbda20ca098e164d9779b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab51eccb824edbda20ca098e164d9779b">checkZExtBool</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab51eccb824edbda20ca098e164d9779b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b96705d5c658c53dbf174dc6a33f7b"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad8b96705d5c658c53dbf174dc6a33f7b">lookThroughSignExtension</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val)</td></tr>
<tr class="separator:ad8b96705d5c658c53dbf174dc6a33f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b9ffb69b33609760bdf1a56390b7a8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a82b9ffb69b33609760bdf1a56390b7a8">isOrXorChain</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Num, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;, 16 &gt; &amp;WorkList)</td></tr>
<tr class="separator:a82b9ffb69b33609760bdf1a56390b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58bff1dbe11572c7b2150fc2ffda1b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac58bff1dbe11572c7b2150fc2ffda1b1">performOrXorChainCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac58bff1dbe11572c7b2150fc2ffda1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;ExtraSteps)</td></tr>
<tr class="separator:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)</td></tr>
<tr class="separator:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae138473fc11097221f02e42677663dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae138473fc11097221f02e42677663dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class.  <a href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">More...</a><br /></td></tr>
<tr class="separator:aae138473fc11097221f02e42677663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94d01adfba8b1a65f781ecd925111ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V)</td></tr>
<tr class="memdesc:ae94d01adfba8b1a65f781ecd925111ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction.  <a href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">More...</a><br /></td></tr>
<tr class="separator:ae94d01adfba8b1a65f781ecd925111ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <a href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">More...</a><br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547dd3b2c2f8064c78de596bd957c92"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a0547dd3b2c2f8064c78de596bd957c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d111456965bbe4e7b1b5021093a6f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab1d111456965bbe4e7b1b5021093a6f6">ReconstructTruncateFromBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab1d111456965bbe4e7b1b5021093a6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670137fe83c1213c3c2e82b8144e9af3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a670137fe83c1213c3c2e82b8144e9af3">isWideDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;DupLaneOp)</td></tr>
<tr class="memdesc:a670137fe83c1213c3c2e82b8144e9af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type.  <a href="AArch64ISelLowering_8cpp.html#a670137fe83c1213c3c2e82b8144e9af3">More...</a><br /></td></tr>
<tr class="separator:a670137fe83c1213c3c2e82b8144e9af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool &amp;ReverseEXT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:a195d7dc249759221f9ee792a901a462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <a href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">More...</a><br /></td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14c27fea2964289d4310614a18788e5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:ad14c27fea2964289d4310614a18788e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">More...</a><br /></td></tr>
<tr class="separator:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5254c39b86764ce2ca093701342756"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:a3b5254c39b86764ce2ca093701342756"><td class="mdescLeft">&#160;</td><td class="mdescRight">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">More...</a><br /></td></tr>
<tr class="separator:a3b5254c39b86764ce2ca093701342756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1476240ebd4bc1b48535567993515fb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ad1476240ebd4bc1b48535567993515fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <a href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">More...</a><br /></td></tr>
<tr class="separator:ad1476240ebd4bc1b48535567993515fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db00b480bde7c4005a6d9091b8648d2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> NumInputElements, bool &amp;DstIsLeft, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;Anomaly)</td></tr>
<tr class="separator:a5db00b480bde7c4005a6d9091b8648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016f7b15a2e335153beb2421ac622ce5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool SplitLHS)</td></tr>
<tr class="separator:a016f7b15a2e335153beb2421ac622ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b61f0543f51a5dca686a9f9f258240"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a95b61f0543f51a5dca686a9f9f258240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7266504e88c036bd48704ba439eababb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7266504e88c036bd48704ba439eababb">GeneratePerfectShuffle</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PFEntry, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7266504e88c036bd48704ba439eababb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle.  <a href="AArch64ISelLowering_8cpp.html#a7266504e88c036bd48704ba439eababb">More...</a><br /></td></tr>
<tr class="separator:a7266504e88c036bd48704ba439eababb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cdd12114b2452d5dc26ab23460bb60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07cdd12114b2452d5dc26ab23460bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f064ee27555e0a70ef944b728969ce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> EltType)</td></tr>
<tr class="separator:a3f064ee27555e0a70ef944b728969ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5bd62ec61571d2805d0d609d279a3e3e">constructDup</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Lane, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad4b345ad0cb65872e51e8eebfac19b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afad4b345ad0cb65872e51e8eebfac19b">isWideTypeMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; <a class="el" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;NewMask)</td></tr>
<tr class="separator:afad4b345ad0cb65872e51e8eebfac19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9d9cb8881ecb22d3225e564b5b2fb01c">tryWidenMaskForShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7072e7476bdcc2ff6396305b680fa83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab7072e7476bdcc2ff6396305b680fa83">tryToConvertShuffleOfTbl2ToTbl4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab7072e7476bdcc2ff6396305b680fa83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits)</td></tr>
<tr class="separator:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b49fd007d3e59011c1e924579f3a80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a52b49fd007d3e59011c1e924579f3a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed120dd6850080b309b6054efd2b142b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:aed120dd6850080b309b6054efd2b142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41506ddab8a425491f9ebf969036eb84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a41506ddab8a425491f9ebf969036eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab17595c13740973595e3e453704985a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;ConstVal)</td></tr>
<tr class="separator:aab17595c13740973595e3e453704985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254b0db030fe653dbe78f9336bf97c39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a254b0db030fe653dbe78f9336bf97c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06205ea56e17027e23e321056e351c58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a06205ea56e17027e23e321056e351c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa445306c81581d7e08af58dc6e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a46baa445306c81581d7e08af58dc6e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5a7657d8603c0ab8844fb6a8202c1a1b">isPow2Splat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;SplatVal, bool &amp;Negated)</td></tr>
<tr class="separator:a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a8488e7918427cbc59c4216e0249bc8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value.  <a href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">More...</a><br /></td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34aa0262dce6014056d3d3be02682af"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool isLong, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:ad34aa0262dce6014056d3d3be02682af"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation.  <a href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">More...</a><br /></td></tr>
<tr class="separator:ad34aa0262dce6014056d3d3be02682af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ce20d2138535663fed2e0fcc5ec604"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool isNarrow, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a03ce20d2138535663fed2e0fcc5ec604"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation.  <a href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">More...</a><br /></td></tr>
<tr class="separator:a03ce20d2138535663fed2e0fcc5ec604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, bool NoNans, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplParams" colspan="2">template&lt;unsigned NumVecs&gt; </td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a430025e146710444567fa8bd1da2d3a9">setInfoSVEStN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, AArch64TargetLowering::IntrinsicInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;CI)</td></tr>
<tr class="memdesc:a430025e146710444567fa8bd1da2d3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics.  <a href="AArch64ISelLowering_8cpp.html#a430025e146710444567fa8bd1da2d3a9">More...</a><br /></td></tr>
<tr class="separator:a430025e146710444567fa8bd1da2d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a0d5bd9ce49a22f0592f0add609493"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac5a0d5bd9ce49a22f0592f0add609493">isSplatShuffle</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *V)</td></tr>
<tr class="separator:ac5a0d5bd9ce49a22f0592f0add609493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57aa964441f0796b3d49de878edaca5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af57aa964441f0796b3d49de878edaca5">areExtractShuffleVectors</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2, bool AllowSplat=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:af57aa964441f0796b3d49de878edaca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#af57aa964441f0796b3d49de878edaca5">More...</a><br /></td></tr>
<tr class="separator:af57aa964441f0796b3d49de878edaca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34998313b61266257a43201da0dd344c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Ext2)</td></tr>
<tr class="memdesc:a34998313b61266257a43201da0dd344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements.  <a href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">More...</a><br /></td></tr>
<tr class="separator:a34998313b61266257a43201da0dd344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae076239dfaf8887811009871f69f4b0e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae076239dfaf8887811009871f69f4b0e">isOperandOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op)</td></tr>
<tr class="memdesc:ae076239dfaf8887811009871f69f4b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op could be used with vmull_high_p64 intrinsic.  <a href="AArch64ISelLowering_8cpp.html#ae076239dfaf8887811009871f69f4b0e">More...</a><br /></td></tr>
<tr class="separator:ae076239dfaf8887811009871f69f4b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcfd956b0c1d690e633ef4954123100"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abdcfd956b0c1d690e633ef4954123100">areOperandsOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:abdcfd956b0c1d690e633ef4954123100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic.  <a href="AArch64ISelLowering_8cpp.html#abdcfd956b0c1d690e633ef4954123100">More...</a><br /></td></tr>
<tr class="separator:abdcfd956b0c1d690e633ef4954123100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d45f632d18e84c9c2b84b7fc3cccd7f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2d45f632d18e84c9c2b84b7fc3cccd7f">createTblShuffleForZExt</a> (<a class="el" href="classllvm_1_1ZExtInst.html">ZExtInst</a> *ZExt, bool IsLittleEndian)</td></tr>
<tr class="separator:a2d45f632d18e84c9c2b84b7fc3cccd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aade91cf963bd6be461be24ff3a284c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5aade91cf963bd6be461be24ff3a284c">createTblForTrunc</a> (<a class="el" href="classllvm_1_1TruncInst.html">TruncInst</a> *TI, bool IsLittleEndian)</td></tr>
<tr class="separator:a5aade91cf963bd6be461be24ff3a284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5807a9463be7f7be605db0c7310d19"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afd5807a9463be7f7be605db0c7310d19">getSVEContainerIRType</a> (<a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *VTy)</td></tr>
<tr class="separator:afd5807a9463be7f7be605db0c7310d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0.  <a href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">More...</a><br /></td></tr>
<tr class="separator:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436aed4536d617f9ac1a208273150ac0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a436aed4536d617f9ac1a208273150ac0">performVecReduceAddCombineWithUADDLP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a436aed4536d617f9ac1a208273150ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d8fbde7afd8f90c51d6001d0144b1c8">performVecReduceAddCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST)</td></tr>
<tr class="separator:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ece31c45ed2351976803ebe4df89425"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7ece31c45ed2351976803ebe4df89425">performUADDVAddCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7ece31c45ed2351976803ebe4df89425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad657d5a1d3a2813dbd073c235119c7e8">performUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52bce44713165c831945178e1d5f696"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac52bce44713165c831945178e1d5f696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbacccafd2b35465ffc7ac5f022a63a"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#acfbacccafd2b35465ffc7ac5f022a63a">IsSVECntIntrinsic</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>)</td></tr>
<tr class="separator:acfbacccafd2b35465ffc7ac5f022a63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7359600fe5706c707428ec57ee2e878"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7359600fe5706c707428ec57ee2e878">calculatePreExtendType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend)</td></tr>
<tr class="memdesc:aa7359600fe5706c707428ec57ee2e878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>.  <a href="AArch64ISelLowering_8cpp.html#aa7359600fe5706c707428ec57ee2e878">More...</a><br /></td></tr>
<tr class="separator:aa7359600fe5706c707428ec57ee2e878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b1ef73daf047e3bc666006c9e35a77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a90b1ef73daf047e3bc666006c9e35a77">performBuildShuffleExtendCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a90b1ef73daf047e3bc666006c9e35a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a buildvector(sext/zext) or shuffle(sext/zext, undef) node pattern into sext/zext(buildvector) or sext/zext(shuffle) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <a href="AArch64ISelLowering_8cpp.html#a90b1ef73daf047e3bc666006c9e35a77">More...</a><br /></td></tr>
<tr class="separator:a90b1ef73daf047e3bc666006c9e35a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa4e28ca1530af0a13768a0e242e5fe59">performMulVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="X86PartialReduction_8cpp.html#ae0f503db91504a3f3440ab81260e4134">Mul</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa4e28ca1530af0a13768a0e242e5fe59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <a href="AArch64ISelLowering_8cpp.html#aa4e28ca1530af0a13768a0e242e5fe59">More...</a><br /></td></tr>
<tr class="separator:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147c639e2ca29ad3a47362caa10562e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a147c639e2ca29ad3a47362caa10562e8">performMulVectorCmpZeroCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a147c639e2ca29ad3a47362caa10562e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ab6672869d33da27a1fb4f09602dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08ab6672869d33da27a1fb4f09602dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7054eb07a4962c7516115555800c017"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa7054eb07a4962c7516115555800c017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion.  <a href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">More...</a><br /></td></tr>
<tr class="separator:aa7054eb07a4962c7516115555800c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2ff9339217d23796a7456110eb52a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a20a2ff9339217d23796a7456110eb52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point divide by power of two into fixed-point to floating-point conversion.  <a href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">More...</a><br /></td></tr>
<tr class="separator:a20a2ff9339217d23796a7456110eb52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ShiftAmount, bool &amp;FromHi)</td></tr>
<tr class="memdesc:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An EXTR instruction is made up of two shifts, ORed together.  <a href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">More...</a><br /></td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair.  <a href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">More...</a><br /></td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb90031fb3d067969f3951a7a65c3db9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adb90031fb3d067969f3951a7a65c3db9">tryCombineToBSL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI)</td></tr>
<tr class="separator:adb90031fb3d067969f3951a7a65c3db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4764dd7a5c84db5880e9d37d5c1ce949"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4764dd7a5c84db5880e9d37d5c1ce949">performANDORCSELCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4764dd7a5c84db5880e9d37d5c1ce949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f99c1c02a48f20e7ec9d30d11d093c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a33f99c1c02a48f20e7ec9d30d11d093c">performORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI)</td></tr>
<tr class="separator:a33f99c1c02a48f20e7ec9d30d11d093c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec601d177f33c89713cff3857f97aa77"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT)</td></tr>
<tr class="separator:aec601d177f33c89713cff3857f97aa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615c2897e116be598ef60e4bbdbdd52"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af615c2897e116be598ef60e4bbdbdd52">isAllInactivePredicate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af615c2897e116be598ef60e4bbdbdd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33354bc388aab299f6dca5b75bbe2238"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a33354bc388aab299f6dca5b75bbe2238">isAllActivePredicate</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a33354bc388aab299f6dca5b75bbe2238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af121f09f2d04bed8fb532a82bceaa576"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af121f09f2d04bed8fb532a82bceaa576">performReinterpretCastCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af121f09f2d04bed8fb532a82bceaa576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267cdbd87c30830568cb74844b0e489c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a267cdbd87c30830568cb74844b0e489c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b71e82eb6d0048dc18a58df8bc97baf">hasPairwiseAdd</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, bool FullFP16)</td></tr>
<tr class="separator:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab013d8b8b54d9682107b04173e54333a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Pg, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>)</td></tr>
<tr class="separator:ab013d8b8b54d9682107b04173e54333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c02372c3ca3dfe2fed1bb12f00bae2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a24c02372c3ca3dfe2fed1bb12f00bae2">isPredicateCCSettingOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a24c02372c3ca3dfe2fed1bb12f00bae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e5d35ccfe68c41092edc168cfb393e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a77e5d35ccfe68c41092edc168cfb393e">performFirstTrueTestVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a77e5d35ccfe68c41092edc168cfb393e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076775accdfd3a4707279b9636a4986b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a076775accdfd3a4707279b9636a4986b">performLastTrueTestVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a076775accdfd3a4707279b9636a4986b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd957dcc1874b25b5b758324370d20d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aefd957dcc1874b25b5b758324370d20d">performExtractVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:aefd957dcc1874b25b5b758324370d20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4e8ce89b104f162a8900ab94461e95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d4e8ce89b104f162a8900ab94461e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab253557e698e63e5f05d8d9dd1d91f5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aab253557e698e63e5f05d8d9dd1d91f5">performExtractSubvectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aab253557e698e63e5f05d8d9dd1d91f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4334801ad99c95a1b5fd0f417e16af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afa4334801ad99c95a1b5fd0f417e16af">performInsertSubvectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afa4334801ad99c95a1b5fd0f417e16af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2caac341848f2601e62da4fed020063"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2caac341848f2601e62da4fed020063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7427237c74674e338a5baf351956f98"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae7427237c74674e338a5baf351956f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f95075554b414bb1d785124a656e2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="unionSetCCInfo.html">SetCCInfo</a>)</td></tr>
<tr class="memdesc:a0d5f95075554b414bb1d785124a656e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one.  <a href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">More...</a><br /></td></tr>
<tr class="separator:a0d5f95075554b414bb1d785124a656e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e132c04f973b024b815eaad19165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a434e132c04f973b024b815eaad19165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635ad8d6dba2689cc34e3bb3fb12c2a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a635ad8d6dba2689cc34e3bb3fb12c2a6">performAddUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a635ad8d6dba2689cc34e3bb3fb12c2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2006316fe1239e3e559f680aa00e365"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae2006316fe1239e3e559f680aa00e365">performAddCSelIntoCSinc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae2006316fe1239e3e559f680aa00e365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the scalar expression combine in the form of: CSEL(c, 1, cc) + b =&gt; CSINC(b+c, b, cc) CSNEG(c, -1, cc) + b =&gt; CSINC(b+c, b, cc)  <a href="AArch64ISelLowering_8cpp.html#ae2006316fe1239e3e559f680aa00e365">More...</a><br /></td></tr>
<tr class="separator:ae2006316fe1239e3e559f680aa00e365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1d70c3a535976917e68bf1626e75c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aef1d70c3a535976917e68bf1626e75c4">performAddDotCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aef1d70c3a535976917e68bf1626e75c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c95d8ebfbe761e65c532e6ccf00c43"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a77c95d8ebfbe761e65c532e6ccf00c43">isNegatedInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a77c95d8ebfbe761e65c532e6ccf00c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6ec02bd32736d63ff013ba5d50d05e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2c6ec02bd32736d63ff013ba5d50d05e">getNegatedInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2c6ec02bd32736d63ff013ba5d50d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf8361890dacf0c32272b056acff135"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6bf8361890dacf0c32272b056acff135">performNegCSelCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6bf8361890dacf0c32272b056acff135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cfdd1edda3ca53d8d1415231e1cb5e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a50cfdd1edda3ca53d8d1415231e1cb5e">isCMP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a50cfdd1edda3ca53d8d1415231e1cb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d3567387bb0ac055fbd7a5cf19a93"><td class="memItemLeft" align="right" valign="top">static std::optional&lt; <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a153d3567387bb0ac055fbd7a5cf19a93">getCSETCondCode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a153d3567387bb0ac055fbd7a5cf19a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8648786e9af485e27d907ecd2f2a2a08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8648786e9af485e27d907ecd2f2a2a08">foldOverflowCheck</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool IsAdd)</td></tr>
<tr class="separator:a8648786e9af485e27d907ecd2f2a2a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43491efca0a534410c1dcece99f2949"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab43491efca0a534410c1dcece99f2949">foldADCToCINC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab43491efca0a534410c1dcece99f2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca3c5f92da23caf890a8da09ea8c06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0ca3c5f92da23caf890a8da09ea8c06f">performVectorAddSubExtCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0ca3c5f92da23caf890a8da09ea8c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bb7ee72f79badd15b563bf112de6e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad6bb7ee72f79badd15b563bf112de6e5">performBuildVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad6bb7ee72f79badd15b563bf112de6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522012ca716d76c363824241df415097"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a522012ca716d76c363824241df415097">performTruncateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a522012ca716d76c363824241df415097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c7c45737725bfde12e18e00feae15a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a41c7c45737725bfde12e18e00feae15a">isExtendOrShiftOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a41c7c45737725bfde12e18e00feae15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb42a02647e8a6e78e252dd235388ac8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afb42a02647e8a6e78e252dd235388ac8">performAddCombineSubShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SUB, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Z, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afb42a02647e8a6e78e252dd235388ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca75d170f0dbf6e6473db3ef6148e1d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca75d170f0dbf6e6473db3ef6148e1d5">performAddCombineForShiftedOperands</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca75d170f0dbf6e6473db3ef6148e1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0f2aa7553db086084d3af12309181c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b0f2aa7553db086084d3af12309181c">performSubAddMULCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b0f2aa7553db086084d3af12309181c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aff2bc20e8eb833e03b606b42bc446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a83aff2bc20e8eb833e03b606b42bc446">performAddSubCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83aff2bc20e8eb833e03b606b42bc446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc515df450408045fd43835105d0c6ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc515df450408045fd43835105d0c6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0fb69928bec544ec83f90f26393521"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aad0fb69928bec544ec83f90f26393521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae856ed3494d62692bb06a4d96dc33f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Mask, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaae856ed3494d62692bb06a4d96dc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293602509a91b24af2a2d56204ff5e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5293602509a91b24af2a2d56204ff5e1">LowerSVEIntrinsicIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5293602509a91b24af2a2d56204ff5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5fa6fc960b3aa12be602d53c619db3fe">LowerSVEIntrinsicDUP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaae576935c3d68f63d9207bd5da494"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4eaae576935c3d68f63d9207bd5da494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05f57690dd5d9df763d5b75d14bc47fd">tryConvertSVEWideCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade199a6ca80a92917720916398f22963"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ade199a6ca80a92917720916398f22963">combineSVEReductionInt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ade199a6ca80a92917720916398f22963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8762f1b4293f84b4f55ba7e2ee15924a">combineSVEReductionFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a769d7f599c512004a3f5d71e0ef7a8ed">combineSVEReductionOrderedFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a55b5f0acbccdfe1f3e0688fa60b8d5e9">convertMergedOpToPredOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, bool UnpredOp=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, bool SwapOperands=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633803da2c1e9246eae907b238a0beb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3633803da2c1e9246eae907b238a0beb">isCheapToExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3633803da2c1e9246eae907b238a0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f3ecc52d65b8827909808283319dfa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a60f3ecc52d65b8827909808283319dfa">performSignExtendSetCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60f3ecc52d65b8827909808283319dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4765786a8a3de00320df895defc3250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4765786a8a3de00320df895defc3250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f067c980840336e15888700870c6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumVecElts)</td></tr>
<tr class="separator:a6a7f067c980840336e15888700870c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7b49e80a5c71aff0a4a6d6a637cafe3f">performLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc)</td></tr>
<tr class="separator:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplParams" colspan="2">template&lt;unsigned Opcode&gt; </td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aae814004d3aa90fb312b7ac62cedb284">performLD1ReplicateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aae814004d3aa90fb312b7ac62cedb284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d287a92051d679a9eb264a553c64ffd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d287a92051d679a9eb264a553c64ffd">performST1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d287a92051d679a9eb264a553c64ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13534e47159f35c97e261aac72664214"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a13534e47159f35c97e261aac72664214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  <a href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">More...</a><br /></td></tr>
<tr class="separator:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cd060277e4cb924783db572374c66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a824cd060277e4cb924783db572374c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of a scalar to a vector store by scalar stores of the scalar value.  <a href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">More...</a><br /></td></tr>
<tr class="separator:a824cd060277e4cb924783db572374c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5bb7ddabde61f69fdb9785410078ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4b5bb7ddabde61f69fdb9785410078ac">performSpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b5bb7ddabde61f69fdb9785410078ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e64a2f9eb3ade81edd0d1e20034ec1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a47e64a2f9eb3ade81edd0d1e20034ec1">performUnpackCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a47e64a2f9eb3ade81edd0d1e20034ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6d19ed80cfde5ce9d55d55eeb139846c">performUzpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20421c306f02a92c47eef00c2a1f02f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a20421c306f02a92c47eef00c2a1f02f8">performGLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20421c306f02a92c47eef00c2a1f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e495837f173dea1e6919b589d315f67"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a7e495837f173dea1e6919b589d315f67">performVectorShiftCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a7e495837f173dea1e6919b589d315f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize a vector shift instruction and its operand if shifted out bits are not used.  <a href="AArch64ISelLowering_8cpp.html#a7e495837f173dea1e6919b589d315f67">More...</a><br /></td></tr>
<tr class="separator:a7e495837f173dea1e6919b589d315f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aa3058a584e6bc0e5b94db121422eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab5aa3058a584e6bc0e5b94db121422eb">performSunpkloCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab5aa3058a584e6bc0e5b94db121422eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, bool IsLaneOp)</td></tr>
<tr class="memdesc:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R.  <a href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">More...</a><br /></td></tr>
<tr class="separator:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aeb38e252532a5362ac68998d0af93"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af4aeb38e252532a5362ac68998d0af93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation.  <a href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">More...</a><br /></td></tr>
<tr class="separator:af4aeb38e252532a5362ac68998d0af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28deaf5887a7f186a2012df2bf82752"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af28deaf5887a7f186a2012df2bf82752">foldTruncStoreOfExt</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af28deaf5887a7f186a2012df2bf82752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60f4de0d1e0dac32141edcacb8d20c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae60f4de0d1e0dac32141edcacb8d20c3">performLOADCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ae60f4de0d1e0dac32141edcacb8d20c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ad19eb01bd287efda27e7bc5ba67cd144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e566876b6ec934e149faae1a9b6f74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac1e566876b6ec934e149faae1a9b6f74">performMSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac1e566876b6ec934e149faae1a9b6f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e1d91d4013f7c45951b5fb918f94f0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac2e1d91d4013f7c45951b5fb918f94f0">foldIndexIntoBase</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Scale, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2e1d91d4013f7c45951b5fb918f94f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64348c468485ac9fa8aaf382307061fb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a64348c468485ac9fa8aaf382307061fb">findMoreOptimalIndexType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a64348c468485ac9fa8aaf382307061fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50cb0376d697cd4ca4f6469bd6bd25c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad50cb0376d697cd4ca4f6469bd6bd25c">performMaskedGatherScatterCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad50cb0376d697cd4ca4f6469bd6bd25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbb20906245b5a07551c13da1409712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2fbb20906245b5a07551c13da1409712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates.  <a href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">More...</a><br /></td></tr>
<tr class="separator:a2fbb20906245b5a07551c13da1409712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c422be962af393f15b15dbc07b962"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;ExtType)</td></tr>
<tr class="separator:a257c422be962af393f15b15dbc07b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deaa2646ae97cfae439e7854bb16231"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> AddConstant, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CompConstant)</td></tr>
<tr class="separator:a4deaa2646ae97cfae439e7854bb16231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe728440df980a14ddaa125c441496cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#afe728440df980a14ddaa125c441496cc">performSubsToAndsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *SubsNode, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *AndNode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CCIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CmpIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:afe728440df980a14ddaa125c441496cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CCIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CmpIndex)</td></tr>
<tr class="separator:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c0c5cfbf4e57361a98212ee977ee01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a05c0c5cfbf4e57361a98212ee977ee01">foldCSELofCTTZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05c0c5cfbf4e57361a98212ee977ee01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a58a0466a38d38cc1fc0c57513195f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a54a58a0466a38d38cc1fc0c57513195f">foldCSELOfCSEL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a54a58a0466a38d38cc1fc0c57513195f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8e4441770569e02f67db99773afff0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4b8e4441770569e02f67db99773afff0">performCSELCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b8e4441770569e02f67db99773afff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07229844dfee2ef29637eec9717bede7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a07229844dfee2ef29637eec9717bede7">tryToWidenSetCCOperands</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07229844dfee2ef29637eec9717bede7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26d28bee621b8087f1521482dc3b825"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa26d28bee621b8087f1521482dc3b825">performSETCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa26d28bee621b8087f1521482dc3b825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73ebacb24d087b199805b801f61507"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4a73ebacb24d087b199805b801f61507">performFlagSettingCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> GenericOpcode)</td></tr>
<tr class="separator:a4a73ebacb24d087b199805b801f61507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b5373efa0bde041422551595378b61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa7b5373efa0bde041422551595378b61">performSetCCPunpkCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa7b5373efa0bde041422551595378b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcaf1212adde88b8addaf1060c459819"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abcaf1212adde88b8addaf1060c459819">performSetccMergeZeroCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:abcaf1212adde88b8addaf1060c459819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Bit, bool &amp;Invert, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246e1e2988325698821d504157ed804"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af246e1e2988325698821d504157ed804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19494f628ff5bd818b43081b5615420e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a19494f628ff5bd818b43081b5615420e">trySwapVSelectOperands</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a19494f628ff5bd818b43081b5615420e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2faab09dd74a706e426de046a3f4a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc2faab09dd74a706e426de046a3f4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580959284fc1395f017d102336eb695"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a3580959284fc1395f017d102336eb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar.  <a href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">More...</a><br /></td></tr>
<tr class="separator:a3580959284fc1395f017d102336eb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e1234497dd7fb39211e46523f02459"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a08e1234497dd7fb39211e46523f02459">performDUPCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a08e1234497dd7fb39211e46523f02459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e26f948f8ef8569ce1efb6426adab4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a43e26f948f8ef8569ce1efb6426adab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get rid of unnecessary NVCASTs (that don't change the type).  <a href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">More...</a><br /></td></tr>
<tr class="separator:a43e26f948f8ef8569ce1efb6426adab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c243011cdda005e97448378d575096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</td></tr>
<tr class="separator:a40c243011cdda005e97448378d575096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26a970eb40a07c455b1bf8697cb9409"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae26a970eb40a07c455b1bf8697cb9409">performCTLZCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ae26a970eb40a07c455b1bf8697cb9409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248bd47e01d010febc04be3e960dab50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a248bd47e01d010febc04be3e960dab50">getScaledOffsetForBitWidth</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a248bd47e01d010febc04be3e960dab50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fbe5471ca943e493b21fde95c91be1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a39fbe5471ca943e493b21fde95c91be1">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OffsetInBytes, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a39fbe5471ca943e493b21fde95c91be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode:  <a href="AArch64ISelLowering_8cpp.html#a39fbe5471ca943e493b21fde95c91be1">More...</a><br /></td></tr>
<tr class="separator:a39fbe5471ca943e493b21fde95c91be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95adacc1b14c2ed32834674c925ffd80"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a95adacc1b14c2ed32834674c925ffd80">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a95adacc1b14c2ed32834674c925ffd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode:  <a href="AArch64ISelLowering_8cpp.html#a95adacc1b14c2ed32834674c925ffd80">More...</a><br /></td></tr>
<tr class="separator:a95adacc1b14c2ed32834674c925ffd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d322dc7ec082cd00e94e7888b78a43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ad9d322dc7ec082cd00e94e7888b78a43">performScatterStoreCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, bool OnlyPackedOffsets=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:ad9d322dc7ec082cd00e94e7888b78a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856202032515a6113c3de53d575f2d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a856202032515a6113c3de53d575f2d33">performGatherLoadCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, bool OnlyPackedOffsets=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a856202032515a6113c3de53d575f2d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72895c7f66e26be35e106221a2ab26ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a72895c7f66e26be35e106221a2ab26ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77650539aaaa54572ee61d0cf97a3575"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a77650539aaaa54572ee61d0cf97a3575">legalizeSVEGatherPrefetchOffsVec</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a77650539aaaa54572ee61d0cf97a3575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector.  <a href="AArch64ISelLowering_8cpp.html#a77650539aaaa54572ee61d0cf97a3575">More...</a><br /></td></tr>
<tr class="separator:a77650539aaaa54572ee61d0cf97a3575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823e4af88c760486aecf7639ab3dc46e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a823e4af88c760486aecf7639ab3dc46e">combineSVEPrefetchVecBaseImmOff</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a823e4af88c760486aecf7639ab3dc46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;<a class="el" href="classT.html">T</a>&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;<a class="el" href="classT.html">T</a>&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode.  <a href="AArch64ISelLowering_8cpp.html#a823e4af88c760486aecf7639ab3dc46e">More...</a><br /></td></tr>
<tr class="separator:a823e4af88c760486aecf7639ab3dc46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4289a5a86b371ea19a76d225c7cbbd12"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4289a5a86b371ea19a76d225c7cbbd12">isLanes1toNKnownZero</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a4289a5a86b371ea19a76d225c7cbbd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e2201d5e251af1abbfb6fde00df1cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a72e2201d5e251af1abbfb6fde00df1cb">removeRedundantInsertVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a72e2201d5e251af1abbfb6fde00df1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecebd3286d7e5e48086b22673717d22c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aecebd3286d7e5e48086b22673717d22c">performInsertVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aecebd3286d7e5e48086b22673717d22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94836016990ed423a2fffca7c1372cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ac94836016990ed423a2fffca7c1372cc">performSVESpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac94836016990ed423a2fffca7c1372cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b803a5cecda412b4f4984ad8db7201e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a8b803a5cecda412b4f4984ad8db7201e">performFPExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8b803a5cecda412b4f4984ad8db7201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22a8cab92ee5978be7e541e30667c55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab22a8cab92ee5978be7e541e30667c55">performBSPExpandForSVE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ab22a8cab92ee5978be7e541e30667c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88130de22a0c1eefe0ff49acda2ca4fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a88130de22a0c1eefe0ff49acda2ca4fd">performDupLane128Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a88130de22a0c1eefe0ff49acda2ca4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f8d142b901597abdf51e5e51a5605f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab7f8d142b901597abdf51e5e51a5605f">ReplaceAddWithADDP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ab7f8d142b901597abdf51e5e51a5605f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> InterOp, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> AcrossOp)</td></tr>
<tr class="separator:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1898673bb5859b4f7cd1c961726b31"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b1898673bb5859b4f7cd1c961726b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32739f322e03782811f33bc367f9bc3b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a32739f322e03782811f33bc367f9bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ccd59391be3ce4314e3c97d1b076c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ab7ccd59391be3ce4314e3c97d1b076c9">getAtomicLoad128Opcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ISDOpcode, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ordering)</td></tr>
<tr class="separator:ab7ccd59391be3ce4314e3c97d1b076c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae416c990e5945aed7ccfb70d4c7a5802"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#ae416c990e5945aed7ccfb70d4c7a5802">ReplaceATOMIC_LOAD_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ae416c990e5945aed7ccfb70d4c7a5802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530cb1ac51a52d71669f828697e6d771"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a530cb1ac51a52d71669f828697e6d771">UseTlsOffset</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a530cb1ac51a52d71669f828697e6d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a18462f9529b0e75812794eeedbb5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a68a18462f9529b0e75812794eeedbb5f">getPredicateForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a68a18462f9529b0e75812794eeedbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aa238c0945ce9c3ba4fd71439a8c316c6">getPredicateForVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="mdescLeft">&#160;</td><td class="mdescRight">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags  <a href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">More...</a><br /></td></tr>
<tr class="separator:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665697d954db3756f083f5db4cafe5dc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, bool &amp;CanNegate, bool &amp;MustBeFirst, bool WillNegate, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a665697d954db3756f083f5db4cafe5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.  <a href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">More...</a><br /></td></tr>
<tr class="separator:a665697d954db3756f083f5db4cafe5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, bool Negate, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate)</td></tr>
<tr class="memdesc:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.  <a href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">More...</a><br /></td></tr>
<tr class="separator:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC)</td></tr>
<tr class="memdesc:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit expression as a conjunction (a series of CCMP/CFCMP ops).  <a href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">More...</a><br /></td></tr>
<tr class="separator:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a01f9af05e8767e9fa2f803eb464b112e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a01f9af05e8767e9fa2f803eb464b112e">EnableAArch64ELFLocalDynamicTLSGeneration</a> (&quot;aarch64-elf-ldtls-<a class="el" href="PPCCTRLoops_8cpp.html#aba65d2fa14f76344d5be29f0b8ef6183">generation</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="PPCCTRLoops_8cpp.html#aba65d2fa14f76344d5be29f0b8ef6183">generation</a>&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td></tr>
<tr class="separator:a01f9af05e8767e9fa2f803eb464b112e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6c8d43031fc942d8cd15abc0070659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a9d6c8d43031fc942d8cd15abc0070659">EnableOptimizeLogicalImm</a> (&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> &quot; &quot;<a class="el" href="lib_2Target_2X86_2README_8txt.html#a28623f3a9b25b0ddf3660467c9b40f38">optimization</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a9d6c8d43031fc942d8cd15abc0070659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff4cc4a3a495279863388ea0ac5f9e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a> (&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AArch64 masked &quot; &quot;gather <a class="el" href="ScalarizeMaskedMemIntrin_8cpp.html#adef27058907244f0699caa1f4961d673">intrinsics</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a6ff4cc4a3a495279863388ea0ac5f9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7f48cd286b57df5f69f88a0c294641"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a0e7f48cd286b57df5f69f88a0c294641">MaxXors</a> (&quot;aarch64-max-xors&quot;, cl::init(16), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Maximum <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> xors&quot;))</td></tr>
<tr class="separator:a0e7f48cd286b57df5f69f88a0c294641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d47ae29d47b14b759625ee38930cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">MVT::i32</a></td></tr>
<tr class="memdesc:aee2d47ae29d47b14b759625ee38930cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type used for condition codes.  <a href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">More...</a><br /></td></tr>
<tr class="separator:aee2d47ae29d47b14b759625ee38930cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1a90f7b781c19253ad1e83617ebad8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MCPhysReg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a5f1a90f7b781c19253ad1e83617ebad8">GPRArgRegs</a> []</td></tr>
<tr class="separator:a5f1a90f7b781c19253ad1e83617ebad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e67665c7bfce442fd9f8a6cde11f0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MCPhysReg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelLowering_8cpp.html#a98e67665c7bfce442fd9f8a6cde11f0c">FPRArgRegs</a> []</td></tr>
<tr class="separator:a98e67665c7bfce442fd9f8a6cde11f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-lower&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a97de2baad077d3029a9cb8f211cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de2baad077d3029a9cb8f211cf67c1">&#9670;&nbsp;</a></span>GET_REGISTER_MATCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGISTER_MATCHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09675">9675</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a3e769d29cd5e6ae3becf6fc0afec9e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e769d29cd5e6ae3becf6fc0afec9e06">&#9670;&nbsp;</a></span>LCALLNAME4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 2) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 4) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 8)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">&#9670;&nbsp;</a></span>LCALLNAME5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 2)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 4) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 8) <a class="code" href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, 16)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3612a9f67cfd6294483557fe592ad037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3612a9f67cfd6294483557fe592ad037">&#9670;&nbsp;</a></span>LCALLNAMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAMES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  setLibcallName(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_RELAX, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_relax&quot;</span>);                                \</div>
<div class="line">  setLibcallName(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_REL, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_rel&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>##<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ_REL, #<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> #<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq_rel&quot;</span>);</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fb469989985105371cdb192ac9a26f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb469989985105371cdb192ac9a26f1">&#9670;&nbsp;</a></span>MAKE_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAKE_CASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">V</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> V:                                                                      \</div>
<div class="line">    return #V;</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ada83aca5979cc25fd3af0d660cb50d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83aca5979cc25fd3af0d660cb50d3d">&#9670;&nbsp;</a></span>PredicateConstraint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"></a>Upl&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"></a>Upa&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474"></a>Invalid&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09955">9955</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a938ec58a3fc5f05e1af0cf46d4924d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938ec58a3fc5f05e1af0cf46d4924d96">&#9670;&nbsp;</a></span>addRequiredExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> addRequiredExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04375">4375</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04358">getExtensionTo64Bits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04434">skipExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="a0bf014c51371fcfb7c32e932c2d3b1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf014c51371fcfb7c32e932c2d3b1d6">&#9670;&nbsp;</a></span>analyzeCallOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void analyzeCallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>CLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>CCInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06881">6881</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l04222">llvm::TargetLowering::CallLoweringInfo::Args</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l04220">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06233">llvm::AArch64TargetLowering::CCAssignFnForCall()</a>, <a class="el" href="TargetLowering_8h_source.html#l04223">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="CallingConvLower_8h_source.html#l00034">llvm::CCValAssign::Full</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01500">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00325">llvm::AArch64Subtarget::isCallingConvWin64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l04203">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, and <a class="el" href="TargetLowering_8h_source.html#l04226">llvm::TargetLowering::CallLoweringInfo::Outs</a>.</p>

</div>
</div>
<a id="a34998313b61266257a43201da0dd344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34998313b61266257a43201da0dd344c">&#9670;&nbsp;</a></span>areExtractExts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool areExtractExts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ext2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13835">13835</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l01648">llvm::PatternMatch::m_ZExtOrSExt()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13869">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="af57aa964441f0796b3d49de878edaca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57aa964441f0796b3d49de878edaca5">&#9670;&nbsp;</a></span>areExtractShuffleVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool areExtractShuffleVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSplat</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13779">13779</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TypeSize_8h_source.html#l00182">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getFixedValue()</a>, <a class="el" href="Type_8cpp_source.html#l00163">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Instructions_8cpp_source.html#l02434">llvm::ShuffleVectorInst::isExtractSubvectorMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13771">isSplatShuffle()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="PatternMatch_8h_source.html#l01551">llvm::PatternMatch::m_Shuffle()</a>, <a class="el" href="PatternMatch_8h_source.html#l00136">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13869">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="abdcfd956b0c1d690e633ef4954123100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcfd956b0c1d690e633ef4954123100">&#9670;&nbsp;</a></span>areOperandsOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool areOperandsOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13862">13862</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13851">isOperandOfVmullHighP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13869">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="aa7359600fe5706c707428ec57ee2e878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7359600fe5706c707428ec57ee2e878">&#9670;&nbsp;</a></span>calculatePreExtendType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> calculatePreExtendType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Extend</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>. </p>
<p>In the case that <code>Extend</code> is a SIGN_EXTEND or a ZERO_EXTEND, the pre-extend type is pulled directly from the operand, while other extend operations need a bit more inspection to get this information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Extend</td><td>The SDNode from the DAG that represents the extend operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The type representing the <code>Extend</code> source type, or <code>MVT::Other</code> if no valid type can be determined </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15502">15502</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02307">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15540">performBuildShuffleExtendCombine()</a>.</p>

</div>
</div>
<a id="a665697d954db3756f083f5db4cafe5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665697d954db3756f083f5db4cafe5dc">&#9670;&nbsp;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>CanNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>MustBeFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>WillNegate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the SETCC tests. (this means we can call <a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03231">3231</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03405">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="adbf41e18f7132ffe3bccbcfc61bbd8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf41e18f7132ffe3bccbcfc61bbd8cf">&#9670;&nbsp;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>GuaranteeTailCalls</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06860">6860</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00087">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00076">llvm::CallingConv::Tail</a>.</p>

</div>
</div>
<a id="a445f99c4f538b549af2e309f038d0f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445f99c4f538b549af2e309f038d0f39">&#9670;&nbsp;</a></span>carryFlagToValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> carryFlagToValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03773">3773</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03796">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="a3f429073a46ec763cee3e892f2b6116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f429073a46ec763cee3e892f2b6116e">&#9670;&nbsp;</a></span>changeFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02911">2911</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01443">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01441">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01440">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01450">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02974">changeFPCCToANDAArch64CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03004">changeVectorFPCCToAArch64CC()</a>.</p>

</div>
</div>
<a id="aa8526c2421f7be2bffb71de4318a9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8526c2421f7be2bffb71de4318a9fe6">&#9670;&nbsp;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a DAG fp condition code to an AArch64 CC. </p>
<p>This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02974">2974</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02911">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01442">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a84b22e9412602b7ac342d65a53308f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b22e9412602b7ac342d65a53308f17">&#9670;&nbsp;</a></span>changeIntCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeIntCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02883">2883</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a035894ecbe9618f59e48813449bbfc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035894ecbe9618f59e48813449bbfc55">&#9670;&nbsp;</a></span>changeVectorFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void changeVectorFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCode2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions. </p>
<p>Fewer operations are available without a real NZCV register, so we have to use less efficient combinations to get the same effect. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03004">3004</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02911">changeFPCCToAArch64CC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00582">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01443">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>.</p>

</div>
</div>
<a id="a257c422be962af393f15b15dbc07b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c422be962af393f15b15dbc07b962">&#9670;&nbsp;</a></span>checkValueWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkValueWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19858">19858</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APFloat_8h_source.html#l01332">llvm::abs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02363">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02307">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00158">llvm::ISD::TargetConstant</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ab51eccb824edbda20ca098e164d9779b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51eccb824edbda20ca098e164d9779b">&#9670;&nbsp;</a></span>checkZExtBool()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkZExtBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07120">7120</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00187">Arg</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02958">llvm::SelectionDAG::computeKnownBits()</a>.</p>

</div>
</div>
<a id="a8f8e13b821b9ba9b453c82ac0a356b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8e13b821b9ba9b453c82ac0a356b82">&#9670;&nbsp;</a></span>combineAcrossLanesIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAcrossLanesIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17896">17896</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a823e4af88c760486aecf7639ab3dc46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823e4af88c760486aecf7639ab3dc46e">&#9670;&nbsp;</a></span>combineSVEPrefetchVecBaseImmOff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEPrefetchVecBaseImmOff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;<a class="el" href="classT.html">T</a>&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;<a class="el" href="classT.html">T</a>&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21345">21345</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20957">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8762f1b4293f84b4f55ba7e2ee15924a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8762f1b4293f84b4f55ba7e2ee15924a">&#9670;&nbsp;</a></span>combineSVEReductionFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18083">18083</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ade199a6ca80a92917720916398f22963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade199a6ca80a92917720916398f22963">&#9670;&nbsp;</a></span>combineSVEReductionInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18064">18064</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00155">getPackedSVEVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a769d7f599c512004a3f5d71e0ef7a8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769d7f599c512004a3f5d71e0ef7a8ed">&#9670;&nbsp;</a></span>combineSVEReductionOrderedFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionOrderedFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18100">18100</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a46baa445306c81581d7e08af58dc6e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa445306c81581d7e08af58dc6e82">&#9670;&nbsp;</a></span>ConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">12156</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00184">llvm::AArch64ISD::FMOV</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11748">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11844">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11792">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11888">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11771">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11919">tryAdvSIMDModImm8()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">tryAdvSIMDModImmFP()</a>.</p>

</div>
</div>
<a id="a5bd62ec61571d2805d0d609d279a3e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd62ec61571d2805d0d609d279a3e3e">&#9670;&nbsp;</a></span>constructDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> constructDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11288">11288</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00544">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00536">int</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10302">WidenVector()</a>.</p>

</div>
</div>
<a id="a147fca66ac9f8b920b2a542b9c78a6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147fca66ac9f8b920b2a542b9c78a6ee">&#9670;&nbsp;</a></span>convertFixedMaskToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFixedMaskToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23352">23352</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23291">convertToScalableVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23206">getContainerForFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23231">getPredicateForFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="afb001768f7eb9930ca97753a1e39e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb001768f7eb9930ca97753a1e39e5e0">&#9670;&nbsp;</a></span>convertFromScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFromScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23302">23302</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>.</p>

</div>
</div>
<a id="a55b5f0acbccdfe1f3e0688fa60b8d5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b5f0acbccdfe1f3e0688fa60b8d5e9">&#9670;&nbsp;</a></span>convertMergedOpToPredOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertMergedOpToPredOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnpredOp</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SwapOperands</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18126">18126</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16351">isAllActivePredicate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad979c12cf8b226899e08c1c0d8bfdf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad979c12cf8b226899e08c1c0d8bfdf8a">&#9670;&nbsp;</a></span>convertToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23291">23291</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23352">convertFixedMaskToScalableVector()</a>.</p>

</div>
</div>
<a id="aca815d84ffc0bd9719d54ef89a51e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca815d84ffc0bd9719d54ef89a51e8e4">&#9670;&nbsp;</a></span>createGPRPairNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createGPRPairNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22138">22138</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00239">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22155">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a5aade91cf963bd6be461be24ff3a284c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aade91cf963bd6be461be24ff3a284c">&#9670;&nbsp;</a></span>createTblForTrunc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createTblForTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TruncInst.html">TruncInst</a> *&#160;</td>
          <td class="paramname"><em>TI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLittleEndian</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14101">14101</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="SmallVector_8h_source.html#l00614">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="Function_8h_source.html#l00757">llvm::Function::empty()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00082">llvm::Instruction::eraseFromParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="Constants_8cpp_source.html#l01356">llvm::ConstantVector::get()</a>, <a class="el" href="Type_8cpp_source.html#l00686">llvm::FixedVectorType::get()</a>, <a class="el" href="Function_8cpp_source.html#l01502">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00070">llvm::Instruction::getModule()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="Value_8cpp_source.html#l00532">llvm::Value::replaceAllUsesWith()</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, and <a class="el" href="Function_8h_source.html#l00756">llvm::Function::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14220">llvm::AArch64TargetLowering::optimizeExtendOrTruncateConversion()</a>.</p>

</div>
</div>
<a id="a2d45f632d18e84c9c2b84b7fc3cccd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d45f632d18e84c9c2b84b7fc3cccd7f">&#9670;&nbsp;</a></span>createTblShuffleForZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createTblShuffleForZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ZExtInst.html">ZExtInst</a> *&#160;</td>
          <td class="paramname"><em>ZExt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLittleEndian</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14063">14063</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00082">llvm::Instruction::eraseFromParent()</a>, <a class="el" href="Constants_8cpp_source.html#l01759">llvm::PoisonValue::get()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="Value_8cpp_source.html#l00532">llvm::Value::replaceAllUsesWith()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14220">llvm::AArch64TargetLowering::optimizeExtendOrTruncateConversion()</a>.</p>

</div>
</div>
<a id="a0194fe7dca15bfabd4f391e01ba7606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0194fe7dca15bfabd4f391e01ba7606d">&#9670;&nbsp;</a></span>emitComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03079">3079</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::ADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::FCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00870">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03053">isCMN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01473">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">MVT_CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10380">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a02f6de82e3085eef9b1ad0ebe9b2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6de82e3085eef9b1ad0ebe9b2d500">&#9670;&nbsp;</a></span>emitConditionalComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConditionalComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags </p>
<p>A counterexample is "or (and A B) (and C D)" which translates to not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we can only implement 1 of the inner (not) operations, but not both! Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03184">3184</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00162">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00161">llvm::AArch64ISD::CCMP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00163">llvm::AArch64ISD::FCCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00870">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00313">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">MVT_CC</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="af25c3ad8dd30f33b93e7540b8fbd27df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25c3ad8dd30f33b93e7540b8fbd27df">&#9670;&nbsp;</a></span>emitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit expression as a conjunction (a series of CCMP/CFCMP ops). </p>
<p>In some cases this is even possible with OR operations in the expression. See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03405">3405</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03231">canEmitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">emitConjunctionRec()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05818">LowerBRCOND()</a>.</p>

</div>
</div>
<a id="a588e5dcf7ccf9ec2b6922f24c012a08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e5dcf7ccf9ec2b6922f24c012a08a">&#9670;&nbsp;</a></span>emitConjunctionRec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunctionRec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>OutCC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Negate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CCOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Predicate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. Tries to transform the given i1 producing node <code>Val</code> to a series compare and conditional compare operations. </p><dl class="section return"><dt>Returns</dt><dd>an NZCV flags producing node and sets <code>OutCC</code> to the flags that should be tested or returns SDValue() if transformation was not possible. <code>Negate</code> is true if we want this sub-tree being negated just by changing SETCC conditions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03293">3293</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03231">canEmitConjunction()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02974">changeFPCCToANDAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02883">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03079">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03184">emitConditionalComparison()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00582">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ELFYAML_8cpp_source.html#l01528">llvm::yaml::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03405">emitConjunction()</a>.</p>

</div>
</div>
<a id="ad57c14466df9ca7e050fb6e324867538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c14466df9ca7e050fb6e324867538">&#9670;&nbsp;</a></span>emitStrictFPComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitStrictFPComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03058">3058</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00444">llvm::AArch64ISD::STRICT_FCMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00445">llvm::AArch64ISD::STRICT_FCMPE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00469">llvm::ISD::STRICT_FP_EXTEND</a>.</p>

</div>
</div>
<a id="a01bdf0d462d6df94d15c1763169f4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bdf0d462d6df94d15c1763169f4cf1">&#9670;&nbsp;</a></span>EmitVectorComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitVectorComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NoNans</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13060">13060</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00226">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00236">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00227">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00228">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00238">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00229">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00230">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00239">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00231">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00241">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00232">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00242">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00233">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00243">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00244">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00245">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11748">resolveBuildVector()</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

</div>
</div>
<a id="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c1562b50655523bd71e7f3b04d3eb">&#9670;&nbsp;</a></span>findEXTRHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftAmount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>FromHi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>An EXTR instruction is made up of two shifts, ORed together. </p>
<p>This helper searches for and classifies those shifts. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16060">16060</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16082">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a id="a64348c468485ac9fa8aaf382307061fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64348c468485ac9fa8aaf382307061fb">&#9670;&nbsp;</a></span>findMoreOptimalIndexType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool findMoreOptimalIndexType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>BasePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19611">19611</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19561">foldIndexIntoBase()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00369">llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02863">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01943">llvm::SelectionDAG::getStepVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00296">llvm::ISD::isVectorShrinkable()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::STEP_VECTOR</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19681">performMaskedGatherScatterCombine()</a>.</p>

</div>
</div>
<a id="ab43491efca0a534410c1dcece99f2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43491efca0a534410c1dcece99f2949">&#9670;&nbsp;</a></span>foldADCToCINC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldADCToCINC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17513">17513</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00085">llvm::AArch64ISD::CSINC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a54a58a0466a38d38cc1fc0c57513195f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a58a0466a38d38cc1fc0c57513195f">&#9670;&nbsp;</a></span>foldCSELOfCSEL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldCSELOfCSEL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20273">20273</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01600">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17464">isCMP()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20327">performCSELCombine()</a>.</p>

</div>
</div>
<a id="a05c0c5cfbf4e57361a98212ee977ee01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c0c5cfbf4e57361a98212ee977ee01">&#9670;&nbsp;</a></span>foldCSELofCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldCSELofCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20225">20225</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00701">llvm::ISD::CTTZ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20327">performCSELCombine()</a>.</p>

</div>
</div>
<a id="ac2e1d91d4013f7c45951b5fb918f94f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e1d91d4013f7c45951b5fb918f94f0">&#9670;&nbsp;</a></span>foldIndexIntoBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool foldIndexIntoBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>BasePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if part of the index was folded into the Base. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19561">19561</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02863">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19611">findMoreOptimalIndexType()</a>.</p>

</div>
</div>
<a id="a8648786e9af485e27d907ecd2f2a2a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8648786e9af485e27d907ecd2f2a2a08">&#9670;&nbsp;</a></span>foldOverflowCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldOverflowCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17489">17489</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17471">getCSETCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17464">isCMP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af28deaf5887a7f186a2012df2bf82752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28deaf5887a7f186a2012df2bf82752">&#9670;&nbsp;</a></span>foldTruncStoreOfExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldTruncStoreOfExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19370">19370</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01212">llvm::ISD::MSTORE</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00966">llvm::ISD::STORE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19475">performSTORECombine()</a>.</p>

</div>
</div>
<a id="aa8e7d7856b86905a5ce055fb23d0c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7d7856b86905a5ce055fb23d0c9b2">&#9670;&nbsp;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15085">15085</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::VASHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15363">performXorCombine()</a>.</p>

</div>
</div>
<a id="a7266504e88c036bd48704ba439eababb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7266504e88c036bd48704ba439eababb">&#9670;&nbsp;</a></span>GeneratePerfectShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GeneratePerfectShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>PFEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle. </p>
<p>ID is the perfect-shuffle </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11034">11034</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::EXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10315">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00160">llvm::MipsISD::Ins</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08311">OP_COPY</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08313">OP_VDUP0</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08314">OP_VDUP1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08315">OP_VDUP2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08316">OP_VDUP3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08317">OP_VEXT1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08318">OP_VEXT2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08319">OP_VEXT3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08312">OP_VREV</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08324">OP_VTRNL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08325">OP_VTRNR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08320">OP_VUZPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08321">OP_VUZPR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08322">OP_VZIPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08323">OP_VZIPR</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00025">PerfectShuffleTable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00203">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00204">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00205">llvm::AArch64ISD::REV64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::UZP2</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00149">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10302">WidenVector()</a>, <a class="el" href="README-SSE_8txt_source.html#l00547">x3</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00197">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::ZIP2</a>.</p>

</div>
</div>
<a id="a07cdd12114b2452d5dc26ab23460bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cdd12114b2452d5dc26ab23460bb60">&#9670;&nbsp;</a></span>GenerateTBL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GenerateTBL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>ShuffleMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11201">11201</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">isZerosVector()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="af46d1ba5c3f2f00b06659c2ba7dc5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">&#9670;&nbsp;</a></span>getAArch64Cmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAArch64Cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>AArch64cc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">3453</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02883">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03079">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03405">emitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03419">getCmpOperandFoldingProfit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00559">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03053">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03035">isLegalArithImmed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01609">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">MVT_CC</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17187">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="a9899d90221eb3ba20a23f61a1663ed2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9899d90221eb3ba20a23f61a1663ed2a">&#9670;&nbsp;</a></span>getAArch64XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; getAArch64XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03585">3585</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::ADDS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">MVT_CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03822">LowerXALUO()</a>.</p>

</div>
</div>
<a id="ab7ccd59391be3ce4314e3c97d1b076c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ccd59391be3ce4314e3c97d1b076c9">&#9670;&nbsp;</a></span>getAtomicLoad128Opcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getAtomicLoad128Opcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ISDOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ordering</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22242">22242</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01187">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01189">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01190">llvm::ISD::ATOMIC_LOAD_CLR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01191">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01188">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01186">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, and <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22317">ReplaceATOMIC_LOAD_128Results()</a>.</p>

</div>
</div>
<a id="a9cf2e90f21f806a2f30d67fcdd3dc89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf2e90f21f806a2f30d67fcdd3dc89e">&#9670;&nbsp;</a></span>getCalleeAttrsFromExternalFunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;<a class="el" href="classllvm_1_1SMEAttrs.html">SMEAttrs</a>&gt; getCalleeAttrsFromExternalFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04810">4810</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, <a class="el" href="AArch64SMEAttributes_8h_source.html#l00032">llvm::SMEAttrs::SM_Compatible</a>, <a class="el" href="AArch64SMEAttributes_8h_source.html#l00036">llvm::SMEAttrs::ZA_Preserved</a>, and <a class="el" href="AArch64SMEAttributes_8h_source.html#l00034">llvm::SMEAttrs::ZA_Shared</a>.</p>

</div>
</div>
<a id="a8a86d15e1fdf8466af2d669ffd5bf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86d15e1fdf8466af2d669ffd5bf745">&#9670;&nbsp;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how profitable it is to fold a comparison's operand's shift and/or extension operations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03419">3419</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a89e708751b55b7738b38de0ea56e0db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e708751b55b7738b38de0ea56e0db0">&#9670;&nbsp;</a></span>getConstantLaneNumOfExtractHalfOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; getConstantLaneNumOfExtractHalfOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04395">4395</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="a10930c52b74a578790352742b8139389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10930c52b74a578790352742b8139389">&#9670;&nbsp;</a></span>getContainerForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getContainerForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23206">23206</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00267">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00249">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23352">convertFixedMaskToScalableVector()</a>.</p>

</div>
</div>
<a id="a153d3567387bb0ac055fbd7a5cf19a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153d3567387bb0ac055fbd7a5cf19a93">&#9670;&nbsp;</a></span>getCSETCondCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&gt; getCSETCondCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17471">17471</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00270">llvm::AArch64CC::NV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17489">foldOverflowCheck()</a>.</p>

</div>
</div>
<a id="a3f064ee27555e0a70ef944b728969ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f064ee27555e0a70ef944b728969ce9">&#9670;&nbsp;</a></span>getDUPLANEOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getDUPLANEOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>EltType</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11275">11275</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae07d5efbe94a4af292ffa12c5e9de0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07d5efbe94a4af292ffa12c5e9de0e5">&#9670;&nbsp;</a></span>getEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEstimate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtraSteps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09806">9806</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00267">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00249">llvm::MVT::nxv8f16</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="MachineValueType_8h_source.html#l00167">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00189">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a4f87d8844454c664483111762bd8dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f87d8844454c664483111762bd8dab7">&#9670;&nbsp;</a></span>getExtensionTo64Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getExtensionTo64Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigVT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04358">4358</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v4i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04375">addRequiredExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="ae94d01adfba8b1a65f781ecd925111ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94d01adfba8b1a65f781ecd925111ea">&#9670;&nbsp;</a></span>getExtFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getExtFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10315">10315</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11034">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10334">llvm::AArch64TargetLowering::ReconstructShuffle()</a>.</p>

</div>
</div>
<a id="a13aff93a53ab4054e4a16e471811a1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aff93a53ab4054e4a16e471811a1e0">&#9670;&nbsp;</a></span>getGatherVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getGatherVecOpcode </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsScaled</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NeedsExtend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05349">5349</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19149">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="a62766c75f88612ffa652342472e755f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62766c75f88612ffa652342472e755f6">&#9670;&nbsp;</a></span>getIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06202">6202</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="Intrinsics_8h_source.html#l00044">llvm::Intrinsic::not_intrinsic</a>.</p>

<p class="reference">Referenced by <a class="el" href="Transforms_2Utils_2Local_8cpp_source.html#l03063">collectBitParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05836">FindPreallocatedCall()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l08543">llvm::VPRecipeBuilder::handleReplication()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l02445">isKnownNonZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06216">llvm::AArch64TargetLowering::isReassocProfitable()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15475">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17962">tryConvertSVEWideCompare()</a>.</p>

</div>
</div>
<a id="a2c6ec02bd32736d63ff013ba5d50d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6ec02bd32736d63ff013ba5d50d05e">&#9670;&nbsp;</a></span>getNegatedInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNegatedInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17372">17372</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17386">performNegCSelCombine()</a>.</p>

</div>
</div>
<a id="ad10dbef9a9ca0f0c0f10ac6c1ff581fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">&#9670;&nbsp;</a></span>getPackedSVEVectorVT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a>&#160;</td>
          <td class="paramname"><em>EC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00180">180</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv8i16</a>.</p>

</div>
</div>
<a id="a468ab481eae62623c2ef12e743b420b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468ab481eae62623c2ef12e743b420b5">&#9670;&nbsp;</a></span>getPackedSVEVectorVT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00155">155</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00267">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00256">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00249">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18064">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21513">performDupLane128Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21433">performSVESpliceCombine()</a>.</p>

</div>
</div>
<a id="a68a18462f9529b0e75812794eeedbb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a18462f9529b0e75812794eeedbb5f">&#9670;&nbsp;</a></span>getPredicateForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23231">23231</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00506">llvm::getSVEPredPatternFromNumElements()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00207">llvm::MVT::nxv2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00208">llvm::MVT::nxv4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00209">llvm::MVT::nxv8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23352">convertFixedMaskToScalableVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23283">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="a94f640528921c3098a4dbaeef460e2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f640528921c3098a4dbaeef460e2ae">&#9670;&nbsp;</a></span>getPredicateForScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23275">23275</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23283">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="aa238c0945ce9c3ba4fd71439a8c316c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa238c0945ce9c3ba4fd71439a8c316c6">&#9670;&nbsp;</a></span>getPredicateForVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23283">23283</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23231">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23275">getPredicateForScalableVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="aa83fc29419d3244b75d7a1d31d8d10d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83fc29419d3244b75d7a1d31d8d10d2">&#9670;&nbsp;</a></span>getPromotedVTForPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPromotedVTForPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00195">195</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l24253">llvm::AArch64TargetLowering::getPromotedVTForPredicate()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ab013d8b8b54d9682107b04173e54333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab013d8b8b54d9682107b04173e54333a">&#9670;&nbsp;</a></span>getPTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Pg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">18026</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00275">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04747">getSVEPredicateBitCast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01005">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00264">isZeroingInactiveLanes()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::NONE_ACTIVE</a>, <a class="el" href="MachineValueType_8h_source.html#l00210">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00338">llvm::AArch64ISD::PTEST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::PTEST_ANY</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00352">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16587">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16617">performLastTrueTestVectorCombine()</a>.</p>

</div>
</div>
<a id="a9e8f5ebe7b9c8e50171b610abef56677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8f5ebe7b9c8e50171b610abef56677">&#9670;&nbsp;</a></span>getPTrue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">4698</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv1i1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23231">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l23275">getPredicateForScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04706">optimizeWhile()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16587">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16617">performLastTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19516">performMSTORECombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18979">performUnpackCombine()</a>.</p>

</div>
</div>
<a id="a3390c8a9d3a6ed6f269b74f7be888638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390c8a9d3a6ed6f269b74f7be888638">&#9670;&nbsp;</a></span>getReductionSDNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getReductionSDNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScalarOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13230">13230</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>.</p>

</div>
</div>
<a id="a248bd47e01d010febc04be3e960dab50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248bd47e01d010febc04be3e960dab50">&#9670;&nbsp;</a></span>getScaledOffsetForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScaledOffsetForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20939">20939</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21088">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20984">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="a826a885b5bd89966db69c1bd9f57d25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826a885b5bd89966db69c1bd9f57d25e">&#9670;&nbsp;</a></span>getSignExtendedGatherOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getSignExtendedGatherOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05372">5372</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00388">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00383">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00385">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00387">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00384">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00386">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19149">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="afd5807a9463be7f7be605db0c7310d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5807a9463be7f7be605db0c7310d19">&#9670;&nbsp;</a></span>getSVEContainerIRType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a>* getSVEContainerIRType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *&#160;</td>
          <td class="paramname"><em>VTy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14363">14363</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Type_8cpp_source.html#l00707">llvm::ScalableVectorType::get()</a>, <a class="el" href="Type_8cpp_source.html#l00227">llvm::Type::getBFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00129">llvm::Type::getContext()</a>, <a class="el" href="Type_8cpp_source.html#l00229">llvm::Type::getDoubleTy()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00422">llvm::VectorType::getElementType()</a>, <a class="el" href="Type_8cpp_source.html#l00228">llvm::Type::getFloatTy()</a>, <a class="el" href="Type_8cpp_source.html#l00226">llvm::Type::getHalfTy()</a>, <a class="el" href="Type_8cpp_source.html#l00240">llvm::Type::getInt16Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00241">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00242">llvm::Type::getInt64Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00239">llvm::Type::getInt8Ty()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14402">llvm::AArch64TargetLowering::lowerInterleavedLoad()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14575">llvm::AArch64TargetLowering::lowerInterleavedStore()</a>.</p>

</div>
</div>
<a id="a2b15e3bc244c5fde8d06c39e9fc7ef6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">&#9670;&nbsp;</a></span>getSVEContainerType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getSVEContainerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ContentTy</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18619">18619</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00261">llvm::MVT::nxv2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00267">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00223">llvm::MVT::nxv2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00230">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00215">llvm::MVT::nxv2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00224">llvm::MVT::nxv4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00216">llvm::MVT::nxv4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00256">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00249">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21088">performGatherLoadCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18647">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20984">performScatterStoreCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18720">performST1Combine()</a>.</p>

</div>
</div>
<a id="a1cdb38ba97d3ced9be618b22a8053581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdb38ba97d3ced9be618b22a8053581">&#9670;&nbsp;</a></span>getSVEPredicateBitCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSVEPredicateBitCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04747">4747</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00256">llvm::EVT::bitsGT()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00264">isZeroingInactiveLanes()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00352">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">getPTest()</a>.</p>

</div>
</div>
<a id="ad53162a9cc816e1dcb3141b9b175cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53162a9cc816e1dcb3141b9b175cc36">&#9670;&nbsp;</a></span>getTestBitOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTestBitOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Invert</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20571">20571</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20644">performTBZCombine()</a>.</p>

</div>
</div>
<a id="a8488e7918427cbc59c4216e0249bc8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488e7918427cbc59c4216e0249bc8ee">&#9670;&nbsp;</a></span>getVShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ElementBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12937">12937</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="APInt_8h_source.html#l01516">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11740">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12957">isVShiftLImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12968">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="a7b71e82eb6d0048dc18a58df8bc97baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b71e82eb6d0048dc18a58df8bc97baf">&#9670;&nbsp;</a></span>hasPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>FullFP16</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16551">16551</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16651">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b88feeb3710cc54997cad1540860f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b88feeb3710cc54997cad1540860f08">&#9670;&nbsp;</a></span>isAddSubSExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAddSubSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04471">4471</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04459">isSignExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">selectUmullSmull()</a>.</p>

</div>
</div>
<a id="a792e04e2a436db3281f42173654da414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e04e2a436db3281f42173654da414">&#9670;&nbsp;</a></span>isAddSubZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAddSubZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04482">4482</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04465">isZeroExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">selectUmullSmull()</a>.</p>

</div>
</div>
<a id="a33354bc388aab299f6dca5b75bbe2238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33354bc388aab299f6dca5b75bbe2238">&#9670;&nbsp;</a></span>isAllActivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAllActivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16351">16351</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00478">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00171">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00352">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18126">convertMergedOpToPredOp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l24248">llvm::AArch64TargetLowering::isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20525">performSetccMergeZeroCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16401">performSVEAndCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20713">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="aab17595c13740973595e3e453704985a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab17595c13740973595e3e453704985a">&#9670;&nbsp;</a></span>isAllConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAllConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>PotentialBVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ConstVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11973">11973</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12818">isPow2Splat()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11996">tryLowerToSLI()</a>.</p>

</div>
</div>
<a id="af615c2897e116be598ef60e4bbdbdd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af615c2897e116be598ef60e4bbdbdd52">&#9670;&nbsp;</a></span>isAllInactivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isAllInactivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16343">16343</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00220">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00352">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20713">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="a3633803da2c1e9246eae907b238a0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3633803da2c1e9246eae907b238a0beb">&#9670;&nbsp;</a></span>isCheapToExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCheapToExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18504">18504</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00220">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::MLOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00124">llvm::SystemZISD::OC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18511">performSignExtendSetCCCombine()</a>.</p>

</div>
</div>
<a id="ade26f57722dfb847f2313d9674fa0cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26f57722dfb847f2313d9674fa0cba">&#9670;&nbsp;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03053">3053</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03079">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00844">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a50cfdd1edda3ca53d8d1415231e1cb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cfdd1edda3ca53d8d1415231e1cb5e">&#9670;&nbsp;</a></span>isCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17464">17464</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20273">foldCSELOfCSEL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17489">foldOverflowCheck()</a>.</p>

</div>
</div>
<a id="a016f7b15a2e335153beb2421ac622ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016f7b15a2e335153beb2421ac622ce5">&#9670;&nbsp;</a></span>isConcatMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isConcatMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SplitLHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10981">10981</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11001">tryFormConcatFromShuffle()</a>.</p>

</div>
</div>
<a id="aec601d177f33c89713cff3857f97aa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec601d177f33c89713cff3857f97aa77">&#9670;&nbsp;</a></span>isConstantSplatVectorMaskForType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isConstantSplatVectorMaskForType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16316">16316</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16401">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a4deaa2646ae97cfae439e7854bb16231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deaa2646ae97cfae439e7854bb16231">&#9670;&nbsp;</a></span>isEquivalentMaskless()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isEquivalentMaskless </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a>&#160;</td>
          <td class="paramname"><em>ExtType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>AddConstant</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CompConstant</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19961">19961</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00272">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00270">llvm::AArch64CC::NV</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ae7427237c74674e338a5baf351956f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7427237c74674e338a5baf351956f98">&#9670;&nbsp;</a></span>isEssentiallyExtractHighSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isEssentiallyExtractHighSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17087">17087</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17422">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17780">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a6c49319d93381e455f0138e221896629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49319d93381e455f0138e221896629">&#9670;&nbsp;</a></span>isExtendedBUILD_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExtendedBUILD_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isSigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04408">4408</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00261">llvm::isIntN()</a>, <a class="el" href="ExpandLargeDivRem_8cpp_source.html#l00052">isSigned()</a>, <a class="el" href="MathExtras_8h_source.html#l00256">llvm::isUIntN()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04459">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04465">isZeroExtended()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">selectUmullSmull()</a>.</p>

</div>
</div>
<a id="a41c7c45737725bfde12e18e00feae15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c7c45737725bfde12e18e00feae15a">&#9670;&nbsp;</a></span>isExtendOrShiftOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExtendOrShiftOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17628">17628</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17654">performAddCombineSubShift()</a>.</p>

</div>
</div>
<a id="a9ebdafbae1fdc29135b25d537a89cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebdafbae1fdc29135b25d537a89cd61">&#9670;&nbsp;</a></span>isEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>ReverseEXT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10779">10779</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="APInt_8h_source.html#l01700">llvm::APInt::logBase2()</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a5db00b480bde7c4005a6d9091b8648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db00b480bde7c4005a6d9091b8648d2">&#9670;&nbsp;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>NumInputElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>DstIsLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Anomaly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10942">10942</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="aed37527b97744cc3570d09ed4d53fa51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed37527b97744cc3570d09ed4d53fa51">&#9670;&nbsp;</a></span>isIntImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01987">1987</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01998">isOpcWithIntImmediate()</a>.</p>

</div>
</div>
<a id="a4289a5a86b371ea19a76d225c7cbbd12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4289a5a86b371ea19a76d225c7cbbd12">&#9670;&nbsp;</a></span>isLanes1toNKnownZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isLanes1toNKnownZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21366">21366</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00277">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00276">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00330">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00331">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00332">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00335">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00334">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00269">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00271">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00273">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00270">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00272">llvm::AArch64ISD::UMAXV_PRED</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00274">llvm::AArch64ISD::UMINV_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21389">removeRedundantInsertVectorElt()</a>.</p>

</div>
</div>
<a id="a0ed62699b7aa575737f0a85b362eaee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed62699b7aa575737f0a85b362eaee2">&#9670;&nbsp;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03035">3035</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00562">tryAdjustICmpImmAndPred()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00844">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a2e4505ad2680dadef830f15ef8a28c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4505ad2680dadef830f15ef8a28c16">&#9670;&nbsp;</a></span>isMergePassthruOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isMergePassthruOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00226">226</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00148">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00342">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00343">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00346">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00347">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00348">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00144">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00133">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00140">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00134">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00136">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00137">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00149">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00431">llvm::AArch64ISD::REVD_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00344">llvm::AArch64ISD::REVH_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00345">llvm::AArch64ISD::REVW_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00146">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00143">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00147">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

</div>
</div>
<a id="a77c95d8ebfbe761e65c532e6ccf00c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c95d8ebfbe761e65c532e6ccf00c43">&#9670;&nbsp;</a></span>isNegatedInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNegatedInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17368">17368</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17386">performNegCSelCombine()</a>.</p>

</div>
</div>
<a id="a371ed2aa38ea07b42bb79e4414f78f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371ed2aa38ea07b42bb79e4414f78f39">&#9670;&nbsp;</a></span>isOpcWithIntImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOpcWithIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01998">1998</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01987">isIntImmediate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17682">performAddCombineForShiftedOperands()</a>.</p>

</div>
</div>
<a id="ae076239dfaf8887811009871f69f4b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae076239dfaf8887811009871f69f4b0e">&#9670;&nbsp;</a></span>isOperandOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOperandOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13851">13851</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Constants_8h_source.html#l00132">llvm::ConstantInt::getValue()</a>, <a class="el" href="PatternMatch_8h_source.html#l00147">llvm::PatternMatch::m_ConstantInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l01492">llvm::PatternMatch::m_ExtractElt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13862">areOperandsOfVmullHighP64()</a>.</p>

</div>
</div>
<a id="a82b9ffb69b33609760bdf1a56390b7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b9ffb69b33609760bdf1a56390b7a8">&#9670;&nbsp;</a></span>isOrXorChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOrXorChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;, 16 &gt; &amp;&#160;</td>
          <td class="paramname"><em>WorkList</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08835">8835</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp.html#a0e7f48cd286b57df5f69f88a0c294641">MaxXors</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08862">performOrXorChainCombine()</a>.</p>

</div>
</div>
<a id="ad0581b9db1cc9ac63ca3c7eb944d4fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">&#9670;&nbsp;</a></span>isPackedVectorType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isPackedVectorType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space. </p>
<p>For example, nxv2f16, nxv4f16 and nxv8f16 are legal types that belong to the same register class, but only nxv8f16 can be treated as a packed vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00217">217</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>.</p>

</div>
</div>
<a id="a5a7657d8603c0ab8844fb6a8202c1a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7657d8603c0ab8844fb6a8202c1a1b">&#9670;&nbsp;</a></span>isPow2Splat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isPow2Splat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>SplatVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Negated</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12818">12818</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11973">isAllConstantBuildVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00297">llvm::isPowerOf2_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a24c02372c3ca3dfe2fed1bb12f00bae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c02372c3ca3dfe2fed1bb12f00bae2">&#9670;&nbsp;</a></span>isPredicateCCSettingOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isPredicateCCSettingOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16566">16566</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16587">performFirstTrueTestVectorCombine()</a>.</p>

</div>
</div>
<a id="a195d7dc249759221f9ee792a901a462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d7dc249759221f9ee792a901a462c">&#9670;&nbsp;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>
<p>(The order of the elements within each block of the vector is reversed.) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10821">10821</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0d5f95075554b414bb1d785124a656e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f95075554b414bb1d785124a656e2">&#9670;&nbsp;</a></span>isSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>SetCCInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one. </p>
<p><code><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a></code> is filled accordingly. </p><dl class="section post"><dt>Postcondition</dt><dd><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a> is meanginfull only when this function returns true. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True when Op is a kind of SET_CC operation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17131">17131</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17114">SetCCInfo::AArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17102">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17108">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17107">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17113">SetCCInfo::Generic</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01609">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17100">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17101">GenericSetCCInfo::Opnd1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17174">isSetCCOrZExtSetCC()</a>.</p>

</div>
</div>
<a id="ab16033fb6e8c75e0dccb0cda82ec1158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16033fb6e8c75e0dccb0cda82ec1158">&#9670;&nbsp;</a></span>isSetCCOrZExtSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSetCCOrZExtSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;&#160;</td>
          <td class="paramname"><em>Info</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17174">17174</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17131">isSetCC()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17187">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="ad5ca6ec71f3b7fbe0cdf298de7dea6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">&#9670;&nbsp;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04459">4459</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04408">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04471">isAddSubSExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">performMulCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">selectUmullSmull()</a>.</p>

</div>
</div>
<a id="a0547dd3b2c2f8064c78de596bd957c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0547dd3b2c2f8064c78de596bd957c92">&#9670;&nbsp;</a></span>isSingletonEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSingletonEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10623">10623</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

</div>
</div>
<a id="ac5a0d5bd9ce49a22f0592f0add609493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a0d5bd9ce49a22f0592f0add609493">&#9670;&nbsp;</a></span>isSplatShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSplatShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13771">13771</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01986">llvm::all_equal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13779">areExtractShuffleVectors()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13869">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="acfbacccafd2b35465ffc7ac5f022a63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbacccafd2b35465ffc7ac5f022a63a">&#9670;&nbsp;</a></span>IsSVECntIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::optional&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; IsSVECntIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15475">15475</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06202">getIntrinsicID()</a>, and <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">performMulCombine()</a>.</p>

</div>
</div>
<a id="ad1476240ebd4bc1b48535567993515fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1476240ebd4bc1b48535567993515fb">&#9670;&nbsp;</a></span>isTRN_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTRN_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10929">10929</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3f57aa158e655e87bc9db644d26bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f57aa158e655e87bc9db644d26bdcc6">&#9670;&nbsp;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10875">10875</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3b5254c39b86764ce2ca093701342756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5254c39b86764ce2ca093701342756">&#9670;&nbsp;</a></span>isUZP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUZP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;, </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10910">10910</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a38c927e76bc590a0a6f0ee9df64a7176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c927e76bc590a0a6f0ee9df64a7176">&#9670;&nbsp;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10862">10862</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a95adacc1b14c2ed32834674c925ffd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95adacc1b14c2ed32834674c925ffd80">&#9670;&nbsp;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p>where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20977">20977</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20957">isValidImmForSVEVecImmAddrMode()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="a39fbe5471ca943e493b21fde95c91be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fbe5471ca943e493b21fde95c91be1">&#9670;&nbsp;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetInBytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p>where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20957">20957</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21345">combineSVEPrefetchVecBaseImmOff()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20977">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21088">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20984">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="ad34aa0262dce6014056d3d3be02682af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34aa0262dce6014056d3d3be02682af">&#9670;&nbsp;</a></span>isVShiftLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isLong</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation. </p>
<p>That value must be in the range: 0 &lt;= Value &lt; ElementBits for a left shift; or 0 &lt;= Value &lt;= ElementBits for a long left shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12957">12957</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12937">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a03ce20d2138535663fed2e0fcc5ec604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ce20d2138535663fed2e0fcc5ec604">&#9670;&nbsp;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isNarrow</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift; or </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12968">12968</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12937">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a670137fe83c1213c3c2e82b8144e9af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670137fe83c1213c3c2e82b8144e9af3">&#9670;&nbsp;</a></span>isWideDUPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isWideDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BlockSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DupLaneOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type. </p>
<p>If that is the case the function returns true and writes the value of the DUP instruction lane operand into DupLaneOp </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10706">10706</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="STLExtras_8h_source.html#l01762">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>.</p>

</div>
</div>
<a id="afad4b345ad0cb65872e51e8eebfac19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad4b345ad0cb65872e51e8eebfac19b">&#9670;&nbsp;</a></span>isWideTypeMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isWideTypeMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11350">11350</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00614">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, and <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11395">tryWidenMaskForShuffle()</a>.</p>

</div>
</div>
<a id="ad72a699a06faa16c6e8dc15ed5ea2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a699a06faa16c6e8dc15ed5ea2250">&#9670;&nbsp;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04465">4465</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04408">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04482">isAddSubZExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">performMulCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">selectUmullSmull()</a>.</p>

</div>
</div>
<a id="a187151ad10cb0296ee34212f48ccdb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187151ad10cb0296ee34212f48ccdb95">&#9670;&nbsp;</a></span>isZeroingInactiveLanes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZeroingInactiveLanes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00264">264</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00171">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">getPTest()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04747">getSVEPredicateBitCast()</a>.</p>

</div>
</div>
<a id="a1ed5232dabde8c9cc04bfc41f179213a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed5232dabde8c9cc04bfc41f179213a">&#9670;&nbsp;</a></span>isZerosVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZerosVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZerosVector - Check whether SDNode N is a zero-filled vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">2866</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00220">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10922">llvm::isNullFPConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11201">GenerateTBL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17346">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20525">performSetccMergeZeroCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20486">performSetCCPunpkCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18979">performUnpackCombine()</a>.</p>

</div>
</div>
<a id="af9d6419fc209e6d03e89a3bb8b3675a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6419fc209e6d03e89a3bb8b3675a6">&#9670;&nbsp;</a></span>isZIP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZIP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10891">10891</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad14c27fea2964289d4310614a18788e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14c27fea2964289d4310614a18788e5">&#9670;&nbsp;</a></span>isZIPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZIPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>WhichResult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10846">10846</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">unsigned</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12898">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a77650539aaaa54572ee61d0cf97a3575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77650539aaaa54572ee61d0cf97a3575">&#9670;&nbsp;</a></span>legalizeSVEGatherPrefetchOffsVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> legalizeSVEGatherPrefetchOffsVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector. </p>
<p>The other cases (Offset != nxv2i32) do not need legalization. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21322">21322</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00230">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad8b96705d5c658c53dbf174dc6a33f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b96705d5c658c53dbf174dc6a33f7b">&#9670;&nbsp;</a></span>lookThroughSignExtension()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&gt; lookThroughSignExtension </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08394">8394</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>.</p>

</div>
</div>
<a id="aa97d55801b0dc4abd2816fa4cc4693d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97d55801b0dc4abd2816fa4cc4693d0">&#9670;&nbsp;</a></span>lowerADDSUBCARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerADDSUBCARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03796">3796</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03773">carryFlagToValue()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00282">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03785">overflowFlagToValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::SBCS</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03761">valueToCarryFlag()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05834">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a39074c14f912395b71849863077d463d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39074c14f912395b71849863077d463d">&#9670;&nbsp;</a></span>LowerBRCOND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05818">5818</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00081">llvm::AArch64ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03405">emitConjunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05834">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9b284b652f676b448812e5ba2f1b9c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b284b652f676b448812e5ba2f1b9c70">&#9670;&nbsp;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03853">3853</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00292">llvm::AArch64ISD::PREFETCH</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05834">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5fa6fc960b3aa12be602d53c619db3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa6fc960b3aa12be602d53c619db3fe">&#9670;&nbsp;</a></span>LowerSVEIntrinsicDUP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicDUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17922">17922</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00348">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4eaae576935c3d68f63d9207bd5da494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eaae576935c3d68f63d9207bd5da494">&#9670;&nbsp;</a></span>LowerSVEIntrinsicEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17936">17936</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::EXT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TypeSize_8h_source.html#l00294">llvm::ElementCount::getScalable()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a5293602509a91b24af2a2d56204ff5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5293602509a91b24af2a2d56204ff5e1">&#9670;&nbsp;</a></span>LowerSVEIntrinsicIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17906">17906</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01943">llvm::SelectionDAG::getStepVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4110b1e3bbc8037545ca4a7440a681b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110b1e3bbc8037545ca4a7440a681b1">&#9670;&nbsp;</a></span>LowerTruncateVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05603">5603</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&nbsp;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03822">3822</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03585">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05834">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&nbsp;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06866">6866</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00221">llvm::CallingConv::AArch64_SVE_VectorCall</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00063">llvm::CallingConv::PreserveMost</a>, <a class="el" href="CallingConv_8h_source.html#l00069">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00087">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00076">llvm::CallingConv::Tail</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&nbsp;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V128Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10322">10322</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a06205ea56e17027e23e321056e351c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06205ea56e17027e23e321056e351c58">&#9670;&nbsp;</a></span>NormalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12125">12125</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>.</p>

</div>
</div>
<a id="a882ed852a717e7421c4dd8ede4908d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882ed852a717e7421c4dd8ede4908d92">&#9670;&nbsp;</a></span>optimizeLogicalImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool optimizeLogicalImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Demanded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;&#160;</td>
          <td class="paramname"><em>TLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02004">2004</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03668">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03655">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00283">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00276">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00286">llvm::isShiftedMask_64()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02099">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="af21f7db152e4bac5dcc010230fc9ea36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21f7db152e4bac5dcc010230fc9ea36">&#9670;&nbsp;</a></span>optimizeWhile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> optimizeWhile </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLess</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsEqual</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04706">4706</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01439">llvm::APInt::getBitWidth()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00506">llvm::getSVEPredPatternFromNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="APInt_8cpp_source.html#l01926">llvm::APInt::sadd_ov()</a>, <a class="el" href="APInt_8cpp_source.html#l01933">llvm::APInt::uadd_ov()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a8d6138304c85f24d61effb8d2c1bf096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6138304c85f24d61effb8d2c1bf096">&#9670;&nbsp;</a></span>overflowFlagToValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> overflowFlagToValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03785">3785</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03796">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="ac5ce09c231d7ca9cfe90971a604cafce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ce09c231d7ca9cfe90971a604cafce">&#9670;&nbsp;</a></span>parsePredicateConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a> parsePredicateConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09961">9961</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09958">Invalid</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09957">Upa</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09956">Upl</a>.</p>

</div>
</div>
<a id="aca75d170f0dbf6e6473db3ef6148e1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca75d170f0dbf6e6473db3ef6148e1d5">&#9670;&nbsp;</a></span>performAddCombineForShiftedOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddCombineForShiftedOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17682">17682</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01998">isOpcWithIntImmediate()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17654">performAddCombineSubShift()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="afb42a02647e8a6e78e252dd235388ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb42a02647e8a6e78e252dd235388ac8">&#9670;&nbsp;</a></span>performAddCombineSubShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddCombineSubShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SUB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Z</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17654">17654</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17628">isExtendOrShiftOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, and <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17682">performAddCombineForShiftedOperands()</a>.</p>

</div>
</div>
<a id="ae2006316fe1239e3e559f680aa00e365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2006316fe1239e3e559f680aa00e365">&#9670;&nbsp;</a></span>performAddCSelIntoCSinc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddCSelIntoCSinc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform the scalar expression combine in the form of: CSEL(c, 1, cc) + b =&gt; CSINC(b+c, b, cc) CSNEG(c, -1, cc) + b =&gt; CSINC(b+c, b, cc) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17273">17273</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00269">llvm::ISD::ADDC</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00085">llvm::AArch64ISD::CSINC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00084">llvm::AArch64ISD::CSNEG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00656">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01600">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01613">llvm::ConstantSDNode::isAllOnes()</a>, <a class="el" href="TargetLowering_8h_source.html#l02627">llvm::TargetLoweringBase::isLegalAddImmediate()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01609">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="aef1d70c3a535976917e68bf1626e75c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1d70c3a535976917e68bf1626e75c4">&#9670;&nbsp;</a></span>performAddDotCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddDotCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17346">17346</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::SDOT</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::UDOT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a83aff2bc20e8eb833e03b606b42bc446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83aff2bc20e8eb833e03b606b42bc446">&#9670;&nbsp;</a></span>performAddSubCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">17751</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17682">performAddCombineForShiftedOperands()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17273">performAddCSelIntoCSinc()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17346">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17422">performAddSubLongCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17234">performAddUADDVCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17386">performNegCSelCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17723">performSubAddMULCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17533">performVectorAddSubExtCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad11f98b53c5b71c7bd8791e5156b340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11f98b53c5b71c7bd8791e5156b340e">&#9670;&nbsp;</a></span>performAddSubLongCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubLongCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17422">17422</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00433">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17087">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17187">performSetccAddFolding()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17046">tryExtendDUPToExtractHigh()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a635ad8d6dba2689cc34e3bb3fb12c2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a635ad8d6dba2689cc34e3bb3fb12c2a6">&#9670;&nbsp;</a></span>performAddUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17234">17234</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00250">llvm::AArch64ISD::UADDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a64b9ecc144bf0b95267b353d6ddf5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b9ecc144bf0b95267b353d6ddf5b9b">&#9670;&nbsp;</a></span>performANDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">16499</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::BICi</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16226">performANDORCSELCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16401">performSVEAndCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11748">resolveBuildVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11844">tryAdvSIMDModImm16()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11792">tryAdvSIMDModImm32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4764dd7a5c84db5880e9d37d5c1ce949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4764dd7a5c84db5880e9d37d5c1ce949">&#9670;&nbsp;</a></span>performANDORCSELCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDORCSELCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16226">16226</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00162">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00161">llvm::AArch64ISD::CCMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00313">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">MVT_CC</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">performANDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16294">performORCombine()</a>.</p>

</div>
</div>
<a id="a2a5ac33b69bb7d7687d12dc0dffe9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5ac33b69bb7d7687d12dc0dffe9f08">&#9670;&nbsp;</a></span>performBRCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBRCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20163">20163</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00981">llvm::ISD::BR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00284">llvm::AArch64ISD::CBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00283">llvm::AArch64ISD::CBZ</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Function_8cpp_source.html#l00640">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">performCONDCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab22a8cab92ee5978be7e541e30667c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22a8cab92ee5978be7e541e30667c55">&#9670;&nbsp;</a></span>performBSPExpandForSVE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBSPExpandForSVE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21493">21493</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a90b1ef73daf047e3bc666006c9e35a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b1ef73daf047e3bc666006c9e35a77">&#9670;&nbsp;</a></span>performBuildShuffleExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBuildShuffleExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a buildvector(sext/zext) or shuffle(sext/zext, undef) node pattern into sext/zext(buildvector) or sext/zext(shuffle) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15540">15540</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15502">calculatePreExtendType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l00386">llvm::drop_begin()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00930">llvm::SDNode::ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15604">performMulVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="ad6bb7ee72f79badd15b563bf112de6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6bb7ee72f79badd15b563bf112de6e5">&#9670;&nbsp;</a></span>performBuildVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBuildVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17564">17564</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d4e8ce89b104f162a8900ab94461e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4e8ce89b104f162a8900ab94461e95">&#9670;&nbsp;</a></span>performConcatVectorsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performConcatVectorsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16721">16721</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00648">llvm::ISD::AVGCEILS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00649">llvm::ISD::AVGCEILU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00643">llvm::ISD::AVGFLOORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::AVGFLOORU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00171">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11228">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00392">llvm::MVT::isVector()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10302">WidenVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a05ea7c29a0fde5a9a808c50aefd2e0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ea7c29a0fde5a9a808c50aefd2e0fa">&#9670;&nbsp;</a></span>performCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CCIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">20085</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19858">checkValueWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11217">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19961">isEquivalentMaskless()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20038">performSubsToAndsCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10380">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20163">performBRCONDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20327">performCSELCombine()</a>.</p>

</div>
</div>
<a id="a4b8e4441770569e02f67db99773afff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8e4441770569e02f67db99773afff0">&#9670;&nbsp;</a></span>performCSELCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCSELCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20327">20327</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20273">foldCSELOfCSEL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20225">foldCSELofCTTZ()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">performCONDCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae26a970eb40a07c455b1bf8697cb9409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26a970eb40a07c455b1bf8697cb9409">&#9670;&nbsp;</a></span>performCTLZCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCTLZCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20926">20926</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00704">llvm::ISD::BITREVERSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00981">llvm::ISD::BR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00701">llvm::ISD::CTTZ</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08e1234497dd7fb39211e46523f02459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e1234497dd7fb39211e46523f02459">&#9670;&nbsp;</a></span>performDUPCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performDUPCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20846">20846</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00430">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03946">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19248">performPostLD1Combine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a88130de22a0c1eefe0ff49acda2ca4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88130de22a0c1eefe0ff49acda2ca4fd">&#9670;&nbsp;</a></span>performDupLane128Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performDupLane128Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21513">21513</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegacyLegalizerInfo_8h_source.html#l00054">llvm::LegacyLegalizeActions::Bitcast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00177">llvm::AArch64ISD::DUPLANE128</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00155">getPackedSVEVectorVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="README__P9_8txt_source.html#l00112">Insert</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad4765786a8a3de00320df895defc3250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4765786a8a3de00320df895defc3250">&#9670;&nbsp;</a></span>performExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18550">18550</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00044">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18511">performSignExtendSetCCCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17780">tryCombineLongOpWithDup()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aab253557e698e63e5f05d8d9dd1d91f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab253557e698e63e5f05d8d9dd1d91f5">&#9670;&nbsp;</a></span>performExtractSubvectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractSubvectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16919">16919</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aefd957dcc1874b25b5b758324370d20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefd957dcc1874b25b5b758324370d20d">&#9670;&nbsp;</a></span>performExtractVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16651">16651</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16551">hasPairwiseAdd()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00681">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16587">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16617">performLastTrueTestVectorCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>, and <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20a2ff9339217d23796a7456110eb52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a2ff9339217d23796a7456110eb52a">&#9670;&nbsp;</a></span>performFDivCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFDivCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15991">15991</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11923">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00133">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a77e5d35ccfe68c41092edc168cfb393e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e5d35ccfe68c41092edc168cfb393e">&#9670;&nbsp;</a></span>performFirstTrueTestVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFirstTrueTestVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16587">16587</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00276">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">getPTest()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16566">isPredicateCCSettingOp()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16651">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a4a73ebacb24d087b199805b801f61507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73ebacb24d087b199805b801f61507">&#9670;&nbsp;</a></span>performFlagSettingCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFlagSettingCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>GenericOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20463">20463</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64MCAsmInfo_8cpp_source.html#l00023">Generic</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8b803a5cecda412b4f4984ad8db7201e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b803a5cecda412b4f4984ad8db7201e">&#9670;&nbsp;</a></span>performFPExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFPExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21455">21455</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08135">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01660">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64Subtarget_8h_source.html#l00381">llvm::AArch64Subtarget::useSVEForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7054eb07a4962c7516115555800c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7054eb07a4962c7516115555800c017">&#9670;&nbsp;</a></span>performFpToIntCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFpToIntCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point multiply by power of two into floating-point to fixed-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15920">15920</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00476">llvm::AArch64Subtarget::forceStreamingCompatibleSVE()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00819">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00838">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00839">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11923">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a856202032515a6113c3de53d575f2d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856202032515a6113c3de53d575f2d33">&#9670;&nbsp;</a></span>performGatherLoadCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGatherLoadCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OnlyPackedOffsets</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21088">21088</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20939">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18619">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00397">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00391">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00393">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00410">llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00409">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20957">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00230">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20421c306f02a92c47eef00c2a1f02f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20421c306f02a92c47eef00c2a1f02f8">&#9670;&nbsp;</a></span>performGLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19149">19149</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05349">getGatherVecOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05372">getSignExtendedGatherOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02307">llvm::VTSDNode::getVT()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00388">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00383">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00035">Scaled</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00146">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04884">Signed</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00147">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a40c243011cdda005e97448378d575096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c243011cdda005e97448378d575096">&#9670;&nbsp;</a></span>performGlobalAddressCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGlobalAddressCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20875">20875</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00359">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="Module_8cpp_source.html#l00398">llvm::Module::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01775">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01732">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01776">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="GlobalValue_8h_source.html#l00652">llvm::GlobalValue::getParent()</a>, <a class="el" href="DataLayout_8h_source.html#l00500">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="GlobalValue_8h_source.html#l00292">llvm::GlobalValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00699">llvm::AArch64II::MO_NO_FLAG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00806">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afa4334801ad99c95a1b5fd0f417e16af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4334801ad99c95a1b5fd0f417e16af">&#9670;&nbsp;</a></span>performInsertSubvectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertSubvectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16942">16942</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aecebd3286d7e5e48086b22673717d22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecebd3286d7e5e48086b22673717d22c">&#9670;&nbsp;</a></span>performInsertVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21426">21426</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19248">performPostLD1Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21389">removeRedundantInsertVectorElt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af95a8dd3a4e9b403d57b68b5cbda46e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a8dd3a4e9b403d57b68b5cbda46e6">&#9670;&nbsp;</a></span>performIntrinsicCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">18147</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00277">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00275">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::BIC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17896">combineAcrossLanesIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18083">combineSVEReductionFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18064">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18100">combineSVEReductionOrderedFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18126">convertMergedOpToPredOp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00276">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00096">llvm::AArch64ISD::FADD_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00330">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00331">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00276">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00956">llvm::ISD::FMAXIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00943">llvm::ISD::FMAXNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00332">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00955">llvm::ISD::FMINIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00335">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00942">llvm::ISD::FMINNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00334">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::FMUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::FSUB_PRED</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01925">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06202">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00195">getPromotedVTForPredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">getPTest()</a>, <a class="el" href="TypeSize_8h_source.html#l00294">llvm::ElementCount::getScalable()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00277">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17922">LowerSVEIntrinsicDUP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17936">LowerSVEIntrinsicEXT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17906">LowerSVEIntrinsicIndex()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::MUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00108">llvm::AArch64ISD::MULHS_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00109">llvm::AArch64ISD::MULHU_PRED</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00310">llvm::AArch64ISD::PMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00249">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00269">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00112">llvm::AArch64ISD::SDIV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01456">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01458">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01457">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETUO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::SHL_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00114">llvm::AArch64ISD::SMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00266">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00271">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00115">llvm::AArch64ISD::SMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00264">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00273">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::SMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00116">llvm::AArch64ISD::SRA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::SRAD_MERGE_OP1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::SRL_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17883">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16983">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17780">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17812">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17962">tryConvertSVEWideCompare()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00341">llvm::ISD::UADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00250">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00270">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::UDIV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00119">llvm::AArch64ISD::UMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00267">llvm::AArch64ISD::UMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00272">llvm::AArch64ISD::UMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::UMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00265">llvm::AArch64ISD::UMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00274">llvm::AArch64ISD::UMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::UMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a80d2c7cb1ec66776cd548c9ea8fdd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">&#9670;&nbsp;</a></span>performIntToFpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntToFpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15879">15879</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01293">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02367">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03049">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15833">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00295">llvm::AArch64ISD::SITOF</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00296">llvm::AArch64ISD::UITOF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a076775accdfd3a4707279b9636a4986b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076775accdfd3a4707279b9636a4986b">&#9670;&nbsp;</a></span>performLastTrueTestVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLastTrueTestVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16617">16617</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18026">getPTest()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10927">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00277">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01253">llvm::ISD::VSCALE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16651">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b49e80a5c71aff0a4a6d6a637cafe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">&#9670;&nbsp;</a></span>performLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18647">18647</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18619">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aae814004d3aa90fb312b7ac62cedb284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae814004d3aa90fb312b7ac62cedb284">&#9670;&nbsp;</a></span>performLD1ReplicateCombine()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned Opcode&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1ReplicateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18699">18699</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00365">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

</div>
</div>
<a id="aed80d9ad70fe74f3136dd25a2eee1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80d9ad70fe74f3136dd25a2eee1c47">&#9670;&nbsp;</a></span>performLDNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLDNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18673">18673</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08909">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::NON_EXTLOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae60f4de0d1e0dac32141edcacb8d20c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60f4de0d1e0dac32141edcacb8d20c3">&#9670;&nbsp;</a></span>performLOADCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLOADCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19395">19395</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="TypeSize_8h_source.html#l00331">llvm::TypeSize::Fixed()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08118">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06941">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07882">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00259">llvm::AArch64Subtarget::isLittleEndian()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19355">performTBISimplification()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00446">llvm::AArch64Subtarget::supportsAddressTopByteIgnored()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad50cb0376d697cd4ca4f6469bd6bd25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50cb0376d697cd4ca4f6469bd6bd25c">&#9670;&nbsp;</a></span>performMaskedGatherScatterCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMaskedGatherScatterCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19681">19681</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19611">findMoreOptimalIndexType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02832">llvm::MaskedGatherScatterSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02859">llvm::MaskedGatherSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02833">llvm::MaskedGatherScatterSDNode::getIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02820">llvm::MaskedGatherScatterSDNode::getIndexType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02834">llvm::MaskedGatherScatterSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09004">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09051">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02857">llvm::MaskedGatherSDNode::getPassThru()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02835">llvm::MaskedGatherScatterSDNode::getScale()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02887">llvm::MaskedScatterSDNode::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02885">llvm::MaskedScatterSDNode::isTruncatingStore()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac1e566876b6ec934e149faae1a9b6f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e566876b6ec934e149faae1a9b6f74">&#9670;&nbsp;</a></span>performMSTORECombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19516">19516</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02641">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02711">llvm::MaskedStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02713">llvm::MaskedStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08955">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00478">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02712">llvm::MaskedStoreSDNode::getOffset()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02710">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02649">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::UZP1</a>, and <a class="el" href="ValueTypes_8h_source.html#l00411">llvm::EVT::widenIntegerVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08ab6672869d33da27a1fb4f09602dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ab6672869d33da27a1fb4f09602dd7">&#9670;&nbsp;</a></span>performMulCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">15657</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00815">llvm::APInt::ashr()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="APInt_8h_source.html#l01591">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00317">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04459">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15475">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04465">isZeroExtended()</a>, <a class="el" href="APInt_8h_source.html#l01700">llvm::APInt::logBase2()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15624">performMulVectorCmpZeroCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15604">performMulVectorExtendCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8cpp_source.html#l01888">llvm::APInt::sdivrem()</a>, <a class="el" href="APInt_8h_source.html#l01215">llvm::APInt::sge()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l01144">llvm::APInt::sle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a147c639e2ca29ad3a47362caa10562e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147c639e2ca29ad3a47362caa10562e8">&#9670;&nbsp;</a></span>performMulVectorCmpZeroCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulVectorCmpZeroCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15624">15624</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="TGLexer_8h_source.html#l00051">llvm::tgtok::In</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="MachineValueType_8h_source.html#l00130">llvm::MVT::v1i64</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">performMulCombine()</a>.</p>

</div>
</div>
<a id="aa4e28ca1530af0a13768a0e242e5fe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e28ca1530af0a13768a0e242e5fe59">&#9670;&nbsp;</a></span>performMulVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Mul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15604">15604</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="InstrTypes_8h_source.html#l00391">llvm::BinaryOperator::getOpcode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15540">performBuildShuffleExtendCombine()</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15657">performMulCombine()</a>.</p>

</div>
</div>
<a id="a6bf8361890dacf0c32272b056acff135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf8361890dacf0c32272b056acff135">&#9670;&nbsp;</a></span>performNegCSelCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNegCSelCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17386">17386</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17372">getNegatedInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17368">isNegatedInteger()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a2fbb20906245b5a07551c13da1409712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbb20906245b5a07551c13da1409712">&#9670;&nbsp;</a></span>performNEONPostLDSTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNEONPostLDSTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19719">19719</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02147">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03948">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00454">llvm::AArch64ISD::LD1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00455">llvm::AArch64ISD::LD1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00456">llvm::AArch64ISD::LD1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00461">llvm::AArch64ISD::LD2DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00465">llvm::AArch64ISD::LD2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00448">llvm::AArch64ISD::LD2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00462">llvm::AArch64ISD::LD3DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00466">llvm::AArch64ISD::LD3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00449">llvm::AArch64ISD::LD3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00463">llvm::AArch64ISD::LD4DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00467">llvm::AArch64ISD::LD4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00450">llvm::AArch64ISD::LD4post</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00685">n</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00457">llvm::AArch64ISD::ST1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00458">llvm::AArch64ISD::ST1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00459">llvm::AArch64ISD::ST1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00468">llvm::AArch64ISD::ST2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00451">llvm::AArch64ISD::ST2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00469">llvm::AArch64ISD::ST3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00452">llvm::AArch64ISD::ST3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00470">llvm::AArch64ISD::ST4LANEpost</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00453">llvm::AArch64ISD::ST4post</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a43e26f948f8ef8569ce1efb6426adab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e26f948f8ef8569ce1efb6426adab4">&#9670;&nbsp;</a></span>performNVCASTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNVCASTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get rid of unnecessary NVCASTs (that don't change the type). </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20865">20865</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a33f99c1c02a48f20e7ec9d30d11d093c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f99c1c02a48f20e7ec9d30d11d093c">&#9670;&nbsp;</a></span>performORCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16294">16294</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16226">performANDORCSELCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16122">tryCombineToBSL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16082">tryCombineToEXTR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac58bff1dbe11572c7b2150fc2ffda1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac58bff1dbe11572c7b2150fc2ffda1b1">&#9670;&nbsp;</a></span>performOrXorChainCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performOrXorChainCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08862">8862</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08835">isOrXorChain()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20393">performSETCCCombine()</a>.</p>

</div>
</div>
<a id="abdbf7e16d7027d0bbbc9d4e8bf100840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf7e16d7027d0bbbc9d4e8bf100840">&#9670;&nbsp;</a></span>performPostLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performPostLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLaneOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19248">19248</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07893">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02147">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00849">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00460">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00464">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00965">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="README__P9_8txt_source.html#l00497">Vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20846">performDUPCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21426">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="af121f09f2d04bed8fb532a82bceaa576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af121f09f2d04bed8fb532a82bceaa576">&#9670;&nbsp;</a></span>performReinterpretCastCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performReinterpretCastCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16390">16390</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00352">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad9d322dc7ec082cd00e94e7888b78a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d322dc7ec082cd00e94e7888b78a43">&#9670;&nbsp;</a></span>performScatterStoreCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performScatterStoreCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OnlyPackedOffsets</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20984">20984</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00163">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20939">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18619">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00366">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20957">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00267">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00230">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::nxv4i32</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00423">llvm::AArch64ISD::SST1_IMM_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00417">llvm::AArch64ISD::SST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00419">llvm::AArch64ISD::SST1_UXTW_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00427">llvm::AArch64ISD::SSTNT1_INDEX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00426">llvm::AArch64ISD::SSTNT1_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00835">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a3580959284fc1395f017d102336eb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580959284fc1395f017d102336eb695">&#9670;&nbsp;</a></span>performSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar. </p>
<p>This replaces any scalar setcc in the above pattern with a vector one followed by a DUP shuffle on the result. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20783">20783</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01196">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a434e132c04f973b024b815eaad19165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434e132c04f973b024b815eaad19165f">&#9670;&nbsp;</a></span>performSetccAddFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccAddFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17187">17187</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17114">SetCCInfo::AArch64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17102">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17108">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17107">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17113">SetCCInfo::Generic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00582">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17121">SetCCInfoAndKind::Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17122">SetCCInfoAndKind::IsAArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17174">isSetCCOrZExtSetCC()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17100">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17101">GenericSetCCInfo::Opnd1</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17422">performAddSubLongCombine()</a>.</p>

</div>
</div>
<a id="aa26d28bee621b8087f1521482dc3b825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26d28bee621b8087f1521482dc3b825">&#9670;&nbsp;</a></span>performSETCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSETCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20393">20393</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00082">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10932">llvm::isOneConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08862">performOrXorChainCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01454">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20348">tryToWidenSetCCOperands()</a>, <a class="el" href="AVRISelLowering_8h_source.html#l00070">llvm::AVRISD::TST</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01287">llvm::ISD::VECREDUCE_OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abcaf1212adde88b8addaf1060c459819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcaf1212adde88b8addaf1060c459819">&#9670;&nbsp;</a></span>performSetccMergeZeroCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccMergeZeroCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20525">20525</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l03946">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16351">isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">isZerosVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20486">performSetCCPunpkCombine()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7b5373efa0bde041422551595378b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b5373efa0bde041422551595378b61">&#9670;&nbsp;</a></span>performSetCCPunpkCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetCCPunpkCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20486">20486</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">isZerosVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01459">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20525">performSetccMergeZeroCombine()</a>.</p>

</div>
</div>
<a id="a72895c7f66e26be35e106221a2ab26ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72895c7f66e26be35e106221a2ab26ae">&#9670;&nbsp;</a></span>performSignExtendInRegCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendInRegCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21190">21190</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00982">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00430">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00388">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00383">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00385">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00387">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00384">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00386">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00397">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00391">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00392">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00394">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00396">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00393">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00395">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00406">llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00400">llvm::AArch64ISD::GLDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00401">llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00403">llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00405">llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00402">llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00404">llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00409">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00411">llvm::AArch64ISD::GLDNT1S_MERGE_ZERO</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::LD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::LDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00318">llvm::AArch64ISD::SUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00319">llvm::AArch64ISD::SUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a60f3ecc52d65b8827909808283319dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f3ecc52d65b8827909808283319dfa">&#9670;&nbsp;</a></span>performSignExtendSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18511">18511</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18504">isCheapToExtend()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01467">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18550">performExtendCombine()</a>.</p>

</div>
</div>
<a id="a4b5bb7ddabde61f69fdb9785410078ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5bb7ddabde61f69fdb9785410078ac">&#9670;&nbsp;</a></span>performSpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18969">18969</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d287a92051d679a9eb264a553c64ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d287a92051d679a9eb264a553c64ffd">&#9670;&nbsp;</a></span>performST1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performST1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18720">18720</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18619">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01884">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00414">llvm::AArch64ISD::ST1_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a13534e47159f35c97e261aac72664214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13534e47159f35c97e261aac72664214">&#9670;&nbsp;</a></span>performSTNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18746">18746</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08955">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01383">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad19eb01bd287efda27e7bc5ba67cd144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19eb01bd287efda27e7bc5ba67cd144">&#9670;&nbsp;</a></span>performSTORECombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19475">19475</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19370">foldTruncStoreOfExt()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::FP_ROUND</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08220">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19355">performTBISimplification()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18898">splitStores()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00446">llvm::AArch64Subtarget::supportsAddressTopByteIgnored()</a>, and <a class="el" href="AArch64Subtarget_8h_source.html#l00381">llvm::AArch64Subtarget::useSVEForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7b0f2aa7553db086084d3af12309181c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0f2aa7553db086084d3af12309181c">&#9670;&nbsp;</a></span>performSubAddMULCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSubAddMULCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17723">17723</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12089">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="VE_8h_source.html#l00468">llvm::M1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11003">llvm::peekThroughBitcasts()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::SMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::UMULL</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="afe728440df980a14ddaa125c441496cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe728440df980a14ddaa125c441496cc">&#9670;&nbsp;</a></span>performSubsToAndsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSubsToAndsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>SubsNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>AndNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CCIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CmpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20038">20038</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01600">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="APInt_8h_source.html#l00476">llvm::APInt::isMask()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20085">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ab5aa3058a584e6bc0e5b94db121422eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5aa3058a584e6bc0e5b94db121422eb">&#9670;&nbsp;</a></span>performSunpkloCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSunpkloCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19229">19229</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01672">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a267cdbd87c30830568cb74844b0e489c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267cdbd87c30830568cb74844b0e489c">&#9670;&nbsp;</a></span>performSVEAndCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVEAndCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16401">16401</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a6ff4cc4a3a495279863388ea0ac5f9e8">EnableCombineMGatherIntrinsics</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00397">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00391">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00392">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00394">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00396">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00393">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00395">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00409">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16351">isAllActivePredicate()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16316">isConstantSplatVectorMaskForType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00362">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">performANDCombine()</a>.</p>

</div>
</div>
<a id="ac94836016990ed423a2fffca7c1372cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94836016990ed423a2fffca7c1372cc">&#9670;&nbsp;</a></span>performSVESpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVESpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21433">21433</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01434">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00155">getPackedSVEVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00598">llvm::ISD::VECTOR_SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af4aeb38e252532a5362ac68998d0af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aeb38e252532a5362ac68998d0af93">&#9670;&nbsp;</a></span>performTBISimplification()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool performTBISimplification </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simplify <code>Addr</code> given that the top byte of it is ignored by HW during address translation. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19355">19355</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01002">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19395">performLOADCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19475">performSTORECombine()</a>.</p>

</div>
</div>
<a id="af246e1e2988325698821d504157ed804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af246e1e2988325698821d504157ed804">&#9670;&nbsp;</a></span>performTBZCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performTBZCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20644">20644</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bit</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20571">getTestBitOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00286">llvm::AArch64ISD::TBNZ</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00285">llvm::AArch64ISD::TBZ</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a522012ca716d76c363824241df415097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522012ca716d76c363824241df415097">&#9670;&nbsp;</a></span>performTruncateCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performTruncateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17611">17611</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7ece31c45ed2351976803ebe4df89425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ece31c45ed2351976803ebe4df89425">&#9670;&nbsp;</a></span>performUADDVAddCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUADDVAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15307">15307</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00255">llvm::AArch64ISD::SADDLP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00256">llvm::AArch64ISD::UADDLP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15355">performUADDVCombine()</a>.</p>

</div>
</div>
<a id="ad657d5a1d3a2813dbd073c235119c7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad657d5a1d3a2813dbd073c235119c7e8">&#9670;&nbsp;</a></span>performUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15355">15355</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15307">performUADDVAddCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a47e64a2f9eb3ade81edd0d1e20034ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e64a2f9eb3ade81edd0d1e20034ec1">&#9670;&nbsp;</a></span>performUnpackCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUnpackCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18979">18979</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02641">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02674">llvm::MaskedLoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02670">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02676">llvm::MaskedLoadSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08909">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01355">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00375">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00478">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02675">llvm::MaskedLoadSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02677">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04698">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00667">llvm::SDNode::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02649">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02866">isZerosVector()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::MLOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10541">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::UUNPKLO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01414">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d19ed80cfde5ce9d55d55eeb139846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ed80cfde5ce9d55d55eeb139846c">&#9670;&nbsp;</a></span>performUzpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUzpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19028">19028</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::UUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::UZP1</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="ARCInfo_8h_source.html#l00041">llvm::ARCCC::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d8fbde7afd8f90c51d6001d0144b1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8fbde7afd8f90c51d6001d0144b1c8">&#9670;&nbsp;</a></span>performVecReduceAddCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15204">15204</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15123">performVecReduceAddCombineWithUADDLP()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::SDOT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::UDOT</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01284">llvm::ISD::VECREDUCE_ADD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a436aed4536d617f9ac1a208273150ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436aed4536d617f9ac1a208273150ac0">&#9670;&nbsp;</a></span>performVecReduceAddCombineWithUADDLP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombineWithUADDLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15123">15123</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00256">llvm::AArch64ISD::UADDLP</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01284">llvm::ISD::VECREDUCE_ADD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15204">performVecReduceAddCombine()</a>.</p>

</div>
</div>
<a id="a0ca3c5f92da23caf890a8da09ea8c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca3c5f92da23caf890a8da09ea8c06f">&#9670;&nbsp;</a></span>performVectorAddSubExtCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorAddSubExtCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17533">17533</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00397">llvm::EVT::getHalfSizedIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17751">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a5c12d92b2d9e291ad311d1468da07410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12d92b2d9e291ad311d1468da07410">&#9670;&nbsp;</a></span>performVectorCompareAndMaskUnaryOpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15833">15833</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00885">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15879">performIntToFpCombine()</a>.</p>

</div>
</div>
<a id="a7e495837f173dea1e6919b589d315f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e495837f173dea1e6919b589d315f67">&#9670;&nbsp;</a></span>performVectorShiftCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorShiftCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize a vector shift instruction and its operand if shifted out bits are not used. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19208">19208</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01061">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::VASHR</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::VLSHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abc2faab09dd74a706e426de046a3f4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2faab09dd74a706e426de046a3f4a0">&#9670;&nbsp;</a></span>performVSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20713">20713</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01925">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="TypeSize_8h_source.html#l00291">llvm::ElementCount::getFixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16351">isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16343">isAllInactivePredicate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00171">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l00378">llvm::APInt::isOne()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::SETGT</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20675">trySwapVSelectOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac52bce44713165c831945178e1d5f696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52bce44713165c831945178e1d5f696">&#9670;&nbsp;</a></span>performXorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15363">15363</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15085">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab1d111456965bbe4e7b1b5021093a6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d111456965bbe4e7b1b5021093a6f6">&#9670;&nbsp;</a></span>ReconstructTruncateFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ReconstructTruncateFromBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10655">10655</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00159">llvm::MipsISD::Ext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01145">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a72e2201d5e251af1abbfb6fde00df1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e2201d5e251af1abbfb6fde00df1cb">&#9670;&nbsp;</a></span>removeRedundantInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> removeRedundantInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21389">21389</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00220">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21366">isLanes1toNKnownZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21426">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="ab7f8d142b901597abdf51e5e51a5605f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f8d142b901597abdf51e5e51a5605f">&#9670;&nbsp;</a></span>ReplaceAddWithADDP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceAddWithADDP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22033">22033</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00253">llvm::AArch64ISD::ADDP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11666">llvm::SelectionDAG::SplitVector()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

</div>
</div>
<a id="ae416c990e5945aed7ccfb70d4c7a5802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae416c990e5945aed7ccfb70d4c7a5802">&#9670;&nbsp;</a></span>ReplaceATOMIC_LOAD_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceATOMIC_LOAD_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22317">22317</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01189">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22242">getAtomicLoad128Opcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00239">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00062">Ptr</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09714">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22094">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a32739f322e03782811f33bc367f9bc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32739f322e03782811f33bc367f9bc3b">&#9670;&nbsp;</a></span>ReplaceCMP_SWAP_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceCMP_SWAP_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22155">22155</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22138">createGPRPairNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00468">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00239">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09714">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22094">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="a4be0086aa7ffce797f40ad2eefd2ec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be0086aa7ffce797f40ad2eefd2ec1a">&#9670;&nbsp;</a></span>ReplaceReductionResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void ReplaceReductionResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>InterOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>AcrossOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22080">22080</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11621">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, and <a class="el" href="SelectionDAG_8h_source.html#l02214">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

</div>
</div>
<a id="a824cd060277e4cb924783db572374c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cd060277e4cb924783db572374c66">&#9670;&nbsp;</a></span>replaceSplatVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceSplatVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </p>
<p>The load store optimizer pass will merge them to store pair stores. This has better performance than a splat of the scalar followed by a split vector store. Even if the stores are not merged it is four stores vs a dup, followed by an ext.b and two stores. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18845">18845</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02397">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02392">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18577">splitStoreSplat()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18898">splitStores()</a>.</p>

</div>
</div>
<a id="a0670f21ebeafbaab3f4b34c8140b8dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670f21ebeafbaab3f4b34c8140b8dc8">&#9670;&nbsp;</a></span>replaceZeroVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceZeroVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </p>
<p>The load store optimizer pass will merge them to store pair stores. This should be better than a movi to create the vector zero followed by a vector store if the zero constant is not re-used, since one instructions and one register live range will be removed.</p>
<p>For example, the final generated code should be:</p>
<p>stp xzr, xzr, [x0]</p>
<p>instead of:</p>
<p>movi v0.2d, #0 str q0, [x0] </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18778">18778</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02398">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00795">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00550">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02397">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04814">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10922">llvm::isNullFPConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02392">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18577">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18898">splitStores()</a>.</p>

</div>
</div>
<a id="a5f4f153e2f8d9dd1c45d089ea3c7499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">&#9670;&nbsp;</a></span>resolveBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool resolveBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>CnstBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11748">11748</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11740">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="APInt_8cpp_source.html#l00994">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13060">EmitVectorComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">performANDCombine()</a>.</p>

</div>
</div>
<a id="a8b7dab689ce26a52af1162b8df95bfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b7dab689ce26a52af1162b8df95bfc0">&#9670;&nbsp;</a></span>selectUmullSmull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> selectUmullSmull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&amp;&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&amp;&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsMLA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04560">4560</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01446">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04471">isAddSubSExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04482">isAddSubZExt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04408">isExtendedBUILD_VECTOR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04459">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04465">isZeroExtended()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02559">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02551">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::SMULL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::UMULL</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="a430025e146710444567fa8bd1da2d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430025e146710444567fa8bd1da2d3a9">&#9670;&nbsp;</a></span>setInfoSVEStN()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned NumVecs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool setInfoSVEStN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">AArch64TargetLowering::IntrinsicInfo &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname"><em>CI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13440">13440</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l01349">llvm::CallBase::arg_size()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="InstrTypes_8h_source.html#l01351">llvm::CallBase::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00129">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l01520">llvm::TargetLoweringBase::getMemValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>.</p>

</div>
</div>
<a id="aca66750f8ee53c16cb1f5de41009e426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca66750f8ee53c16cb1f5de41009e426">&#9670;&nbsp;</a></span>skipExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> skipExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04434">4434</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04375">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00994">llvm::APInt::zextOrTrunc()</a>.</p>

</div>
</div>
<a id="a9b1898673bb5859b4f7cd1c961726b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1898673bb5859b4f7cd1c961726b31">&#9670;&nbsp;</a></span>splitInt128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&gt; splitInt128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22094">22094</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22317">ReplaceATOMIC_LOAD_128Results()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22155">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0bbdb7f279f14b5f7ff6d7d9a2a97765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">&#9670;&nbsp;</a></span>splitStores()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStores </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18898">18898</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00420">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18845">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18778">replaceZeroVectorStore()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, and <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19475">performSTORECombine()</a>.</p>

</div>
</div>
<a id="a6a7f067c980840336e15888700870c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f067c980840336e15888700870c6a">&#9670;&nbsp;</a></span>splitStoreSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStoreSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;&#160;</td>
          <td class="paramname"><em>St</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SplatVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumVecElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18577">18577</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01293">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02398">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01378">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01361">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08168">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02392">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18845">replaceSplatVectorStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18778">replaceZeroVectorStore()</a>.</p>

</div>
</div>
<a id="a53f96d02cdaf11793d6e4cec4462ae26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96d02cdaf11793d6e4cec4462ae26">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumOptimizedImms&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> times immediates were optimized&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967be3ec17a5edbe4fd5b45cd2bc75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumShiftInserts&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> vector <a class="el" href="lib_2Target_2X86_2README_8txt.html#abf89f09e76ca3bcfb207cddc821f3299">shift</a> inserts&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> tail <a class="el" href="LibCallsShrinkWrap_8cpp.html#ad69a360cbb9e0e837f4dbf4d33af74d8">calls</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce50ef77513b8bd1cbeb48b4d9339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce50ef77513b8bd1cbeb48b4d9339d">&#9670;&nbsp;</a></span>tryAdvSIMDModImm16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11844">11844</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00518">llvm::AArch64_AM::encodeAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00534">llvm::AArch64_AM::encodeAdvSIMDModImmType6()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00476">llvm::AArch64Subtarget::forceStreamingCompatibleSVE()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00512">llvm::AArch64_AM::isAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00528">llvm::AArch64_AM::isAdvSIMDModImmType6()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">performANDCombine()</a>.</p>

</div>
</div>
<a id="aed120dd6850080b309b6054efd2b142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed120dd6850080b309b6054efd2b142b">&#9670;&nbsp;</a></span>tryAdvSIMDModImm32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>LHS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11792">11792</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00457">llvm::AArch64_AM::encodeAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00472">llvm::AArch64_AM::encodeAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00487">llvm::AArch64_AM::encodeAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00502">llvm::AArch64_AM::encodeAdvSIMDModImmType4()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00476">llvm::AArch64Subtarget::forceStreamingCompatibleSVE()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00452">llvm::AArch64_AM::isAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00467">llvm::AArch64_AM::isAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00482">llvm::AArch64_AM::isAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00497">llvm::AArch64_AM::isAdvSIMDModImmType4()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16499">performANDCombine()</a>.</p>

</div>
</div>
<a id="a91b6b0ccb484e79d3d1558e8d9c12cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">&#9670;&nbsp;</a></span>tryAdvSIMDModImm321s()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm321s </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11888">11888</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00549">llvm::AArch64_AM::encodeAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00569">llvm::AArch64_AM::encodeAdvSIMDModImmType8()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00544">llvm::AArch64_AM::isAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00559">llvm::AArch64_AM::isAdvSIMDModImmType8()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a52b49fd007d3e59011c1e924579f3a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b49fd007d3e59011c1e924579f3a80">&#9670;&nbsp;</a></span>tryAdvSIMDModImm64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11771">11771</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00614">llvm::AArch64_AM::encodeAdvSIMDModImmType10()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00594">llvm::AArch64_AM::isAdvSIMDModImmType10()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a55e427e6bf5d495e92fbbe9ba86e9990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e427e6bf5d495e92fbbe9ba86e9990">&#9670;&nbsp;</a></span>tryAdvSIMDModImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11919">11919</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00580">llvm::AArch64_AM::encodeAdvSIMDModImmType9()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00574">llvm::AArch64_AM::isAdvSIMDModImmType9()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a41506ddab8a425491f9ebf969036eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41506ddab8a425491f9ebf969036eb84">&#9670;&nbsp;</a></span>tryAdvSIMDModImmFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImmFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">11940</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00663">llvm::AArch64_AM::encodeAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00712">llvm::AArch64_AM::encodeAdvSIMDModImmType12()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00656">llvm::AArch64_AM::isAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00706">llvm::AArch64_AM::isAdvSIMDModImmType12()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineValueType_8h_source.html#l00168">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="aaae856ed3494d62692bb06a4d96dc33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae856ed3494d62692bb06a4d96dc33f">&#9670;&nbsp;</a></span>tryCombineCRC32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineCRC32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17883">17883</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aa1aec95090eff4dcf6f51e0991ecc60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aec95090eff4dcf6f51e0991ecc60e">&#9670;&nbsp;</a></span>tryCombineFixedPointConvert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineFixedPointConvert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16983">16983</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adc515df450408045fd43835105d0c6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc515df450408045fd43835105d0c6ed">&#9670;&nbsp;</a></span>tryCombineLongOpWithDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineLongOpWithDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17780">17780</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03945">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17087">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00044">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17046">tryExtendDUPToExtractHigh()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21548">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18550">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aad0fb69928bec544ec83f90f26393521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0fb69928bec544ec83f90f26393521">&#9670;&nbsp;</a></span>tryCombineShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>IID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17812">17812</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l01516">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00925">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11740">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00217">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00218">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00216">llvm::AArch64ISD::UQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00219">llvm::AArch64ISD::URSHR_I</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::VSHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adb90031fb3d067969f3951a7a65c3db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb90031fb3d067969f3951a7a65c3db9">&#9670;&nbsp;</a></span>tryCombineToBSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16122">16122</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::BSP</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00476">llvm::AArch64Subtarget::forceStreamingCompatibleSVE()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00470">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00262">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="lib_2Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06152">llvm::AArch64TargetLowering::useSVEForFixedLengthVectorVT()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16294">performORCombine()</a>.</p>

</div>
</div>
<a id="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a40121f849c1f24906dfb1a4ecfd3">&#9670;&nbsp;</a></span>tryCombineToEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. </p>
<p>This function looks for the pattern: <code>(or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</code> and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16082">16082</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03939">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16060">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16294">performORCombine()</a>.</p>

</div>
</div>
<a id="a05f57690dd5d9df763d5b75d14bc47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f57690dd5d9df763d5b75d14bc47fd">&#9670;&nbsp;</a></span>tryConvertSVEWideCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryConvertSVEWideCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17962">17962</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01925">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06202">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="TargetLowering_8h_source.html#l03944">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18147">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ac2caac341848f2601e62da4fed020063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2caac341848f2601e62da4fed020063">&#9670;&nbsp;</a></span>tryExtendDUPToExtractHigh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryExtendDUPToExtractHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17046">17046</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00548">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00911">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::MVNIshift</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17422">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17780">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a95b61f0543f51a5dca686a9f9f258240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b61f0543f51a5dca686a9f9f258240">&#9670;&nbsp;</a></span>tryFormConcatFromShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryFormConcatFromShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11001">11001</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00481">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00420">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10981">isConcatMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a254b0db030fe653dbe78f9336bf97c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254b0db030fe653dbe78f9336bf97c39">&#9670;&nbsp;</a></span>tryLowerToSLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryLowerToSLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11996">11996</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::BICi</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00554">llvm::SDNode::dump()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01601">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11973">isAllConstantBuildVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::VSHL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00222">llvm::AArch64ISD::VSLI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00223">llvm::AArch64ISD::VSRI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a19494f628ff5bd818b43081b5615420e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19494f628ff5bd818b43081b5615420e">&#9670;&nbsp;</a></span>trySwapVSelectOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> trySwapVSelectOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20675">20675</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01167">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00582">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01185">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20713">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="ab7072e7476bdcc2ff6396305b680fa83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7072e7476bdcc2ff6396305b680fa83">&#9670;&nbsp;</a></span>tryToConvertShuffleOfTbl2ToTbl4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryToConvertShuffleOfTbl2ToTbl4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>ShuffleMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11428">11428</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00824">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00671">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, and <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>.</p>

</div>
</div>
<a id="a07229844dfee2ef29637eec9717bede7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07229844dfee2ef29637eec9717bede7">&#9670;&nbsp;</a></span>tryToWidenSetCCOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryToWidenSetCCOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20348">20348</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10092">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00644">llvm::SDNode::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00141">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01479">llvm::ISD::isIntEqualitySetCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01467">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01473">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20393">performSETCCCombine()</a>.</p>

</div>
</div>
<a id="a9d9cb8881ecb22d3225e564b5b2fb01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9cb8881ecb22d3225e564b5b2fb01c">&#9670;&nbsp;</a></span>tryWidenMaskForShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryWidenMaskForShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11395">11395</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02250">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01229">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01246">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01964">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00942">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11350">isWideTypeMask()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

</div>
</div>
<a id="a530cb1ac51a52d71669f828697e6d771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530cb1ac51a52d71669f828697e6d771">&#9670;&nbsp;</a></span>UseTlsOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Value.html">Value</a>* UseTlsOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;&#160;</td>
          <td class="paramname"><em>IRB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22903">22903</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02293">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01796">llvm::IRBuilderBase::CreateConstGEP1_32()</a>, <a class="el" href="IRBuilder_8h_source.html#l02054">llvm::IRBuilderBase::CreatePointerCast()</a>, <a class="el" href="Function_8cpp_source.html#l01502">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00174">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00560">llvm::IRBuilderBase::getInt8PtrTy()</a>, <a class="el" href="IRBuilder_8h_source.html#l00502">llvm::IRBuilderBase::getInt8Ty()</a>, <a class="el" href="BasicBlock_8h_source.html#l00112">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00652">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00776">llvm::Type::getPointerTo()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22913">llvm::AArch64TargetLowering::getIRStackGuard()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l22963">llvm::AArch64TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="a6280c4be708c3ce667f84f11d100e3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6280c4be708c3ce667f84f11d100e3c2">&#9670;&nbsp;</a></span>valueToCarryFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> valueToCarryFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03761">3761</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09508">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00282">llvm::MVT::Glue</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00155">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03796">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="aae138473fc11097221f02e42677663dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae138473fc11097221f02e42677663dc">&#9670;&nbsp;</a></span>WidenVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V64Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10302">10302</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01540">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09202">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01057">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01141">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01269">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11288">constructDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11034">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16721">performConcatVectorsCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a01f9af05e8767e9fa2f803eb464b112e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f9af05e8767e9fa2f803eb464b112e">&#9670;&nbsp;</a></span>EnableAArch64ELFLocalDynamicTLSGeneration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-<a class="el" href="PPCCTRLoops_8cpp.html#aba65d2fa14f76344d5be29f0b8ef6183">generation</a>&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="PPCCTRLoops_8cpp.html#aba65d2fa14f76344d5be29f0b8ef6183">generation</a>&quot;), cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64MCInstLower_8cpp_source.html#l00138">llvm::AArch64MCInstLower::lowerSymbolOperandELF()</a>.</p>

</div>
</div>
<a id="a6ff4cc4a3a495279863388ea0ac5f9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff4cc4a3a495279863388ea0ac5f9e8">&#9670;&nbsp;</a></span>EnableCombineMGatherIntrinsics</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableCombineMGatherIntrinsics(&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AArch64 masked &quot; &quot;gather <a class="el" href="ScalarizeMaskedMemIntrin_8cpp.html#adef27058907244f0699caa1f4961d673">intrinsics</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21190">performSignExtendInRegCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16401">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a9d6c8d43031fc942d8cd15abc0070659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6c8d43031fc942d8cd15abc0070659">&#9670;&nbsp;</a></span>EnableOptimizeLogicalImm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> &quot; &quot;<a class="el" href="lib_2Target_2X86_2README_8txt.html#a28623f3a9b25b0ddf3660467c9b40f38">optimization</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02099">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="a98e67665c7bfce442fd9f8a6cde11f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e67665c7bfce442fd9f8a6cde11f0c">&#9670;&nbsp;</a></span>FPRArgRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MCPhysReg FPRArgRegs[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {AArch64::Q0, AArch64::Q1, AArch64::Q2,</div>
<div class="line">                                       AArch64::Q3, AArch64::Q4, AArch64::Q5,</div>
<div class="line">                                       AArch64::Q6, AArch64::Q7}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00147">147</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00153">llvm::AArch64::getFPRArgRegs()</a>.</p>

</div>
</div>
<a id="a5f1a90f7b781c19253ad1e83617ebad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f1a90f7b781c19253ad1e83617ebad8">&#9670;&nbsp;</a></span>GPRArgRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MCPhysReg GPRArgRegs[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {AArch64::X0, AArch64::X1, AArch64::X2,</div>
<div class="line">                                       AArch64::X3, AArch64::X4, AArch64::X5,</div>
<div class="line">                                       AArch64::X6, AArch64::X7}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00144">144</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMCallingConv_8cpp_source.html#l00062">f64AssignAAPCS()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00151">llvm::AArch64::getGPRArgRegs()</a>.</p>

</div>
</div>
<a id="a0e7f48cd286b57df5f69f88a0c294641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7f48cd286b57df5f69f88a0c294641">&#9670;&nbsp;</a></span>MaxXors</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; MaxXors(&quot;aarch64-max-xors&quot;, cl::init(16), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Maximum <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> xors&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08835">isOrXorChain()</a>.</p>

</div>
</div>
<a id="aee2d47ae29d47b14b759625ee38930cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d47ae29d47b14b759625ee38930cf">&#9670;&nbsp;</a></span>MVT_CC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> MVT_CC = <a class="el" href="README-SSE_8txt.html#ac834ac689f351744bc63babed6915f02">MVT::i32</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value type used for condition codes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00142">142</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03079">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03184">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03453">getAArch64Cmp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03585">getAArch64XALUOOp()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16226">performANDORCSELCombine()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a3612a9f67cfd6294483557fe592ad037"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a></div><div class="ttdeci">#define LCALLNAMES(A, B, N)</div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a015846b6188ce15e08cd94c74a9df1a3"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a></div><div class="ttdeci">* A</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00089">README_ALTIVEC.txt:89</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
