#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000210382d9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002103853adc0_0 .net "PC", 31 0, L_00000210385bf190;  1 drivers
v000002103853b220_0 .net "cycles_consumed", 31 0, v000002103853c800_0;  1 drivers
v000002103853ba40_0 .var "input_clk", 0 0;
v000002103853c1c0_0 .var "rst", 0 0;
S_00000210382e96f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000210382d9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002103847c5d0 .functor NOR 1, v000002103853ba40_0, v0000021038527d70_0, C4<0>, C4<0>;
L_000002103847d130 .functor AND 1, v000002103850d530_0, v000002103850d2b0_0, C4<1>, C4<1>;
L_000002103847cfe0 .functor AND 1, L_000002103847d130, L_000002103853be00, C4<1>, C4<1>;
L_000002103847c720 .functor AND 1, v00000210384feab0_0, v00000210384fcb70_0, C4<1>, C4<1>;
L_000002103847d2f0 .functor AND 1, L_000002103847c720, L_000002103853cee0, C4<1>, C4<1>;
L_000002103847c950 .functor AND 1, v0000021038527410_0, v00000210385268d0_0, C4<1>, C4<1>;
L_000002103847c790 .functor AND 1, L_000002103847c950, L_000002103853ca80, C4<1>, C4<1>;
L_000002103847cdb0 .functor AND 1, v000002103850d530_0, v000002103850d2b0_0, C4<1>, C4<1>;
L_000002103847ce20 .functor AND 1, L_000002103847cdb0, L_000002103853bae0, C4<1>, C4<1>;
L_000002103847b8b0 .functor AND 1, v00000210384feab0_0, v00000210384fcb70_0, C4<1>, C4<1>;
L_000002103847ce90 .functor AND 1, L_000002103847b8b0, L_000002103853bc20, C4<1>, C4<1>;
L_000002103847cf00 .functor AND 1, v0000021038527410_0, v00000210385268d0_0, C4<1>, C4<1>;
L_000002103847d0c0 .functor AND 1, L_000002103847cf00, L_000002103853bd60, C4<1>, C4<1>;
L_00000210385447d0 .functor NOT 1, L_000002103847c5d0, C4<0>, C4<0>, C4<0>;
L_0000021038544a70 .functor NOT 1, L_000002103847c5d0, C4<0>, C4<0>, C4<0>;
L_00000210385aad60 .functor NOT 1, L_000002103847c5d0, C4<0>, C4<0>, C4<0>;
L_00000210385abc40 .functor NOT 1, L_000002103847c5d0, C4<0>, C4<0>, C4<0>;
L_00000210385abe70 .functor NOT 1, L_000002103847c5d0, C4<0>, C4<0>, C4<0>;
L_00000210385bf190 .functor BUFZ 32, v000002103852be70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000210385265b0_0 .net "EX1_ALU_OPER1", 31 0, L_0000021038544b50;  1 drivers
v0000021038527cd0_0 .net "EX1_ALU_OPER2", 31 0, L_00000210385a9f60;  1 drivers
v0000021038526650_0 .net "EX1_PC", 31 0, v0000021038510230_0;  1 drivers
v0000021038527e10_0 .net "EX1_PFC", 31 0, v000002103850fab0_0;  1 drivers
v00000210385281d0_0 .net "EX1_PFC_to_IF", 31 0, L_0000021038539b00;  1 drivers
v0000021038526970_0 .net "EX1_forward_to_B", 31 0, v000002103850f790_0;  1 drivers
v0000021038528270_0 .net "EX1_is_beq", 0 0, v00000210385100f0_0;  1 drivers
v0000021038525cf0_0 .net "EX1_is_bne", 0 0, v0000021038510410_0;  1 drivers
v000002103852a9d0_0 .net "EX1_is_jal", 0 0, v000002103850ffb0_0;  1 drivers
v0000021038529ad0_0 .net "EX1_is_jr", 0 0, v000002103850f830_0;  1 drivers
v00000210385298f0_0 .net "EX1_is_oper2_immed", 0 0, v00000210385104b0_0;  1 drivers
v000002103852a930_0 .net "EX1_memread", 0 0, v000002103850fdd0_0;  1 drivers
v0000021038529b70_0 .net "EX1_memwrite", 0 0, v000002103850f330_0;  1 drivers
v000002103852a750_0 .net "EX1_opcode", 11 0, v000002103850f290_0;  1 drivers
v000002103852aa70_0 .net "EX1_predicted", 0 0, v000002103850f3d0_0;  1 drivers
v0000021038528630_0 .net "EX1_rd_ind", 4 0, v00000210385102d0_0;  1 drivers
v0000021038529cb0_0 .net "EX1_rd_indzero", 0 0, v0000021038510370_0;  1 drivers
v00000210385289f0_0 .net "EX1_regwrite", 0 0, v000002103850f8d0_0;  1 drivers
v00000210385288b0_0 .net "EX1_rs1", 31 0, v000002103850f970_0;  1 drivers
v00000210385286d0_0 .net "EX1_rs1_ind", 4 0, v000002103850f470_0;  1 drivers
v000002103852a7f0_0 .net "EX1_rs2", 31 0, v000002103850fb50_0;  1 drivers
v0000021038528c70_0 .net "EX1_rs2_ind", 4 0, v000002103850f5b0_0;  1 drivers
v0000021038528b30_0 .net "EX1_rs2_out", 31 0, L_00000210385ab1c0;  1 drivers
v0000021038528450_0 .net "EX2_ALU_OPER1", 31 0, v000002103850f010_0;  1 drivers
v00000210385284f0_0 .net "EX2_ALU_OPER2", 31 0, v000002103850eed0_0;  1 drivers
v0000021038529990_0 .net "EX2_ALU_OUT", 31 0, L_00000210385383e0;  1 drivers
v0000021038528a90_0 .net "EX2_PC", 31 0, v000002103850eb10_0;  1 drivers
v0000021038529d50_0 .net "EX2_PFC_to_IF", 31 0, v000002103850e250_0;  1 drivers
v0000021038528bd0_0 .net "EX2_forward_to_B", 31 0, v000002103850ea70_0;  1 drivers
v000002103852a070_0 .net "EX2_is_beq", 0 0, v000002103850ef70_0;  1 drivers
v000002103852a890_0 .net "EX2_is_bne", 0 0, v000002103850db70_0;  1 drivers
v0000021038528d10_0 .net "EX2_is_jal", 0 0, v000002103850cc70_0;  1 drivers
v0000021038529670_0 .net "EX2_is_jr", 0 0, v000002103850cef0_0;  1 drivers
v000002103852a1b0_0 .net "EX2_is_oper2_immed", 0 0, v000002103850cf90_0;  1 drivers
v0000021038529c10_0 .net "EX2_memread", 0 0, v000002103850d030_0;  1 drivers
v0000021038528590_0 .net "EX2_memwrite", 0 0, v000002103850d0d0_0;  1 drivers
v0000021038529a30_0 .net "EX2_opcode", 11 0, v000002103850d170_0;  1 drivers
v0000021038529850_0 .net "EX2_predicted", 0 0, v000002103850d990_0;  1 drivers
v0000021038528f90_0 .net "EX2_rd_ind", 4 0, v000002103850d210_0;  1 drivers
v000002103852a390_0 .net "EX2_rd_indzero", 0 0, v000002103850d2b0_0;  1 drivers
v0000021038528770_0 .net "EX2_regwrite", 0 0, v000002103850d530_0;  1 drivers
v0000021038528db0_0 .net "EX2_rs1", 31 0, v000002103850dc10_0;  1 drivers
v0000021038529710_0 .net "EX2_rs1_ind", 4 0, v000002103850d5d0_0;  1 drivers
v0000021038528e50_0 .net "EX2_rs2_ind", 4 0, v000002103850d710_0;  1 drivers
v00000210385295d0_0 .net "EX2_rs2_out", 31 0, v000002103850de90_0;  1 drivers
v0000021038529df0_0 .net "ID_INST", 31 0, v0000021038519160_0;  1 drivers
v0000021038528ef0_0 .net "ID_PC", 31 0, v0000021038518da0_0;  1 drivers
v0000021038529030_0 .net "ID_PFC_to_EX", 31 0, L_000002103853eb00;  1 drivers
v0000021038529e90_0 .net "ID_PFC_to_IF", 31 0, L_000002103853eec0;  1 drivers
v0000021038529f30_0 .net "ID_forward_to_B", 31 0, L_000002103853da20;  1 drivers
v000002103852a6b0_0 .net "ID_is_beq", 0 0, L_000002103853f640;  1 drivers
v0000021038529fd0_0 .net "ID_is_bne", 0 0, L_000002103853f6e0;  1 drivers
v00000210385290d0_0 .net "ID_is_j", 0 0, L_000002103853ff00;  1 drivers
v000002103852a250_0 .net "ID_is_jal", 0 0, L_000002103853f960;  1 drivers
v000002103852a110_0 .net "ID_is_jr", 0 0, L_000002103853f780;  1 drivers
v0000021038529170_0 .net "ID_is_oper2_immed", 0 0, L_00000210385453a0;  1 drivers
v00000210385293f0_0 .net "ID_memread", 0 0, L_000002103853fe60;  1 drivers
v0000021038529210_0 .net "ID_memwrite", 0 0, L_000002103853faa0;  1 drivers
v0000021038528310_0 .net "ID_opcode", 11 0, v000002103852c730_0;  1 drivers
v000002103852a2f0_0 .net "ID_predicted", 0 0, v00000210385127c0_0;  1 drivers
v00000210385292b0_0 .net "ID_rd_ind", 4 0, v000002103852b8d0_0;  1 drivers
v0000021038529490_0 .net "ID_regwrite", 0 0, L_000002103853fbe0;  1 drivers
v000002103852a430_0 .net "ID_rs1", 31 0, v0000021038516640_0;  1 drivers
v0000021038529350_0 .net "ID_rs1_ind", 4 0, v000002103852c190_0;  1 drivers
v0000021038529530_0 .net "ID_rs2", 31 0, v0000021038516dc0_0;  1 drivers
v0000021038528810_0 .net "ID_rs2_ind", 4 0, v000002103852d130_0;  1 drivers
v00000210385297b0_0 .net "IF_INST", 31 0, L_0000021038545090;  1 drivers
v000002103852a4d0_0 .net "IF_pc", 31 0, v000002103852be70_0;  1 drivers
v000002103852a570_0 .net "MEM_ALU_OUT", 31 0, v00000210384fe3d0_0;  1 drivers
v000002103852a610_0 .net "MEM_Data_mem_out", 31 0, v0000021038526010_0;  1 drivers
v00000210385283b0_0 .net "MEM_memread", 0 0, v00000210384fd6b0_0;  1 drivers
v0000021038528950_0 .net "MEM_memwrite", 0 0, v00000210384fd750_0;  1 drivers
v000002103853b0e0_0 .net "MEM_opcode", 11 0, v00000210384fd7f0_0;  1 drivers
v000002103853b400_0 .net "MEM_rd_ind", 4 0, v00000210384fee70_0;  1 drivers
v000002103853a8c0_0 .net "MEM_rd_indzero", 0 0, v00000210384fcb70_0;  1 drivers
v000002103853cbc0_0 .net "MEM_regwrite", 0 0, v00000210384feab0_0;  1 drivers
v000002103853c440_0 .net "MEM_rs2", 31 0, v00000210384fd890_0;  1 drivers
v000002103853ae60_0 .net "PC", 31 0, L_00000210385bf190;  alias, 1 drivers
v000002103853c080_0 .net "STALL_ID1_FLUSH", 0 0, v0000021038512ae0_0;  1 drivers
v000002103853af00_0 .net "STALL_ID2_FLUSH", 0 0, v0000021038512e00_0;  1 drivers
v000002103853c6c0_0 .net "STALL_IF_FLUSH", 0 0, v0000021038515ec0_0;  1 drivers
v000002103853aaa0_0 .net "WB_ALU_OUT", 31 0, v00000210385270f0_0;  1 drivers
v000002103853b7c0_0 .net "WB_Data_mem_out", 31 0, v0000021038527230_0;  1 drivers
v000002103853c760_0 .net "WB_memread", 0 0, v0000021038527690_0;  1 drivers
v000002103853b9a0_0 .net "WB_rd_ind", 4 0, v00000210385279b0_0;  1 drivers
v000002103853c260_0 .net "WB_rd_indzero", 0 0, v00000210385268d0_0;  1 drivers
v000002103853c580_0 .net "WB_regwrite", 0 0, v0000021038527410_0;  1 drivers
v000002103853cc60_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  1 drivers
v000002103853cd00_0 .net *"_ivl_1", 0 0, L_000002103847d130;  1 drivers
v000002103853cf80_0 .net *"_ivl_13", 0 0, L_000002103847c950;  1 drivers
v000002103853b860_0 .net *"_ivl_14", 0 0, L_000002103853ca80;  1 drivers
v000002103853b360_0 .net *"_ivl_19", 0 0, L_000002103847cdb0;  1 drivers
v000002103853b900_0 .net *"_ivl_2", 0 0, L_000002103853be00;  1 drivers
v000002103853c3a0_0 .net *"_ivl_20", 0 0, L_000002103853bae0;  1 drivers
v000002103853bcc0_0 .net *"_ivl_25", 0 0, L_000002103847b8b0;  1 drivers
v000002103853c300_0 .net *"_ivl_26", 0 0, L_000002103853bc20;  1 drivers
v000002103853b5e0_0 .net *"_ivl_31", 0 0, L_000002103847cf00;  1 drivers
v000002103853ab40_0 .net *"_ivl_32", 0 0, L_000002103853bd60;  1 drivers
v000002103853c120_0 .net *"_ivl_40", 31 0, L_000002103853fd20;  1 drivers
L_0000021038560c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002103853bb80_0 .net *"_ivl_43", 26 0, L_0000021038560c58;  1 drivers
L_0000021038560ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002103853afa0_0 .net/2u *"_ivl_44", 31 0, L_0000021038560ca0;  1 drivers
v000002103853a960_0 .net *"_ivl_52", 31 0, L_00000210385ae030;  1 drivers
L_0000021038560d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002103853c4e0_0 .net *"_ivl_55", 26 0, L_0000021038560d30;  1 drivers
L_0000021038560d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002103853bf40_0 .net/2u *"_ivl_56", 31 0, L_0000021038560d78;  1 drivers
v000002103853b680_0 .net *"_ivl_7", 0 0, L_000002103847c720;  1 drivers
v000002103853b2c0_0 .net *"_ivl_8", 0 0, L_000002103853cee0;  1 drivers
v000002103853d020_0 .net "alu_selA", 1 0, L_000002103853cb20;  1 drivers
v000002103853b180_0 .net "alu_selB", 1 0, L_000002103853ee20;  1 drivers
v000002103853b040_0 .net "clk", 0 0, L_000002103847c5d0;  1 drivers
v000002103853c800_0 .var "cycles_consumed", 31 0;
v000002103853ce40_0 .net "exhaz", 0 0, L_000002103847d2f0;  1 drivers
v000002103853c620_0 .net "exhaz2", 0 0, L_000002103847ce90;  1 drivers
v000002103853c8a0_0 .net "hlt", 0 0, v0000021038527d70_0;  1 drivers
v000002103853abe0_0 .net "idhaz", 0 0, L_000002103847cfe0;  1 drivers
v000002103853b4a0_0 .net "idhaz2", 0 0, L_000002103847ce20;  1 drivers
v000002103853b540_0 .net "if_id_write", 0 0, v0000021038514e80_0;  1 drivers
v000002103853bfe0_0 .net "input_clk", 0 0, v000002103853ba40_0;  1 drivers
v000002103853aa00_0 .net "is_branch_and_taken", 0 0, L_0000021038544290;  1 drivers
v000002103853c9e0_0 .net "memhaz", 0 0, L_000002103847c790;  1 drivers
v000002103853bea0_0 .net "memhaz2", 0 0, L_000002103847d0c0;  1 drivers
v000002103853c940_0 .net "pc_src", 2 0, L_000002103853ea60;  1 drivers
v000002103853cda0_0 .net "pc_write", 0 0, v0000021038515740_0;  1 drivers
v000002103853b720_0 .net "rst", 0 0, v000002103853c1c0_0;  1 drivers
v000002103853ac80_0 .net "store_rs2_forward", 1 0, L_000002103853d480;  1 drivers
v000002103853ad20_0 .net "wdata_to_reg_file", 31 0, L_00000210385bf7b0;  1 drivers
E_00000210384996b0/0 .event negedge, v00000210385134e0_0;
E_00000210384996b0/1 .event posedge, v00000210384fccb0_0;
E_00000210384996b0 .event/or E_00000210384996b0/0, E_00000210384996b0/1;
L_000002103853be00 .cmp/eq 5, v000002103850d210_0, v000002103850f470_0;
L_000002103853cee0 .cmp/eq 5, v00000210384fee70_0, v000002103850f470_0;
L_000002103853ca80 .cmp/eq 5, v00000210385279b0_0, v000002103850f470_0;
L_000002103853bae0 .cmp/eq 5, v000002103850d210_0, v000002103850f5b0_0;
L_000002103853bc20 .cmp/eq 5, v00000210384fee70_0, v000002103850f5b0_0;
L_000002103853bd60 .cmp/eq 5, v00000210385279b0_0, v000002103850f5b0_0;
L_000002103853fd20 .concat [ 5 27 0 0], v000002103852b8d0_0, L_0000021038560c58;
L_000002103853fb40 .cmp/ne 32, L_000002103853fd20, L_0000021038560ca0;
L_00000210385ae030 .concat [ 5 27 0 0], v000002103850d210_0, L_0000021038560d30;
L_00000210385ae990 .cmp/ne 32, L_00000210385ae030, L_0000021038560d78;
S_000002103825d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002103847c800 .functor NOT 1, L_000002103847d2f0, C4<0>, C4<0>, C4<0>;
L_000002103847cbf0 .functor AND 1, L_000002103847c790, L_000002103847c800, C4<1>, C4<1>;
L_000002103847ccd0 .functor OR 1, L_000002103847cfe0, L_000002103847cbf0, C4<0>, C4<0>;
L_000002103847cd40 .functor OR 1, L_000002103847cfe0, L_000002103847d2f0, C4<0>, C4<0>;
v0000021038496d60_0 .net *"_ivl_12", 0 0, L_000002103847cd40;  1 drivers
v0000021038497260_0 .net *"_ivl_2", 0 0, L_000002103847c800;  1 drivers
v0000021038496f40_0 .net *"_ivl_5", 0 0, L_000002103847cbf0;  1 drivers
v0000021038496e00_0 .net *"_ivl_7", 0 0, L_000002103847ccd0;  1 drivers
v0000021038495f00_0 .net "alu_selA", 1 0, L_000002103853cb20;  alias, 1 drivers
v0000021038497080_0 .net "exhaz", 0 0, L_000002103847d2f0;  alias, 1 drivers
v0000021038496fe0_0 .net "idhaz", 0 0, L_000002103847cfe0;  alias, 1 drivers
v0000021038497120_0 .net "memhaz", 0 0, L_000002103847c790;  alias, 1 drivers
L_000002103853cb20 .concat8 [ 1 1 0 0], L_000002103847ccd0, L_000002103847cd40;
S_000002103825d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002103847d050 .functor NOT 1, L_000002103847ce90, C4<0>, C4<0>, C4<0>;
L_000002103847d210 .functor AND 1, L_000002103847d0c0, L_000002103847d050, C4<1>, C4<1>;
L_000002103847b840 .functor OR 1, L_000002103847ce20, L_000002103847d210, C4<0>, C4<0>;
L_000002103847d280 .functor NOT 1, v00000210385104b0_0, C4<0>, C4<0>, C4<0>;
L_000002103847d360 .functor AND 1, L_000002103847b840, L_000002103847d280, C4<1>, C4<1>;
L_000002103847b920 .functor OR 1, L_000002103847ce20, L_000002103847ce90, C4<0>, C4<0>;
L_000002103847b990 .functor NOT 1, v00000210385104b0_0, C4<0>, C4<0>, C4<0>;
L_000002103847d6e0 .functor AND 1, L_000002103847b920, L_000002103847b990, C4<1>, C4<1>;
v0000021038497440_0 .net "EX1_is_oper2_immed", 0 0, v00000210385104b0_0;  alias, 1 drivers
v0000021038495820_0 .net *"_ivl_11", 0 0, L_000002103847d360;  1 drivers
v0000021038495fa0_0 .net *"_ivl_16", 0 0, L_000002103847b920;  1 drivers
v0000021038496180_0 .net *"_ivl_17", 0 0, L_000002103847b990;  1 drivers
v0000021038495c80_0 .net *"_ivl_2", 0 0, L_000002103847d050;  1 drivers
v0000021038496220_0 .net *"_ivl_20", 0 0, L_000002103847d6e0;  1 drivers
v0000021038495a00_0 .net *"_ivl_5", 0 0, L_000002103847d210;  1 drivers
v00000210384971c0_0 .net *"_ivl_7", 0 0, L_000002103847b840;  1 drivers
v00000210384973a0_0 .net *"_ivl_8", 0 0, L_000002103847d280;  1 drivers
v00000210384974e0_0 .net "alu_selB", 1 0, L_000002103853ee20;  alias, 1 drivers
v0000021038495aa0_0 .net "exhaz", 0 0, L_000002103847ce90;  alias, 1 drivers
v0000021038497580_0 .net "idhaz", 0 0, L_000002103847ce20;  alias, 1 drivers
v00000210384962c0_0 .net "memhaz", 0 0, L_000002103847d0c0;  alias, 1 drivers
L_000002103853ee20 .concat8 [ 1 1 0 0], L_000002103847d360, L_000002103847d6e0;
S_00000210382729c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002103847d4b0 .functor NOT 1, L_000002103847ce90, C4<0>, C4<0>, C4<0>;
L_000002103847d440 .functor AND 1, L_000002103847d0c0, L_000002103847d4b0, C4<1>, C4<1>;
L_000002103847d520 .functor OR 1, L_000002103847ce20, L_000002103847d440, C4<0>, C4<0>;
L_000002103847d600 .functor OR 1, L_000002103847ce20, L_000002103847ce90, C4<0>, C4<0>;
v00000210384958c0_0 .net *"_ivl_12", 0 0, L_000002103847d600;  1 drivers
v0000021038497620_0 .net *"_ivl_2", 0 0, L_000002103847d4b0;  1 drivers
v0000021038496360_0 .net *"_ivl_5", 0 0, L_000002103847d440;  1 drivers
v0000021038495960_0 .net *"_ivl_7", 0 0, L_000002103847d520;  1 drivers
v0000021038495d20_0 .net "exhaz", 0 0, L_000002103847ce90;  alias, 1 drivers
v0000021038495dc0_0 .net "idhaz", 0 0, L_000002103847ce20;  alias, 1 drivers
v0000021038422030_0 .net "memhaz", 0 0, L_000002103847d0c0;  alias, 1 drivers
v00000210384222b0_0 .net "store_rs2_forward", 1 0, L_000002103853d480;  alias, 1 drivers
L_000002103853d480 .concat8 [ 1 1 0 0], L_000002103847d520, L_000002103847d600;
S_0000021038272b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021038422710_0 .net "EX_ALU_OUT", 31 0, L_00000210385383e0;  alias, 1 drivers
v00000210384214f0_0 .net "EX_memread", 0 0, v000002103850d030_0;  alias, 1 drivers
v00000210383fdd30_0 .net "EX_memwrite", 0 0, v000002103850d0d0_0;  alias, 1 drivers
v00000210383fd290_0 .net "EX_opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
v00000210384fcc10_0 .net "EX_rd_ind", 4 0, v000002103850d210_0;  alias, 1 drivers
v00000210384fdcf0_0 .net "EX_rd_indzero", 0 0, L_00000210385ae990;  1 drivers
v00000210384ff050_0 .net "EX_regwrite", 0 0, v000002103850d530_0;  alias, 1 drivers
v00000210384fde30_0 .net "EX_rs2_out", 31 0, v000002103850de90_0;  alias, 1 drivers
v00000210384fe3d0_0 .var "MEM_ALU_OUT", 31 0;
v00000210384fd6b0_0 .var "MEM_memread", 0 0;
v00000210384fd750_0 .var "MEM_memwrite", 0 0;
v00000210384fd7f0_0 .var "MEM_opcode", 11 0;
v00000210384fee70_0 .var "MEM_rd_ind", 4 0;
v00000210384fcb70_0 .var "MEM_rd_indzero", 0 0;
v00000210384feab0_0 .var "MEM_regwrite", 0 0;
v00000210384fd890_0 .var "MEM_rs2", 31 0;
v00000210384ff190_0 .net "clk", 0 0, L_00000210385abc40;  1 drivers
v00000210384fccb0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_0000021038499670 .event posedge, v00000210384fccb0_0, v00000210384ff190_0;
S_00000210382c9b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000210382b14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000210382b1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000210382b1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210382b1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000210382b15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000210382b15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000210382b1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210382b1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000210382b16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000210382b16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000210382b1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000210382b1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210382b1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000210382b17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000210382b17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000210382b1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000210382b1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000210382b1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000210382b18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210382b1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000210382b1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000210382b1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000210382b19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000210382b19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000210382b1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210385aa350 .functor XOR 1, L_00000210385aa2e0, v000002103850d990_0, C4<0>, C4<0>;
L_00000210385abb60 .functor NOT 1, L_00000210385aa350, C4<0>, C4<0>, C4<0>;
L_00000210385abcb0 .functor OR 1, v000002103853c1c0_0, L_00000210385abb60, C4<0>, C4<0>;
L_00000210385abd90 .functor NOT 1, L_00000210385abcb0, C4<0>, C4<0>, C4<0>;
v0000021038500b80_0 .net "ALU_OP", 3 0, v00000210385031a0_0;  1 drivers
v00000210385037e0_0 .net "BranchDecision", 0 0, L_00000210385aa2e0;  1 drivers
v00000210385048c0_0 .net "CF", 0 0, v0000021038502c00_0;  1 drivers
v00000210385040a0_0 .net "EX_opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
v0000021038504140_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  alias, 1 drivers
v0000021038503880_0 .net "ZF", 0 0, L_00000210385aa970;  1 drivers
L_0000021038560ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021038503560_0 .net/2u *"_ivl_0", 31 0, L_0000021038560ce8;  1 drivers
v0000021038504960_0 .net *"_ivl_11", 0 0, L_00000210385abcb0;  1 drivers
v00000210385039c0_0 .net *"_ivl_2", 31 0, L_000002103853a5a0;  1 drivers
v00000210385034c0_0 .net *"_ivl_6", 0 0, L_00000210385aa350;  1 drivers
v0000021038503600_0 .net *"_ivl_8", 0 0, L_00000210385abb60;  1 drivers
v0000021038503920_0 .net "alu_out", 31 0, L_00000210385383e0;  alias, 1 drivers
v0000021038503a60_0 .net "alu_outw", 31 0, v0000021038500f40_0;  1 drivers
v0000021038504640_0 .net "is_beq", 0 0, v000002103850ef70_0;  alias, 1 drivers
v0000021038503b00_0 .net "is_bne", 0 0, v000002103850db70_0;  alias, 1 drivers
v0000021038503380_0 .net "is_jal", 0 0, v000002103850cc70_0;  alias, 1 drivers
v0000021038503f60_0 .net "oper1", 31 0, v000002103850f010_0;  alias, 1 drivers
v0000021038503ba0_0 .net "oper2", 31 0, v000002103850eed0_0;  alias, 1 drivers
v0000021038504500_0 .net "pc", 31 0, v000002103850eb10_0;  alias, 1 drivers
v00000210385041e0_0 .net "predicted", 0 0, v000002103850d990_0;  alias, 1 drivers
v00000210385036a0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
L_000002103853a5a0 .arith/sum 32, v000002103850eb10_0, L_0000021038560ce8;
L_00000210385383e0 .functor MUXZ 32, v0000021038500f40_0, L_000002103853a5a0, v000002103850cc70_0, C4<>;
S_00000210382c9cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000210382c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000210385ab460 .functor AND 1, v000002103850ef70_0, L_00000210385ab3f0, C4<1>, C4<1>;
L_00000210385ab690 .functor NOT 1, L_00000210385ab3f0, C4<0>, C4<0>, C4<0>;
L_00000210385aa270 .functor AND 1, v000002103850db70_0, L_00000210385ab690, C4<1>, C4<1>;
L_00000210385aa2e0 .functor OR 1, L_00000210385ab460, L_00000210385aa270, C4<0>, C4<0>;
v0000021038501300_0 .net "BranchDecision", 0 0, L_00000210385aa2e0;  alias, 1 drivers
v00000210385014e0_0 .net *"_ivl_2", 0 0, L_00000210385ab690;  1 drivers
v0000021038501760_0 .net "is_beq", 0 0, v000002103850ef70_0;  alias, 1 drivers
v0000021038502a20_0 .net "is_beq_taken", 0 0, L_00000210385ab460;  1 drivers
v00000210385027a0_0 .net "is_bne", 0 0, v000002103850db70_0;  alias, 1 drivers
v0000021038501f80_0 .net "is_bne_taken", 0 0, L_00000210385aa270;  1 drivers
v00000210385016c0_0 .net "is_eq", 0 0, L_00000210385ab3f0;  1 drivers
v0000021038502ac0_0 .net "oper1", 31 0, v000002103850f010_0;  alias, 1 drivers
v0000021038500ea0_0 .net "oper2", 31 0, v000002103850eed0_0;  alias, 1 drivers
S_00000210383131c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000210382c9cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000210385aa3c0 .functor XOR 1, L_000002103853a0a0, L_000002103853a640, C4<0>, C4<0>;
L_00000210385aba80 .functor XOR 1, L_0000021038538160, L_0000021038538520, C4<0>, C4<0>;
L_00000210385ab230 .functor XOR 1, L_0000021038539ba0, L_0000021038539380, C4<0>, C4<0>;
L_00000210385aadd0 .functor XOR 1, L_0000021038539420, L_00000210385385c0, C4<0>, C4<0>;
L_00000210385aa6d0 .functor XOR 1, L_0000021038538660, L_0000021038538700, C4<0>, C4<0>;
L_00000210385aa120 .functor XOR 1, L_00000210385394c0, L_0000021038539560, C4<0>, C4<0>;
L_00000210385ab9a0 .functor XOR 1, L_00000210385b4890, L_00000210385b3c10, C4<0>, C4<0>;
L_00000210385aa510 .functor XOR 1, L_00000210385b3670, L_00000210385b3df0, C4<0>, C4<0>;
L_00000210385aa5f0 .functor XOR 1, L_00000210385b4930, L_00000210385b3cb0, C4<0>, C4<0>;
L_00000210385aba10 .functor XOR 1, L_00000210385b5150, L_00000210385b3490, C4<0>, C4<0>;
L_00000210385aae40 .functor XOR 1, L_00000210385b5330, L_00000210385b3170, C4<0>, C4<0>;
L_00000210385aa580 .functor XOR 1, L_00000210385b4610, L_00000210385b3710, C4<0>, C4<0>;
L_00000210385aa4a0 .functor XOR 1, L_00000210385b4cf0, L_00000210385b4390, C4<0>, C4<0>;
L_00000210385ab2a0 .functor XOR 1, L_00000210385b53d0, L_00000210385b51f0, C4<0>, C4<0>;
L_00000210385a9fd0 .functor XOR 1, L_00000210385b4b10, L_00000210385b5290, C4<0>, C4<0>;
L_00000210385abaf0 .functor XOR 1, L_00000210385b4430, L_00000210385b49d0, C4<0>, C4<0>;
L_00000210385ab620 .functor XOR 1, L_00000210385b5650, L_00000210385b50b0, C4<0>, C4<0>;
L_00000210385aaeb0 .functor XOR 1, L_00000210385b3d50, L_00000210385b37b0, C4<0>, C4<0>;
L_00000210385aa740 .functor XOR 1, L_00000210385b3850, L_00000210385b3530, C4<0>, C4<0>;
L_00000210385aa9e0 .functor XOR 1, L_00000210385b38f0, L_00000210385b4a70, C4<0>, C4<0>;
L_00000210385aa190 .functor XOR 1, L_00000210385b4250, L_00000210385b3990, C4<0>, C4<0>;
L_00000210385ab770 .functor XOR 1, L_00000210385b3030, L_00000210385b5470, C4<0>, C4<0>;
L_00000210385aa040 .functor XOR 1, L_00000210385b3a30, L_00000210385b56f0, C4<0>, C4<0>;
L_00000210385aa200 .functor XOR 1, L_00000210385b46b0, L_00000210385b3ad0, C4<0>, C4<0>;
L_00000210385aaac0 .functor XOR 1, L_00000210385b3b70, L_00000210385b5510, C4<0>, C4<0>;
L_00000210385aaf20 .functor XOR 1, L_00000210385b3e90, L_00000210385b55b0, C4<0>, C4<0>;
L_00000210385ab850 .functor XOR 1, L_00000210385b2f90, L_00000210385b3f30, C4<0>, C4<0>;
L_00000210385aaf90 .functor XOR 1, L_00000210385b30d0, L_00000210385b42f0, C4<0>, C4<0>;
L_00000210385ab070 .functor XOR 1, L_00000210385b3fd0, L_00000210385b4070, C4<0>, C4<0>;
L_00000210385ab310 .functor XOR 1, L_00000210385b4bb0, L_00000210385b44d0, C4<0>, C4<0>;
L_00000210385aa430 .functor XOR 1, L_00000210385b41b0, L_00000210385b47f0, C4<0>, C4<0>;
L_00000210385ab380 .functor XOR 1, L_00000210385b35d0, L_00000210385b3210, C4<0>, C4<0>;
L_00000210385ab3f0/0/0 .functor OR 1, L_00000210385b4570, L_00000210385b4750, L_00000210385b4c50, L_00000210385b32b0;
L_00000210385ab3f0/0/4 .functor OR 1, L_00000210385b5010, L_00000210385b4d90, L_00000210385b3350, L_00000210385b4e30;
L_00000210385ab3f0/0/8 .functor OR 1, L_00000210385b4f70, L_00000210385b4ed0, L_00000210385b33f0, L_00000210385b5bf0;
L_00000210385ab3f0/0/12 .functor OR 1, L_00000210385b58d0, L_00000210385b5970, L_00000210385b5c90, L_00000210385b5a10;
L_00000210385ab3f0/0/16 .functor OR 1, L_00000210385b5ab0, L_00000210385b5830, L_00000210385b5b50, L_00000210385b5d30;
L_00000210385ab3f0/0/20 .functor OR 1, L_00000210385b5dd0, L_00000210385b5e70, L_00000210385b5790, L_00000210385b0150;
L_00000210385ab3f0/0/24 .functor OR 1, L_00000210385ae7b0, L_00000210385aefd0, L_00000210385afb10, L_00000210385adf90;
L_00000210385ab3f0/0/28 .functor OR 1, L_00000210385b0290, L_00000210385afbb0, L_00000210385ae530, L_00000210385af750;
L_00000210385ab3f0/1/0 .functor OR 1, L_00000210385ab3f0/0/0, L_00000210385ab3f0/0/4, L_00000210385ab3f0/0/8, L_00000210385ab3f0/0/12;
L_00000210385ab3f0/1/4 .functor OR 1, L_00000210385ab3f0/0/16, L_00000210385ab3f0/0/20, L_00000210385ab3f0/0/24, L_00000210385ab3f0/0/28;
L_00000210385ab3f0 .functor NOR 1, L_00000210385ab3f0/1/0, L_00000210385ab3f0/1/4, C4<0>, C4<0>;
v00000210384fdd90_0 .net *"_ivl_0", 0 0, L_00000210385aa3c0;  1 drivers
v00000210384fe5b0_0 .net *"_ivl_101", 0 0, L_00000210385b50b0;  1 drivers
v00000210384fedd0_0 .net *"_ivl_102", 0 0, L_00000210385aaeb0;  1 drivers
v00000210384fe1f0_0 .net *"_ivl_105", 0 0, L_00000210385b3d50;  1 drivers
v00000210384fe330_0 .net *"_ivl_107", 0 0, L_00000210385b37b0;  1 drivers
v00000210384fef10_0 .net *"_ivl_108", 0 0, L_00000210385aa740;  1 drivers
v00000210384fd930_0 .net *"_ivl_11", 0 0, L_0000021038538520;  1 drivers
v00000210384fed30_0 .net *"_ivl_111", 0 0, L_00000210385b3850;  1 drivers
v00000210384fe290_0 .net *"_ivl_113", 0 0, L_00000210385b3530;  1 drivers
v00000210384fe650_0 .net *"_ivl_114", 0 0, L_00000210385aa9e0;  1 drivers
v00000210384fd570_0 .net *"_ivl_117", 0 0, L_00000210385b38f0;  1 drivers
v00000210384fe470_0 .net *"_ivl_119", 0 0, L_00000210385b4a70;  1 drivers
v00000210384fefb0_0 .net *"_ivl_12", 0 0, L_00000210385ab230;  1 drivers
v00000210384fe150_0 .net *"_ivl_120", 0 0, L_00000210385aa190;  1 drivers
v00000210384fe510_0 .net *"_ivl_123", 0 0, L_00000210385b4250;  1 drivers
v00000210384fd9d0_0 .net *"_ivl_125", 0 0, L_00000210385b3990;  1 drivers
v00000210384fcd50_0 .net *"_ivl_126", 0 0, L_00000210385ab770;  1 drivers
v00000210384fe6f0_0 .net *"_ivl_129", 0 0, L_00000210385b3030;  1 drivers
v00000210384fd250_0 .net *"_ivl_131", 0 0, L_00000210385b5470;  1 drivers
v00000210384fdbb0_0 .net *"_ivl_132", 0 0, L_00000210385aa040;  1 drivers
v00000210384ff2d0_0 .net *"_ivl_135", 0 0, L_00000210385b3a30;  1 drivers
v00000210384fe790_0 .net *"_ivl_137", 0 0, L_00000210385b56f0;  1 drivers
v00000210384fe830_0 .net *"_ivl_138", 0 0, L_00000210385aa200;  1 drivers
v00000210384fdc50_0 .net *"_ivl_141", 0 0, L_00000210385b46b0;  1 drivers
v00000210384fcdf0_0 .net *"_ivl_143", 0 0, L_00000210385b3ad0;  1 drivers
v00000210384fded0_0 .net *"_ivl_144", 0 0, L_00000210385aaac0;  1 drivers
v00000210384ff0f0_0 .net *"_ivl_147", 0 0, L_00000210385b3b70;  1 drivers
v00000210384fd070_0 .net *"_ivl_149", 0 0, L_00000210385b5510;  1 drivers
v00000210384fdf70_0 .net *"_ivl_15", 0 0, L_0000021038539ba0;  1 drivers
v00000210384fce90_0 .net *"_ivl_150", 0 0, L_00000210385aaf20;  1 drivers
v00000210384fdb10_0 .net *"_ivl_153", 0 0, L_00000210385b3e90;  1 drivers
v00000210384fe0b0_0 .net *"_ivl_155", 0 0, L_00000210385b55b0;  1 drivers
v00000210384fda70_0 .net *"_ivl_156", 0 0, L_00000210385ab850;  1 drivers
v00000210384fcf30_0 .net *"_ivl_159", 0 0, L_00000210385b2f90;  1 drivers
v00000210384febf0_0 .net *"_ivl_161", 0 0, L_00000210385b3f30;  1 drivers
v00000210384fd2f0_0 .net *"_ivl_162", 0 0, L_00000210385aaf90;  1 drivers
v00000210384fd390_0 .net *"_ivl_165", 0 0, L_00000210385b30d0;  1 drivers
v00000210384fe8d0_0 .net *"_ivl_167", 0 0, L_00000210385b42f0;  1 drivers
v00000210384fe010_0 .net *"_ivl_168", 0 0, L_00000210385ab070;  1 drivers
v00000210384fea10_0 .net *"_ivl_17", 0 0, L_0000021038539380;  1 drivers
v00000210384fe970_0 .net *"_ivl_171", 0 0, L_00000210385b3fd0;  1 drivers
v00000210384fec90_0 .net *"_ivl_173", 0 0, L_00000210385b4070;  1 drivers
v00000210384ff230_0 .net *"_ivl_174", 0 0, L_00000210385ab310;  1 drivers
v00000210384fcfd0_0 .net *"_ivl_177", 0 0, L_00000210385b4bb0;  1 drivers
v00000210384fd110_0 .net *"_ivl_179", 0 0, L_00000210385b44d0;  1 drivers
v00000210384fd1b0_0 .net *"_ivl_18", 0 0, L_00000210385aadd0;  1 drivers
v00000210384fd430_0 .net *"_ivl_180", 0 0, L_00000210385aa430;  1 drivers
v00000210384fd4d0_0 .net *"_ivl_183", 0 0, L_00000210385b41b0;  1 drivers
v00000210384fd610_0 .net *"_ivl_185", 0 0, L_00000210385b47f0;  1 drivers
v00000210384ff910_0 .net *"_ivl_186", 0 0, L_00000210385ab380;  1 drivers
v00000210384ffc30_0 .net *"_ivl_190", 0 0, L_00000210385b35d0;  1 drivers
v00000210384ffa50_0 .net *"_ivl_192", 0 0, L_00000210385b3210;  1 drivers
v0000021038500770_0 .net *"_ivl_194", 0 0, L_00000210385b4570;  1 drivers
v00000210384ff370_0 .net *"_ivl_196", 0 0, L_00000210385b4750;  1 drivers
v0000021038500090_0 .net *"_ivl_198", 0 0, L_00000210385b4c50;  1 drivers
v00000210384ffb90_0 .net *"_ivl_200", 0 0, L_00000210385b32b0;  1 drivers
v0000021038500450_0 .net *"_ivl_202", 0 0, L_00000210385b5010;  1 drivers
v0000021038500630_0 .net *"_ivl_204", 0 0, L_00000210385b4d90;  1 drivers
v00000210385004f0_0 .net *"_ivl_206", 0 0, L_00000210385b3350;  1 drivers
v00000210384ffcd0_0 .net *"_ivl_208", 0 0, L_00000210385b4e30;  1 drivers
v00000210384ffd70_0 .net *"_ivl_21", 0 0, L_0000021038539420;  1 drivers
v00000210384ffe10_0 .net *"_ivl_210", 0 0, L_00000210385b4f70;  1 drivers
v00000210384ffeb0_0 .net *"_ivl_212", 0 0, L_00000210385b4ed0;  1 drivers
v00000210384ff730_0 .net *"_ivl_214", 0 0, L_00000210385b33f0;  1 drivers
v00000210384ffaf0_0 .net *"_ivl_216", 0 0, L_00000210385b5bf0;  1 drivers
v00000210384fff50_0 .net *"_ivl_218", 0 0, L_00000210385b58d0;  1 drivers
v00000210385003b0_0 .net *"_ivl_220", 0 0, L_00000210385b5970;  1 drivers
v00000210384ff410_0 .net *"_ivl_222", 0 0, L_00000210385b5c90;  1 drivers
v0000021038500130_0 .net *"_ivl_224", 0 0, L_00000210385b5a10;  1 drivers
v00000210384ff7d0_0 .net *"_ivl_226", 0 0, L_00000210385b5ab0;  1 drivers
v0000021038500270_0 .net *"_ivl_228", 0 0, L_00000210385b5830;  1 drivers
v00000210384ff5f0_0 .net *"_ivl_23", 0 0, L_00000210385385c0;  1 drivers
v00000210384ffff0_0 .net *"_ivl_230", 0 0, L_00000210385b5b50;  1 drivers
v00000210385006d0_0 .net *"_ivl_232", 0 0, L_00000210385b5d30;  1 drivers
v00000210385001d0_0 .net *"_ivl_234", 0 0, L_00000210385b5dd0;  1 drivers
v00000210384ff690_0 .net *"_ivl_236", 0 0, L_00000210385b5e70;  1 drivers
v0000021038500310_0 .net *"_ivl_238", 0 0, L_00000210385b5790;  1 drivers
v0000021038500810_0 .net *"_ivl_24", 0 0, L_00000210385aa6d0;  1 drivers
v0000021038500590_0 .net *"_ivl_240", 0 0, L_00000210385b0150;  1 drivers
v00000210385008b0_0 .net *"_ivl_242", 0 0, L_00000210385ae7b0;  1 drivers
v00000210384ff4b0_0 .net *"_ivl_244", 0 0, L_00000210385aefd0;  1 drivers
v0000021038500950_0 .net *"_ivl_246", 0 0, L_00000210385afb10;  1 drivers
v00000210384ff870_0 .net *"_ivl_248", 0 0, L_00000210385adf90;  1 drivers
v00000210384ff9b0_0 .net *"_ivl_250", 0 0, L_00000210385b0290;  1 drivers
v00000210385009f0_0 .net *"_ivl_252", 0 0, L_00000210385afbb0;  1 drivers
v00000210384ff550_0 .net *"_ivl_254", 0 0, L_00000210385ae530;  1 drivers
v0000021038422350_0 .net *"_ivl_256", 0 0, L_00000210385af750;  1 drivers
v0000021038500d60_0 .net *"_ivl_27", 0 0, L_0000021038538660;  1 drivers
v00000210385028e0_0 .net *"_ivl_29", 0 0, L_0000021038538700;  1 drivers
v0000021038503060_0 .net *"_ivl_3", 0 0, L_000002103853a0a0;  1 drivers
v0000021038501b20_0 .net *"_ivl_30", 0 0, L_00000210385aa120;  1 drivers
v0000021038502660_0 .net *"_ivl_33", 0 0, L_00000210385394c0;  1 drivers
v00000210385032e0_0 .net *"_ivl_35", 0 0, L_0000021038539560;  1 drivers
v00000210385018a0_0 .net *"_ivl_36", 0 0, L_00000210385ab9a0;  1 drivers
v00000210385011c0_0 .net *"_ivl_39", 0 0, L_00000210385b4890;  1 drivers
v0000021038500fe0_0 .net *"_ivl_41", 0 0, L_00000210385b3c10;  1 drivers
v0000021038501080_0 .net *"_ivl_42", 0 0, L_00000210385aa510;  1 drivers
v0000021038501620_0 .net *"_ivl_45", 0 0, L_00000210385b3670;  1 drivers
v0000021038502de0_0 .net *"_ivl_47", 0 0, L_00000210385b3df0;  1 drivers
v0000021038501a80_0 .net *"_ivl_48", 0 0, L_00000210385aa5f0;  1 drivers
v0000021038500c20_0 .net *"_ivl_5", 0 0, L_000002103853a640;  1 drivers
v0000021038501da0_0 .net *"_ivl_51", 0 0, L_00000210385b4930;  1 drivers
v0000021038502200_0 .net *"_ivl_53", 0 0, L_00000210385b3cb0;  1 drivers
v0000021038501120_0 .net *"_ivl_54", 0 0, L_00000210385aba10;  1 drivers
v0000021038501d00_0 .net *"_ivl_57", 0 0, L_00000210385b5150;  1 drivers
v0000021038502840_0 .net *"_ivl_59", 0 0, L_00000210385b3490;  1 drivers
v00000210385025c0_0 .net *"_ivl_6", 0 0, L_00000210385aba80;  1 drivers
v0000021038501580_0 .net *"_ivl_60", 0 0, L_00000210385aae40;  1 drivers
v00000210385022a0_0 .net *"_ivl_63", 0 0, L_00000210385b5330;  1 drivers
v0000021038502fc0_0 .net *"_ivl_65", 0 0, L_00000210385b3170;  1 drivers
v0000021038502160_0 .net *"_ivl_66", 0 0, L_00000210385aa580;  1 drivers
v00000210385023e0_0 .net *"_ivl_69", 0 0, L_00000210385b4610;  1 drivers
v00000210385019e0_0 .net *"_ivl_71", 0 0, L_00000210385b3710;  1 drivers
v0000021038500cc0_0 .net *"_ivl_72", 0 0, L_00000210385aa4a0;  1 drivers
v0000021038501800_0 .net *"_ivl_75", 0 0, L_00000210385b4cf0;  1 drivers
v0000021038501e40_0 .net *"_ivl_77", 0 0, L_00000210385b4390;  1 drivers
v0000021038501260_0 .net *"_ivl_78", 0 0, L_00000210385ab2a0;  1 drivers
v00000210385013a0_0 .net *"_ivl_81", 0 0, L_00000210385b53d0;  1 drivers
v0000021038502520_0 .net *"_ivl_83", 0 0, L_00000210385b51f0;  1 drivers
v0000021038502700_0 .net *"_ivl_84", 0 0, L_00000210385a9fd0;  1 drivers
v0000021038502ca0_0 .net *"_ivl_87", 0 0, L_00000210385b4b10;  1 drivers
v0000021038502980_0 .net *"_ivl_89", 0 0, L_00000210385b5290;  1 drivers
v0000021038501ee0_0 .net *"_ivl_9", 0 0, L_0000021038538160;  1 drivers
v00000210385020c0_0 .net *"_ivl_90", 0 0, L_00000210385abaf0;  1 drivers
v0000021038502e80_0 .net *"_ivl_93", 0 0, L_00000210385b4430;  1 drivers
v0000021038500e00_0 .net *"_ivl_95", 0 0, L_00000210385b49d0;  1 drivers
v0000021038501940_0 .net *"_ivl_96", 0 0, L_00000210385ab620;  1 drivers
v0000021038502020_0 .net *"_ivl_99", 0 0, L_00000210385b5650;  1 drivers
v0000021038502340_0 .net "a", 31 0, v000002103850f010_0;  alias, 1 drivers
v0000021038501440_0 .net "b", 31 0, v000002103850eed0_0;  alias, 1 drivers
v0000021038503100_0 .net "out", 0 0, L_00000210385ab3f0;  alias, 1 drivers
v0000021038502480_0 .net "temp", 31 0, L_00000210385b4110;  1 drivers
L_000002103853a0a0 .part v000002103850f010_0, 0, 1;
L_000002103853a640 .part v000002103850eed0_0, 0, 1;
L_0000021038538160 .part v000002103850f010_0, 1, 1;
L_0000021038538520 .part v000002103850eed0_0, 1, 1;
L_0000021038539ba0 .part v000002103850f010_0, 2, 1;
L_0000021038539380 .part v000002103850eed0_0, 2, 1;
L_0000021038539420 .part v000002103850f010_0, 3, 1;
L_00000210385385c0 .part v000002103850eed0_0, 3, 1;
L_0000021038538660 .part v000002103850f010_0, 4, 1;
L_0000021038538700 .part v000002103850eed0_0, 4, 1;
L_00000210385394c0 .part v000002103850f010_0, 5, 1;
L_0000021038539560 .part v000002103850eed0_0, 5, 1;
L_00000210385b4890 .part v000002103850f010_0, 6, 1;
L_00000210385b3c10 .part v000002103850eed0_0, 6, 1;
L_00000210385b3670 .part v000002103850f010_0, 7, 1;
L_00000210385b3df0 .part v000002103850eed0_0, 7, 1;
L_00000210385b4930 .part v000002103850f010_0, 8, 1;
L_00000210385b3cb0 .part v000002103850eed0_0, 8, 1;
L_00000210385b5150 .part v000002103850f010_0, 9, 1;
L_00000210385b3490 .part v000002103850eed0_0, 9, 1;
L_00000210385b5330 .part v000002103850f010_0, 10, 1;
L_00000210385b3170 .part v000002103850eed0_0, 10, 1;
L_00000210385b4610 .part v000002103850f010_0, 11, 1;
L_00000210385b3710 .part v000002103850eed0_0, 11, 1;
L_00000210385b4cf0 .part v000002103850f010_0, 12, 1;
L_00000210385b4390 .part v000002103850eed0_0, 12, 1;
L_00000210385b53d0 .part v000002103850f010_0, 13, 1;
L_00000210385b51f0 .part v000002103850eed0_0, 13, 1;
L_00000210385b4b10 .part v000002103850f010_0, 14, 1;
L_00000210385b5290 .part v000002103850eed0_0, 14, 1;
L_00000210385b4430 .part v000002103850f010_0, 15, 1;
L_00000210385b49d0 .part v000002103850eed0_0, 15, 1;
L_00000210385b5650 .part v000002103850f010_0, 16, 1;
L_00000210385b50b0 .part v000002103850eed0_0, 16, 1;
L_00000210385b3d50 .part v000002103850f010_0, 17, 1;
L_00000210385b37b0 .part v000002103850eed0_0, 17, 1;
L_00000210385b3850 .part v000002103850f010_0, 18, 1;
L_00000210385b3530 .part v000002103850eed0_0, 18, 1;
L_00000210385b38f0 .part v000002103850f010_0, 19, 1;
L_00000210385b4a70 .part v000002103850eed0_0, 19, 1;
L_00000210385b4250 .part v000002103850f010_0, 20, 1;
L_00000210385b3990 .part v000002103850eed0_0, 20, 1;
L_00000210385b3030 .part v000002103850f010_0, 21, 1;
L_00000210385b5470 .part v000002103850eed0_0, 21, 1;
L_00000210385b3a30 .part v000002103850f010_0, 22, 1;
L_00000210385b56f0 .part v000002103850eed0_0, 22, 1;
L_00000210385b46b0 .part v000002103850f010_0, 23, 1;
L_00000210385b3ad0 .part v000002103850eed0_0, 23, 1;
L_00000210385b3b70 .part v000002103850f010_0, 24, 1;
L_00000210385b5510 .part v000002103850eed0_0, 24, 1;
L_00000210385b3e90 .part v000002103850f010_0, 25, 1;
L_00000210385b55b0 .part v000002103850eed0_0, 25, 1;
L_00000210385b2f90 .part v000002103850f010_0, 26, 1;
L_00000210385b3f30 .part v000002103850eed0_0, 26, 1;
L_00000210385b30d0 .part v000002103850f010_0, 27, 1;
L_00000210385b42f0 .part v000002103850eed0_0, 27, 1;
L_00000210385b3fd0 .part v000002103850f010_0, 28, 1;
L_00000210385b4070 .part v000002103850eed0_0, 28, 1;
L_00000210385b4bb0 .part v000002103850f010_0, 29, 1;
L_00000210385b44d0 .part v000002103850eed0_0, 29, 1;
L_00000210385b41b0 .part v000002103850f010_0, 30, 1;
L_00000210385b47f0 .part v000002103850eed0_0, 30, 1;
LS_00000210385b4110_0_0 .concat8 [ 1 1 1 1], L_00000210385aa3c0, L_00000210385aba80, L_00000210385ab230, L_00000210385aadd0;
LS_00000210385b4110_0_4 .concat8 [ 1 1 1 1], L_00000210385aa6d0, L_00000210385aa120, L_00000210385ab9a0, L_00000210385aa510;
LS_00000210385b4110_0_8 .concat8 [ 1 1 1 1], L_00000210385aa5f0, L_00000210385aba10, L_00000210385aae40, L_00000210385aa580;
LS_00000210385b4110_0_12 .concat8 [ 1 1 1 1], L_00000210385aa4a0, L_00000210385ab2a0, L_00000210385a9fd0, L_00000210385abaf0;
LS_00000210385b4110_0_16 .concat8 [ 1 1 1 1], L_00000210385ab620, L_00000210385aaeb0, L_00000210385aa740, L_00000210385aa9e0;
LS_00000210385b4110_0_20 .concat8 [ 1 1 1 1], L_00000210385aa190, L_00000210385ab770, L_00000210385aa040, L_00000210385aa200;
LS_00000210385b4110_0_24 .concat8 [ 1 1 1 1], L_00000210385aaac0, L_00000210385aaf20, L_00000210385ab850, L_00000210385aaf90;
LS_00000210385b4110_0_28 .concat8 [ 1 1 1 1], L_00000210385ab070, L_00000210385ab310, L_00000210385aa430, L_00000210385ab380;
LS_00000210385b4110_1_0 .concat8 [ 4 4 4 4], LS_00000210385b4110_0_0, LS_00000210385b4110_0_4, LS_00000210385b4110_0_8, LS_00000210385b4110_0_12;
LS_00000210385b4110_1_4 .concat8 [ 4 4 4 4], LS_00000210385b4110_0_16, LS_00000210385b4110_0_20, LS_00000210385b4110_0_24, LS_00000210385b4110_0_28;
L_00000210385b4110 .concat8 [ 16 16 0 0], LS_00000210385b4110_1_0, LS_00000210385b4110_1_4;
L_00000210385b35d0 .part v000002103850f010_0, 31, 1;
L_00000210385b3210 .part v000002103850eed0_0, 31, 1;
L_00000210385b4570 .part L_00000210385b4110, 0, 1;
L_00000210385b4750 .part L_00000210385b4110, 1, 1;
L_00000210385b4c50 .part L_00000210385b4110, 2, 1;
L_00000210385b32b0 .part L_00000210385b4110, 3, 1;
L_00000210385b5010 .part L_00000210385b4110, 4, 1;
L_00000210385b4d90 .part L_00000210385b4110, 5, 1;
L_00000210385b3350 .part L_00000210385b4110, 6, 1;
L_00000210385b4e30 .part L_00000210385b4110, 7, 1;
L_00000210385b4f70 .part L_00000210385b4110, 8, 1;
L_00000210385b4ed0 .part L_00000210385b4110, 9, 1;
L_00000210385b33f0 .part L_00000210385b4110, 10, 1;
L_00000210385b5bf0 .part L_00000210385b4110, 11, 1;
L_00000210385b58d0 .part L_00000210385b4110, 12, 1;
L_00000210385b5970 .part L_00000210385b4110, 13, 1;
L_00000210385b5c90 .part L_00000210385b4110, 14, 1;
L_00000210385b5a10 .part L_00000210385b4110, 15, 1;
L_00000210385b5ab0 .part L_00000210385b4110, 16, 1;
L_00000210385b5830 .part L_00000210385b4110, 17, 1;
L_00000210385b5b50 .part L_00000210385b4110, 18, 1;
L_00000210385b5d30 .part L_00000210385b4110, 19, 1;
L_00000210385b5dd0 .part L_00000210385b4110, 20, 1;
L_00000210385b5e70 .part L_00000210385b4110, 21, 1;
L_00000210385b5790 .part L_00000210385b4110, 22, 1;
L_00000210385b0150 .part L_00000210385b4110, 23, 1;
L_00000210385ae7b0 .part L_00000210385b4110, 24, 1;
L_00000210385aefd0 .part L_00000210385b4110, 25, 1;
L_00000210385afb10 .part L_00000210385b4110, 26, 1;
L_00000210385adf90 .part L_00000210385b4110, 27, 1;
L_00000210385b0290 .part L_00000210385b4110, 28, 1;
L_00000210385afbb0 .part L_00000210385b4110, 29, 1;
L_00000210385ae530 .part L_00000210385b4110, 30, 1;
L_00000210385af750 .part L_00000210385b4110, 31, 1;
S_0000021038313350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000210382c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000210384989f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000210385aa970 .functor NOT 1, L_00000210385392e0, C4<0>, C4<0>, C4<0>;
v0000021038501bc0_0 .net "A", 31 0, v000002103850f010_0;  alias, 1 drivers
v0000021038502b60_0 .net "ALUOP", 3 0, v00000210385031a0_0;  alias, 1 drivers
v0000021038501c60_0 .net "B", 31 0, v000002103850eed0_0;  alias, 1 drivers
v0000021038502c00_0 .var "CF", 0 0;
v0000021038502d40_0 .net "ZF", 0 0, L_00000210385aa970;  alias, 1 drivers
v0000021038502f20_0 .net *"_ivl_1", 0 0, L_00000210385392e0;  1 drivers
v0000021038500f40_0 .var "res", 31 0;
E_0000021038498eb0 .event anyedge, v0000021038502b60_0, v0000021038502340_0, v0000021038501440_0, v0000021038502c00_0;
L_00000210385392e0 .reduce/or v0000021038500f40_0;
S_000002103830c910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000210382c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021038505340 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038505378 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000210385053b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210385053e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038505420 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038505458 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038505490 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210385054c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021038505500 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038505538 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021038505570 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000210385055a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210385055e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038505618 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038505650 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021038505688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000210385056c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000210385056f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038505730 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021038505768 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000210385057a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000210385057d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038505810 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038505848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038505880 .param/l "xori" 0 9 12, C4<001110000000>;
v00000210385031a0_0 .var "ALU_OP", 3 0;
v0000021038503240_0 .net "opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
E_0000021038499270 .event anyedge, v00000210383fd290_0;
S_000002103830caa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021038510190_0 .net "EX1_forward_to_B", 31 0, v000002103850f790_0;  alias, 1 drivers
v000002103850fa10_0 .net "EX_PFC", 31 0, v000002103850fab0_0;  alias, 1 drivers
v000002103850fd30_0 .net "EX_PFC_to_IF", 31 0, L_0000021038539b00;  alias, 1 drivers
v000002103850fbf0_0 .net "alu_selA", 1 0, L_000002103853cb20;  alias, 1 drivers
v000002103850fc90_0 .net "alu_selB", 1 0, L_000002103853ee20;  alias, 1 drivers
v000002103850f150_0 .net "ex_haz", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v000002103850fe70_0 .net "id_haz", 31 0, L_00000210385383e0;  alias, 1 drivers
v000002103850f650_0 .net "is_jr", 0 0, v000002103850f830_0;  alias, 1 drivers
v0000021038510550_0 .net "mem_haz", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v000002103850f510_0 .net "oper1", 31 0, L_0000021038544b50;  alias, 1 drivers
v0000021038510730_0 .net "oper2", 31 0, L_00000210385a9f60;  alias, 1 drivers
v000002103850f6f0_0 .net "pc", 31 0, v0000021038510230_0;  alias, 1 drivers
v0000021038510690_0 .net "rs1", 31 0, v000002103850f970_0;  alias, 1 drivers
v0000021038510050_0 .net "rs2_in", 31 0, v000002103850fb50_0;  alias, 1 drivers
v00000210385107d0_0 .net "rs2_out", 31 0, L_00000210385ab1c0;  alias, 1 drivers
v000002103850f1f0_0 .net "store_rs2_forward", 1 0, L_000002103853d480;  alias, 1 drivers
L_0000021038539b00 .functor MUXZ 32, v000002103850fab0_0, L_0000021038544b50, v000002103850f830_0, C4<>;
S_00000210382c8280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002103830caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021038498ff0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021038545950 .functor NOT 1, L_00000210385388e0, C4<0>, C4<0>, C4<0>;
L_00000210385443e0 .functor NOT 1, L_0000021038538480, C4<0>, C4<0>, C4<0>;
L_0000021038544a00 .functor NOT 1, L_000002103853a140, C4<0>, C4<0>, C4<0>;
L_0000021038544ae0 .functor NOT 1, L_000002103853a820, C4<0>, C4<0>, C4<0>;
L_00000210385441b0 .functor AND 32, L_0000021038544140, v000002103850f970_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038545560 .functor AND 32, L_0000021038544f40, L_00000210385bf7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038544220 .functor OR 32, L_00000210385441b0, L_0000021038545560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021038545720 .functor AND 32, L_0000021038544d10, v00000210384fe3d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038545640 .functor OR 32, L_0000021038544220, L_0000021038545720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021038544370 .functor AND 32, L_00000210385454f0, L_00000210385383e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038544b50 .functor OR 32, L_0000021038545640, L_0000021038544370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000210385046e0_0 .net *"_ivl_1", 0 0, L_00000210385388e0;  1 drivers
v0000021038503ec0_0 .net *"_ivl_13", 0 0, L_000002103853a140;  1 drivers
v0000021038503ce0_0 .net *"_ivl_14", 0 0, L_0000021038544a00;  1 drivers
v0000021038503d80_0 .net *"_ivl_19", 0 0, L_000002103853a280;  1 drivers
v0000021038504780_0 .net *"_ivl_2", 0 0, L_0000021038545950;  1 drivers
v0000021038508c30_0 .net *"_ivl_23", 0 0, L_000002103853a1e0;  1 drivers
v0000021038508af0_0 .net *"_ivl_27", 0 0, L_000002103853a820;  1 drivers
v0000021038508050_0 .net *"_ivl_28", 0 0, L_0000021038544ae0;  1 drivers
v0000021038508690_0 .net *"_ivl_33", 0 0, L_0000021038538980;  1 drivers
v0000021038507330_0 .net *"_ivl_37", 0 0, L_0000021038539600;  1 drivers
v00000210385080f0_0 .net *"_ivl_40", 31 0, L_00000210385441b0;  1 drivers
v0000021038508d70_0 .net *"_ivl_42", 31 0, L_0000021038545560;  1 drivers
v00000210385076f0_0 .net *"_ivl_44", 31 0, L_0000021038544220;  1 drivers
v00000210385084b0_0 .net *"_ivl_46", 31 0, L_0000021038545720;  1 drivers
v0000021038508b90_0 .net *"_ivl_48", 31 0, L_0000021038545640;  1 drivers
v0000021038506f70_0 .net *"_ivl_50", 31 0, L_0000021038544370;  1 drivers
v0000021038508e10_0 .net *"_ivl_7", 0 0, L_0000021038538480;  1 drivers
v0000021038506cf0_0 .net *"_ivl_8", 0 0, L_00000210385443e0;  1 drivers
v0000021038507a10_0 .net "ina", 31 0, v000002103850f970_0;  alias, 1 drivers
v0000021038506a70_0 .net "inb", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v0000021038508cd0_0 .net "inc", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v00000210385073d0_0 .net "ind", 31 0, L_00000210385383e0;  alias, 1 drivers
v0000021038507470_0 .net "out", 31 0, L_0000021038544b50;  alias, 1 drivers
v0000021038506e30_0 .net "s0", 31 0, L_0000021038544140;  1 drivers
v0000021038507d30_0 .net "s1", 31 0, L_0000021038544f40;  1 drivers
v0000021038506d90_0 .net "s2", 31 0, L_0000021038544d10;  1 drivers
v0000021038506b10_0 .net "s3", 31 0, L_00000210385454f0;  1 drivers
v0000021038507fb0_0 .net "sel", 1 0, L_000002103853cb20;  alias, 1 drivers
L_00000210385388e0 .part L_000002103853cb20, 1, 1;
LS_0000021038538200_0_0 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_4 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_8 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_12 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_16 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_20 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_24 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_0_28 .concat [ 1 1 1 1], L_0000021038545950, L_0000021038545950, L_0000021038545950, L_0000021038545950;
LS_0000021038538200_1_0 .concat [ 4 4 4 4], LS_0000021038538200_0_0, LS_0000021038538200_0_4, LS_0000021038538200_0_8, LS_0000021038538200_0_12;
LS_0000021038538200_1_4 .concat [ 4 4 4 4], LS_0000021038538200_0_16, LS_0000021038538200_0_20, LS_0000021038538200_0_24, LS_0000021038538200_0_28;
L_0000021038538200 .concat [ 16 16 0 0], LS_0000021038538200_1_0, LS_0000021038538200_1_4;
L_0000021038538480 .part L_000002103853cb20, 0, 1;
LS_0000021038539920_0_0 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_4 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_8 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_12 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_16 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_20 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_24 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_0_28 .concat [ 1 1 1 1], L_00000210385443e0, L_00000210385443e0, L_00000210385443e0, L_00000210385443e0;
LS_0000021038539920_1_0 .concat [ 4 4 4 4], LS_0000021038539920_0_0, LS_0000021038539920_0_4, LS_0000021038539920_0_8, LS_0000021038539920_0_12;
LS_0000021038539920_1_4 .concat [ 4 4 4 4], LS_0000021038539920_0_16, LS_0000021038539920_0_20, LS_0000021038539920_0_24, LS_0000021038539920_0_28;
L_0000021038539920 .concat [ 16 16 0 0], LS_0000021038539920_1_0, LS_0000021038539920_1_4;
L_000002103853a140 .part L_000002103853cb20, 1, 1;
LS_0000021038539ec0_0_0 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_4 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_8 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_12 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_16 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_20 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_24 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_0_28 .concat [ 1 1 1 1], L_0000021038544a00, L_0000021038544a00, L_0000021038544a00, L_0000021038544a00;
LS_0000021038539ec0_1_0 .concat [ 4 4 4 4], LS_0000021038539ec0_0_0, LS_0000021038539ec0_0_4, LS_0000021038539ec0_0_8, LS_0000021038539ec0_0_12;
LS_0000021038539ec0_1_4 .concat [ 4 4 4 4], LS_0000021038539ec0_0_16, LS_0000021038539ec0_0_20, LS_0000021038539ec0_0_24, LS_0000021038539ec0_0_28;
L_0000021038539ec0 .concat [ 16 16 0 0], LS_0000021038539ec0_1_0, LS_0000021038539ec0_1_4;
L_000002103853a280 .part L_000002103853cb20, 0, 1;
LS_0000021038539d80_0_0 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_4 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_8 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_12 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_16 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_20 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_24 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_0_28 .concat [ 1 1 1 1], L_000002103853a280, L_000002103853a280, L_000002103853a280, L_000002103853a280;
LS_0000021038539d80_1_0 .concat [ 4 4 4 4], LS_0000021038539d80_0_0, LS_0000021038539d80_0_4, LS_0000021038539d80_0_8, LS_0000021038539d80_0_12;
LS_0000021038539d80_1_4 .concat [ 4 4 4 4], LS_0000021038539d80_0_16, LS_0000021038539d80_0_20, LS_0000021038539d80_0_24, LS_0000021038539d80_0_28;
L_0000021038539d80 .concat [ 16 16 0 0], LS_0000021038539d80_1_0, LS_0000021038539d80_1_4;
L_000002103853a1e0 .part L_000002103853cb20, 1, 1;
LS_000002103853a6e0_0_0 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_4 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_8 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_12 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_16 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_20 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_24 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_0_28 .concat [ 1 1 1 1], L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0, L_000002103853a1e0;
LS_000002103853a6e0_1_0 .concat [ 4 4 4 4], LS_000002103853a6e0_0_0, LS_000002103853a6e0_0_4, LS_000002103853a6e0_0_8, LS_000002103853a6e0_0_12;
LS_000002103853a6e0_1_4 .concat [ 4 4 4 4], LS_000002103853a6e0_0_16, LS_000002103853a6e0_0_20, LS_000002103853a6e0_0_24, LS_000002103853a6e0_0_28;
L_000002103853a6e0 .concat [ 16 16 0 0], LS_000002103853a6e0_1_0, LS_000002103853a6e0_1_4;
L_000002103853a820 .part L_000002103853cb20, 0, 1;
LS_00000210385387a0_0_0 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_4 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_8 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_12 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_16 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_20 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_24 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_0_28 .concat [ 1 1 1 1], L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0, L_0000021038544ae0;
LS_00000210385387a0_1_0 .concat [ 4 4 4 4], LS_00000210385387a0_0_0, LS_00000210385387a0_0_4, LS_00000210385387a0_0_8, LS_00000210385387a0_0_12;
LS_00000210385387a0_1_4 .concat [ 4 4 4 4], LS_00000210385387a0_0_16, LS_00000210385387a0_0_20, LS_00000210385387a0_0_24, LS_00000210385387a0_0_28;
L_00000210385387a0 .concat [ 16 16 0 0], LS_00000210385387a0_1_0, LS_00000210385387a0_1_4;
L_0000021038538980 .part L_000002103853cb20, 1, 1;
LS_0000021038539740_0_0 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_4 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_8 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_12 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_16 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_20 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_24 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_0_28 .concat [ 1 1 1 1], L_0000021038538980, L_0000021038538980, L_0000021038538980, L_0000021038538980;
LS_0000021038539740_1_0 .concat [ 4 4 4 4], LS_0000021038539740_0_0, LS_0000021038539740_0_4, LS_0000021038539740_0_8, LS_0000021038539740_0_12;
LS_0000021038539740_1_4 .concat [ 4 4 4 4], LS_0000021038539740_0_16, LS_0000021038539740_0_20, LS_0000021038539740_0_24, LS_0000021038539740_0_28;
L_0000021038539740 .concat [ 16 16 0 0], LS_0000021038539740_1_0, LS_0000021038539740_1_4;
L_0000021038539600 .part L_000002103853cb20, 0, 1;
LS_000002103853a320_0_0 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_4 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_8 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_12 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_16 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_20 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_24 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_0_28 .concat [ 1 1 1 1], L_0000021038539600, L_0000021038539600, L_0000021038539600, L_0000021038539600;
LS_000002103853a320_1_0 .concat [ 4 4 4 4], LS_000002103853a320_0_0, LS_000002103853a320_0_4, LS_000002103853a320_0_8, LS_000002103853a320_0_12;
LS_000002103853a320_1_4 .concat [ 4 4 4 4], LS_000002103853a320_0_16, LS_000002103853a320_0_20, LS_000002103853a320_0_24, LS_000002103853a320_0_28;
L_000002103853a320 .concat [ 16 16 0 0], LS_000002103853a320_1_0, LS_000002103853a320_1_4;
S_00000210382c8410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000210382c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021038544140 .functor AND 32, L_0000021038538200, L_0000021038539920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038504a00_0 .net "in1", 31 0, L_0000021038538200;  1 drivers
v0000021038503c40_0 .net "in2", 31 0, L_0000021038539920;  1 drivers
v0000021038503e20_0 .net "out", 31 0, L_0000021038544140;  alias, 1 drivers
S_00000210383015c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000210382c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021038544f40 .functor AND 32, L_0000021038539ec0, L_0000021038539d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038504000_0 .net "in1", 31 0, L_0000021038539ec0;  1 drivers
v0000021038504280_0 .net "in2", 31 0, L_0000021038539d80;  1 drivers
v0000021038504820_0 .net "out", 31 0, L_0000021038544f40;  alias, 1 drivers
S_0000021038301750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000210382c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021038544d10 .functor AND 32, L_000002103853a6e0, L_00000210385387a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038504320_0 .net "in1", 31 0, L_000002103853a6e0;  1 drivers
v00000210385045a0_0 .net "in2", 31 0, L_00000210385387a0;  1 drivers
v00000210385043c0_0 .net "out", 31 0, L_0000021038544d10;  alias, 1 drivers
S_0000021038505910 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000210382c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385454f0 .functor AND 32, L_0000021038539740, L_000002103853a320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038503740_0 .net "in1", 31 0, L_0000021038539740;  1 drivers
v0000021038503420_0 .net "in2", 31 0, L_000002103853a320;  1 drivers
v0000021038504460_0 .net "out", 31 0, L_00000210385454f0;  alias, 1 drivers
S_0000021038506720 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002103830caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000210384990f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021038544e60 .functor NOT 1, L_000002103853a500, C4<0>, C4<0>, C4<0>;
L_00000210385456b0 .functor NOT 1, L_0000021038538e80, C4<0>, C4<0>, C4<0>;
L_0000021038545870 .functor NOT 1, L_0000021038539c40, C4<0>, C4<0>, C4<0>;
L_00000210385ab700 .functor NOT 1, L_000002103853a780, C4<0>, C4<0>, C4<0>;
L_00000210385aa820 .functor AND 32, L_0000021038545020, v000002103850f790_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385ab8c0 .functor AND 32, L_0000021038545790, L_00000210385bf7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385ab0e0 .functor OR 32, L_00000210385aa820, L_00000210385ab8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210385ab930 .functor AND 32, L_000002103847d1a0, v00000210384fe3d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385aa660 .functor OR 32, L_00000210385ab0e0, L_00000210385ab930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210385ab4d0 .functor AND 32, L_00000210385aab30, L_00000210385383e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385a9f60 .functor OR 32, L_00000210385aa660, L_00000210385ab4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021038508ff0_0 .net *"_ivl_1", 0 0, L_000002103853a500;  1 drivers
v0000021038509090_0 .net *"_ivl_13", 0 0, L_0000021038539c40;  1 drivers
v0000021038508910_0 .net *"_ivl_14", 0 0, L_0000021038545870;  1 drivers
v0000021038508410_0 .net *"_ivl_19", 0 0, L_0000021038539ce0;  1 drivers
v0000021038506ed0_0 .net *"_ivl_2", 0 0, L_0000021038544e60;  1 drivers
v0000021038507150_0 .net *"_ivl_23", 0 0, L_000002103853a3c0;  1 drivers
v0000021038507830_0 .net *"_ivl_27", 0 0, L_000002103853a780;  1 drivers
v0000021038508550_0 .net *"_ivl_28", 0 0, L_00000210385ab700;  1 drivers
v0000021038507dd0_0 .net *"_ivl_33", 0 0, L_000002103853a460;  1 drivers
v0000021038508730_0 .net *"_ivl_37", 0 0, L_00000210385382a0;  1 drivers
v0000021038506c50_0 .net *"_ivl_40", 31 0, L_00000210385aa820;  1 drivers
v00000210385075b0_0 .net *"_ivl_42", 31 0, L_00000210385ab8c0;  1 drivers
v0000021038506930_0 .net *"_ivl_44", 31 0, L_00000210385ab0e0;  1 drivers
v0000021038507b50_0 .net *"_ivl_46", 31 0, L_00000210385ab930;  1 drivers
v0000021038508870_0 .net *"_ivl_48", 31 0, L_00000210385aa660;  1 drivers
v00000210385089b0_0 .net *"_ivl_50", 31 0, L_00000210385ab4d0;  1 drivers
v0000021038507290_0 .net *"_ivl_7", 0 0, L_0000021038538e80;  1 drivers
v00000210385078d0_0 .net *"_ivl_8", 0 0, L_00000210385456b0;  1 drivers
v0000021038507e70_0 .net "ina", 31 0, v000002103850f790_0;  alias, 1 drivers
v00000210385069d0_0 .net "inb", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v0000021038507970_0 .net "inc", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v0000021038507bf0_0 .net "ind", 31 0, L_00000210385383e0;  alias, 1 drivers
v0000021038507c90_0 .net "out", 31 0, L_00000210385a9f60;  alias, 1 drivers
v0000021038508a50_0 .net "s0", 31 0, L_0000021038545020;  1 drivers
v0000021038506bb0_0 .net "s1", 31 0, L_0000021038545790;  1 drivers
v0000021038507010_0 .net "s2", 31 0, L_000002103847d1a0;  1 drivers
v0000021038507f10_0 .net "s3", 31 0, L_00000210385aab30;  1 drivers
v00000210385070b0_0 .net "sel", 1 0, L_000002103853ee20;  alias, 1 drivers
L_000002103853a500 .part L_000002103853ee20, 1, 1;
LS_0000021038539e20_0_0 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_4 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_8 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_12 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_16 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_20 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_24 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_0_28 .concat [ 1 1 1 1], L_0000021038544e60, L_0000021038544e60, L_0000021038544e60, L_0000021038544e60;
LS_0000021038539e20_1_0 .concat [ 4 4 4 4], LS_0000021038539e20_0_0, LS_0000021038539e20_0_4, LS_0000021038539e20_0_8, LS_0000021038539e20_0_12;
LS_0000021038539e20_1_4 .concat [ 4 4 4 4], LS_0000021038539e20_0_16, LS_0000021038539e20_0_20, LS_0000021038539e20_0_24, LS_0000021038539e20_0_28;
L_0000021038539e20 .concat [ 16 16 0 0], LS_0000021038539e20_1_0, LS_0000021038539e20_1_4;
L_0000021038538e80 .part L_000002103853ee20, 0, 1;
LS_0000021038539880_0_0 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_4 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_8 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_12 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_16 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_20 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_24 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_0_28 .concat [ 1 1 1 1], L_00000210385456b0, L_00000210385456b0, L_00000210385456b0, L_00000210385456b0;
LS_0000021038539880_1_0 .concat [ 4 4 4 4], LS_0000021038539880_0_0, LS_0000021038539880_0_4, LS_0000021038539880_0_8, LS_0000021038539880_0_12;
LS_0000021038539880_1_4 .concat [ 4 4 4 4], LS_0000021038539880_0_16, LS_0000021038539880_0_20, LS_0000021038539880_0_24, LS_0000021038539880_0_28;
L_0000021038539880 .concat [ 16 16 0 0], LS_0000021038539880_1_0, LS_0000021038539880_1_4;
L_0000021038539c40 .part L_000002103853ee20, 1, 1;
LS_0000021038538fc0_0_0 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_4 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_8 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_12 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_16 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_20 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_24 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_0_28 .concat [ 1 1 1 1], L_0000021038545870, L_0000021038545870, L_0000021038545870, L_0000021038545870;
LS_0000021038538fc0_1_0 .concat [ 4 4 4 4], LS_0000021038538fc0_0_0, LS_0000021038538fc0_0_4, LS_0000021038538fc0_0_8, LS_0000021038538fc0_0_12;
LS_0000021038538fc0_1_4 .concat [ 4 4 4 4], LS_0000021038538fc0_0_16, LS_0000021038538fc0_0_20, LS_0000021038538fc0_0_24, LS_0000021038538fc0_0_28;
L_0000021038538fc0 .concat [ 16 16 0 0], LS_0000021038538fc0_1_0, LS_0000021038538fc0_1_4;
L_0000021038539ce0 .part L_000002103853ee20, 0, 1;
LS_0000021038538a20_0_0 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_4 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_8 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_12 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_16 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_20 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_24 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_0_28 .concat [ 1 1 1 1], L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0, L_0000021038539ce0;
LS_0000021038538a20_1_0 .concat [ 4 4 4 4], LS_0000021038538a20_0_0, LS_0000021038538a20_0_4, LS_0000021038538a20_0_8, LS_0000021038538a20_0_12;
LS_0000021038538a20_1_4 .concat [ 4 4 4 4], LS_0000021038538a20_0_16, LS_0000021038538a20_0_20, LS_0000021038538a20_0_24, LS_0000021038538a20_0_28;
L_0000021038538a20 .concat [ 16 16 0 0], LS_0000021038538a20_1_0, LS_0000021038538a20_1_4;
L_000002103853a3c0 .part L_000002103853ee20, 1, 1;
LS_0000021038539060_0_0 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_4 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_8 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_12 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_16 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_20 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_24 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_0_28 .concat [ 1 1 1 1], L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0, L_000002103853a3c0;
LS_0000021038539060_1_0 .concat [ 4 4 4 4], LS_0000021038539060_0_0, LS_0000021038539060_0_4, LS_0000021038539060_0_8, LS_0000021038539060_0_12;
LS_0000021038539060_1_4 .concat [ 4 4 4 4], LS_0000021038539060_0_16, LS_0000021038539060_0_20, LS_0000021038539060_0_24, LS_0000021038539060_0_28;
L_0000021038539060 .concat [ 16 16 0 0], LS_0000021038539060_1_0, LS_0000021038539060_1_4;
L_000002103853a780 .part L_000002103853ee20, 0, 1;
LS_00000210385396a0_0_0 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_4 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_8 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_12 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_16 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_20 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_24 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_0_28 .concat [ 1 1 1 1], L_00000210385ab700, L_00000210385ab700, L_00000210385ab700, L_00000210385ab700;
LS_00000210385396a0_1_0 .concat [ 4 4 4 4], LS_00000210385396a0_0_0, LS_00000210385396a0_0_4, LS_00000210385396a0_0_8, LS_00000210385396a0_0_12;
LS_00000210385396a0_1_4 .concat [ 4 4 4 4], LS_00000210385396a0_0_16, LS_00000210385396a0_0_20, LS_00000210385396a0_0_24, LS_00000210385396a0_0_28;
L_00000210385396a0 .concat [ 16 16 0 0], LS_00000210385396a0_1_0, LS_00000210385396a0_1_4;
L_000002103853a460 .part L_000002103853ee20, 1, 1;
LS_00000210385380c0_0_0 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_4 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_8 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_12 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_16 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_20 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_24 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_0_28 .concat [ 1 1 1 1], L_000002103853a460, L_000002103853a460, L_000002103853a460, L_000002103853a460;
LS_00000210385380c0_1_0 .concat [ 4 4 4 4], LS_00000210385380c0_0_0, LS_00000210385380c0_0_4, LS_00000210385380c0_0_8, LS_00000210385380c0_0_12;
LS_00000210385380c0_1_4 .concat [ 4 4 4 4], LS_00000210385380c0_0_16, LS_00000210385380c0_0_20, LS_00000210385380c0_0_24, LS_00000210385380c0_0_28;
L_00000210385380c0 .concat [ 16 16 0 0], LS_00000210385380c0_1_0, LS_00000210385380c0_1_4;
L_00000210385382a0 .part L_000002103853ee20, 0, 1;
LS_0000021038538d40_0_0 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_4 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_8 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_12 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_16 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_20 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_24 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_0_28 .concat [ 1 1 1 1], L_00000210385382a0, L_00000210385382a0, L_00000210385382a0, L_00000210385382a0;
LS_0000021038538d40_1_0 .concat [ 4 4 4 4], LS_0000021038538d40_0_0, LS_0000021038538d40_0_4, LS_0000021038538d40_0_8, LS_0000021038538d40_0_12;
LS_0000021038538d40_1_4 .concat [ 4 4 4 4], LS_0000021038538d40_0_16, LS_0000021038538d40_0_20, LS_0000021038538d40_0_24, LS_0000021038538d40_0_28;
L_0000021038538d40 .concat [ 16 16 0 0], LS_0000021038538d40_1_0, LS_0000021038538d40_1_4;
S_0000021038505dc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021038506720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021038545020 .functor AND 32, L_0000021038539e20, L_0000021038539880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038508eb0_0 .net "in1", 31 0, L_0000021038539e20;  1 drivers
v0000021038507ab0_0 .net "in2", 31 0, L_0000021038539880;  1 drivers
v0000021038508370_0 .net "out", 31 0, L_0000021038545020;  alias, 1 drivers
S_0000021038506270 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021038506720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021038545790 .functor AND 32, L_0000021038538fc0, L_0000021038538a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038508190_0 .net "in1", 31 0, L_0000021038538fc0;  1 drivers
v0000021038508230_0 .net "in2", 31 0, L_0000021038538a20;  1 drivers
v0000021038507510_0 .net "out", 31 0, L_0000021038545790;  alias, 1 drivers
S_00000210385060e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021038506720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002103847d1a0 .functor AND 32, L_0000021038539060, L_00000210385396a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038507650_0 .net "in1", 31 0, L_0000021038539060;  1 drivers
v00000210385082d0_0 .net "in2", 31 0, L_00000210385396a0;  1 drivers
v00000210385085f0_0 .net "out", 31 0, L_000002103847d1a0;  alias, 1 drivers
S_0000021038506400 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021038506720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385aab30 .functor AND 32, L_00000210385380c0, L_0000021038538d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038508f50_0 .net "in1", 31 0, L_00000210385380c0;  1 drivers
v00000210385087d0_0 .net "in2", 31 0, L_0000021038538d40;  1 drivers
v0000021038507790_0 .net "out", 31 0, L_00000210385aab30;  alias, 1 drivers
S_0000021038506590 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002103830caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021038499970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000210385ab5b0 .functor NOT 1, L_0000021038538340, C4<0>, C4<0>, C4<0>;
L_00000210385aa890 .functor NOT 1, L_0000021038538b60, C4<0>, C4<0>, C4<0>;
L_00000210385aac80 .functor NOT 1, L_0000021038538c00, C4<0>, C4<0>, C4<0>;
L_00000210385aa7b0 .functor NOT 1, L_0000021038539a60, C4<0>, C4<0>, C4<0>;
L_00000210385ab150 .functor AND 32, L_00000210385aa0b0, v000002103850fb50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385aacf0 .functor AND 32, L_00000210385ab540, L_00000210385bf7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385ab7e0 .functor OR 32, L_00000210385ab150, L_00000210385aacf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210385ab000 .functor AND 32, L_00000210385aac10, v00000210384fe3d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385aaba0 .functor OR 32, L_00000210385ab7e0, L_00000210385ab000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210385aaa50 .functor AND 32, L_00000210385aa900, L_00000210385383e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385ab1c0 .functor OR 32, L_00000210385aaba0, L_00000210385aaa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002103850a490_0 .net *"_ivl_1", 0 0, L_0000021038538340;  1 drivers
v0000021038509db0_0 .net *"_ivl_13", 0 0, L_0000021038538c00;  1 drivers
v0000021038509e50_0 .net *"_ivl_14", 0 0, L_00000210385aac80;  1 drivers
v00000210385091d0_0 .net *"_ivl_19", 0 0, L_00000210385399c0;  1 drivers
v0000021038509ef0_0 .net *"_ivl_2", 0 0, L_00000210385ab5b0;  1 drivers
v0000021038509f90_0 .net *"_ivl_23", 0 0, L_0000021038538de0;  1 drivers
v0000021038509590_0 .net *"_ivl_27", 0 0, L_0000021038539a60;  1 drivers
v00000210385096d0_0 .net *"_ivl_28", 0 0, L_00000210385aa7b0;  1 drivers
v0000021038509770_0 .net *"_ivl_33", 0 0, L_000002103853a000;  1 drivers
v000002103850a2b0_0 .net *"_ivl_37", 0 0, L_00000210385397e0;  1 drivers
v00000210385098b0_0 .net *"_ivl_40", 31 0, L_00000210385ab150;  1 drivers
v000002103850a030_0 .net *"_ivl_42", 31 0, L_00000210385aacf0;  1 drivers
v000002103850a210_0 .net *"_ivl_44", 31 0, L_00000210385ab7e0;  1 drivers
v00000210385093b0_0 .net *"_ivl_46", 31 0, L_00000210385ab000;  1 drivers
v0000021038509950_0 .net *"_ivl_48", 31 0, L_00000210385aaba0;  1 drivers
v000002103850a670_0 .net *"_ivl_50", 31 0, L_00000210385aaa50;  1 drivers
v0000021038509b30_0 .net *"_ivl_7", 0 0, L_0000021038538b60;  1 drivers
v0000021038509bd0_0 .net *"_ivl_8", 0 0, L_00000210385aa890;  1 drivers
v000002103850a350_0 .net "ina", 31 0, v000002103850fb50_0;  alias, 1 drivers
v000002103850a3f0_0 .net "inb", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v00000210385099f0_0 .net "inc", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v0000021038509a90_0 .net "ind", 31 0, L_00000210385383e0;  alias, 1 drivers
v000002103850a530_0 .net "out", 31 0, L_00000210385ab1c0;  alias, 1 drivers
v0000021038509130_0 .net "s0", 31 0, L_00000210385aa0b0;  1 drivers
v000002103850a710_0 .net "s1", 31 0, L_00000210385ab540;  1 drivers
v000002103850a7b0_0 .net "s2", 31 0, L_00000210385aac10;  1 drivers
v000002103850ff10_0 .net "s3", 31 0, L_00000210385aa900;  1 drivers
v00000210385105f0_0 .net "sel", 1 0, L_000002103853d480;  alias, 1 drivers
L_0000021038538340 .part L_000002103853d480, 1, 1;
LS_0000021038538840_0_0 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_4 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_8 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_12 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_16 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_20 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_24 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_0_28 .concat [ 1 1 1 1], L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0, L_00000210385ab5b0;
LS_0000021038538840_1_0 .concat [ 4 4 4 4], LS_0000021038538840_0_0, LS_0000021038538840_0_4, LS_0000021038538840_0_8, LS_0000021038538840_0_12;
LS_0000021038538840_1_4 .concat [ 4 4 4 4], LS_0000021038538840_0_16, LS_0000021038538840_0_20, LS_0000021038538840_0_24, LS_0000021038538840_0_28;
L_0000021038538840 .concat [ 16 16 0 0], LS_0000021038538840_1_0, LS_0000021038538840_1_4;
L_0000021038538b60 .part L_000002103853d480, 0, 1;
LS_0000021038538ac0_0_0 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_4 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_8 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_12 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_16 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_20 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_24 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_0_28 .concat [ 1 1 1 1], L_00000210385aa890, L_00000210385aa890, L_00000210385aa890, L_00000210385aa890;
LS_0000021038538ac0_1_0 .concat [ 4 4 4 4], LS_0000021038538ac0_0_0, LS_0000021038538ac0_0_4, LS_0000021038538ac0_0_8, LS_0000021038538ac0_0_12;
LS_0000021038538ac0_1_4 .concat [ 4 4 4 4], LS_0000021038538ac0_0_16, LS_0000021038538ac0_0_20, LS_0000021038538ac0_0_24, LS_0000021038538ac0_0_28;
L_0000021038538ac0 .concat [ 16 16 0 0], LS_0000021038538ac0_1_0, LS_0000021038538ac0_1_4;
L_0000021038538c00 .part L_000002103853d480, 1, 1;
LS_0000021038538ca0_0_0 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_4 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_8 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_12 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_16 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_20 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_24 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_0_28 .concat [ 1 1 1 1], L_00000210385aac80, L_00000210385aac80, L_00000210385aac80, L_00000210385aac80;
LS_0000021038538ca0_1_0 .concat [ 4 4 4 4], LS_0000021038538ca0_0_0, LS_0000021038538ca0_0_4, LS_0000021038538ca0_0_8, LS_0000021038538ca0_0_12;
LS_0000021038538ca0_1_4 .concat [ 4 4 4 4], LS_0000021038538ca0_0_16, LS_0000021038538ca0_0_20, LS_0000021038538ca0_0_24, LS_0000021038538ca0_0_28;
L_0000021038538ca0 .concat [ 16 16 0 0], LS_0000021038538ca0_1_0, LS_0000021038538ca0_1_4;
L_00000210385399c0 .part L_000002103853d480, 0, 1;
LS_0000021038538f20_0_0 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_4 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_8 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_12 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_16 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_20 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_24 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_0_28 .concat [ 1 1 1 1], L_00000210385399c0, L_00000210385399c0, L_00000210385399c0, L_00000210385399c0;
LS_0000021038538f20_1_0 .concat [ 4 4 4 4], LS_0000021038538f20_0_0, LS_0000021038538f20_0_4, LS_0000021038538f20_0_8, LS_0000021038538f20_0_12;
LS_0000021038538f20_1_4 .concat [ 4 4 4 4], LS_0000021038538f20_0_16, LS_0000021038538f20_0_20, LS_0000021038538f20_0_24, LS_0000021038538f20_0_28;
L_0000021038538f20 .concat [ 16 16 0 0], LS_0000021038538f20_1_0, LS_0000021038538f20_1_4;
L_0000021038538de0 .part L_000002103853d480, 1, 1;
LS_0000021038539100_0_0 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_4 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_8 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_12 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_16 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_20 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_24 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_0_28 .concat [ 1 1 1 1], L_0000021038538de0, L_0000021038538de0, L_0000021038538de0, L_0000021038538de0;
LS_0000021038539100_1_0 .concat [ 4 4 4 4], LS_0000021038539100_0_0, LS_0000021038539100_0_4, LS_0000021038539100_0_8, LS_0000021038539100_0_12;
LS_0000021038539100_1_4 .concat [ 4 4 4 4], LS_0000021038539100_0_16, LS_0000021038539100_0_20, LS_0000021038539100_0_24, LS_0000021038539100_0_28;
L_0000021038539100 .concat [ 16 16 0 0], LS_0000021038539100_1_0, LS_0000021038539100_1_4;
L_0000021038539a60 .part L_000002103853d480, 0, 1;
LS_00000210385391a0_0_0 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_4 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_8 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_12 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_16 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_20 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_24 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_0_28 .concat [ 1 1 1 1], L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0, L_00000210385aa7b0;
LS_00000210385391a0_1_0 .concat [ 4 4 4 4], LS_00000210385391a0_0_0, LS_00000210385391a0_0_4, LS_00000210385391a0_0_8, LS_00000210385391a0_0_12;
LS_00000210385391a0_1_4 .concat [ 4 4 4 4], LS_00000210385391a0_0_16, LS_00000210385391a0_0_20, LS_00000210385391a0_0_24, LS_00000210385391a0_0_28;
L_00000210385391a0 .concat [ 16 16 0 0], LS_00000210385391a0_1_0, LS_00000210385391a0_1_4;
L_000002103853a000 .part L_000002103853d480, 1, 1;
LS_0000021038539f60_0_0 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_4 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_8 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_12 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_16 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_20 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_24 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_0_28 .concat [ 1 1 1 1], L_000002103853a000, L_000002103853a000, L_000002103853a000, L_000002103853a000;
LS_0000021038539f60_1_0 .concat [ 4 4 4 4], LS_0000021038539f60_0_0, LS_0000021038539f60_0_4, LS_0000021038539f60_0_8, LS_0000021038539f60_0_12;
LS_0000021038539f60_1_4 .concat [ 4 4 4 4], LS_0000021038539f60_0_16, LS_0000021038539f60_0_20, LS_0000021038539f60_0_24, LS_0000021038539f60_0_28;
L_0000021038539f60 .concat [ 16 16 0 0], LS_0000021038539f60_1_0, LS_0000021038539f60_1_4;
L_00000210385397e0 .part L_000002103853d480, 0, 1;
LS_0000021038539240_0_0 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_4 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_8 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_12 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_16 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_20 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_24 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_0_28 .concat [ 1 1 1 1], L_00000210385397e0, L_00000210385397e0, L_00000210385397e0, L_00000210385397e0;
LS_0000021038539240_1_0 .concat [ 4 4 4 4], LS_0000021038539240_0_0, LS_0000021038539240_0_4, LS_0000021038539240_0_8, LS_0000021038539240_0_12;
LS_0000021038539240_1_4 .concat [ 4 4 4 4], LS_0000021038539240_0_16, LS_0000021038539240_0_20, LS_0000021038539240_0_24, LS_0000021038539240_0_28;
L_0000021038539240 .concat [ 16 16 0 0], LS_0000021038539240_1_0, LS_0000021038539240_1_4;
S_0000021038505aa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021038506590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385aa0b0 .functor AND 32, L_0000021038538840, L_0000021038538ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000210385071f0_0 .net "in1", 31 0, L_0000021038538840;  1 drivers
v000002103850a0d0_0 .net "in2", 31 0, L_0000021038538ac0;  1 drivers
v000002103850a170_0 .net "out", 31 0, L_00000210385aa0b0;  alias, 1 drivers
S_0000021038505c30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021038506590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385ab540 .functor AND 32, L_0000021038538ca0, L_0000021038538f20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038509270_0 .net "in1", 31 0, L_0000021038538ca0;  1 drivers
v0000021038509810_0 .net "in2", 31 0, L_0000021038538f20;  1 drivers
v000002103850a5d0_0 .net "out", 31 0, L_00000210385ab540;  alias, 1 drivers
S_0000021038505f50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021038506590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385aac10 .functor AND 32, L_0000021038539100, L_00000210385391a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038509310_0 .net "in1", 31 0, L_0000021038539100;  1 drivers
v00000210385094f0_0 .net "in2", 31 0, L_00000210385391a0;  1 drivers
v0000021038509450_0 .net "out", 31 0, L_00000210385aac10;  alias, 1 drivers
S_000002103850c3c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021038506590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000210385aa900 .functor AND 32, L_0000021038539f60, L_0000021038539240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021038509630_0 .net "in1", 31 0, L_0000021038539f60;  1 drivers
v0000021038509c70_0 .net "in2", 31 0, L_0000021038539240;  1 drivers
v0000021038509d10_0 .net "out", 31 0, L_00000210385aa900;  alias, 1 drivers
S_000002103850ac50 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021038510900 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038510938 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038510970 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210385109a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000210385109e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038510a18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038510a50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021038510a88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021038510ac0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038510af8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021038510b30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021038510b68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021038510ba0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038510bd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038510c10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021038510c48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021038510c80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021038510cb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038510cf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021038510d28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021038510d60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021038510d98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038510dd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038510e08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038510e40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021038510230_0 .var "EX1_PC", 31 0;
v000002103850fab0_0 .var "EX1_PFC", 31 0;
v000002103850f790_0 .var "EX1_forward_to_B", 31 0;
v00000210385100f0_0 .var "EX1_is_beq", 0 0;
v0000021038510410_0 .var "EX1_is_bne", 0 0;
v000002103850ffb0_0 .var "EX1_is_jal", 0 0;
v000002103850f830_0 .var "EX1_is_jr", 0 0;
v00000210385104b0_0 .var "EX1_is_oper2_immed", 0 0;
v000002103850fdd0_0 .var "EX1_memread", 0 0;
v000002103850f330_0 .var "EX1_memwrite", 0 0;
v000002103850f290_0 .var "EX1_opcode", 11 0;
v000002103850f3d0_0 .var "EX1_predicted", 0 0;
v00000210385102d0_0 .var "EX1_rd_ind", 4 0;
v0000021038510370_0 .var "EX1_rd_indzero", 0 0;
v000002103850f8d0_0 .var "EX1_regwrite", 0 0;
v000002103850f970_0 .var "EX1_rs1", 31 0;
v000002103850f470_0 .var "EX1_rs1_ind", 4 0;
v000002103850fb50_0 .var "EX1_rs2", 31 0;
v000002103850f5b0_0 .var "EX1_rs2_ind", 4 0;
v000002103850cd10_0 .net "FLUSH", 0 0, v0000021038512ae0_0;  alias, 1 drivers
v000002103850dcb0_0 .net "ID_PC", 31 0, v0000021038518da0_0;  alias, 1 drivers
v000002103850cdb0_0 .net "ID_PFC_to_EX", 31 0, L_000002103853eb00;  alias, 1 drivers
v000002103850e2f0_0 .net "ID_forward_to_B", 31 0, L_000002103853da20;  alias, 1 drivers
v000002103850dfd0_0 .net "ID_is_beq", 0 0, L_000002103853f640;  alias, 1 drivers
v000002103850c9f0_0 .net "ID_is_bne", 0 0, L_000002103853f6e0;  alias, 1 drivers
v000002103850e430_0 .net "ID_is_jal", 0 0, L_000002103853f960;  alias, 1 drivers
v000002103850e750_0 .net "ID_is_jr", 0 0, L_000002103853f780;  alias, 1 drivers
v000002103850e4d0_0 .net "ID_is_oper2_immed", 0 0, L_00000210385453a0;  alias, 1 drivers
v000002103850ec50_0 .net "ID_memread", 0 0, L_000002103853fe60;  alias, 1 drivers
v000002103850e7f0_0 .net "ID_memwrite", 0 0, L_000002103853faa0;  alias, 1 drivers
v000002103850dad0_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
v000002103850e610_0 .net "ID_predicted", 0 0, v00000210385127c0_0;  alias, 1 drivers
v000002103850e6b0_0 .net "ID_rd_ind", 4 0, v000002103852b8d0_0;  alias, 1 drivers
v000002103850e890_0 .net "ID_rd_indzero", 0 0, L_000002103853fb40;  1 drivers
v000002103850da30_0 .net "ID_regwrite", 0 0, L_000002103853fbe0;  alias, 1 drivers
v000002103850e070_0 .net "ID_rs1", 31 0, v0000021038516640_0;  alias, 1 drivers
v000002103850ed90_0 .net "ID_rs1_ind", 4 0, v000002103852c190_0;  alias, 1 drivers
v000002103850df30_0 .net "ID_rs2", 31 0, v0000021038516dc0_0;  alias, 1 drivers
v000002103850e1b0_0 .net "ID_rs2_ind", 4 0, v000002103852d130_0;  alias, 1 drivers
v000002103850d7b0_0 .net "clk", 0 0, L_0000021038544a70;  1 drivers
v000002103850f0b0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_000002103849a1f0 .event posedge, v00000210384fccb0_0, v000002103850d7b0_0;
S_000002103850b8d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021038510e80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038510eb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038510ef0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021038510f28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038510f60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038510f98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038510fd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021038511008 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021038511040 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038511078 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000210385110b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000210385110e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021038511120 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038511158 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038511190 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000210385111c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021038511200 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021038511238 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038511270 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210385112a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000210385112e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021038511318 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038511350 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038511388 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000210385113c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002103850e930_0 .net "EX1_ALU_OPER1", 31 0, L_0000021038544b50;  alias, 1 drivers
v000002103850d850_0 .net "EX1_ALU_OPER2", 31 0, L_00000210385a9f60;  alias, 1 drivers
v000002103850ecf0_0 .net "EX1_PC", 31 0, v0000021038510230_0;  alias, 1 drivers
v000002103850ca90_0 .net "EX1_PFC_to_IF", 31 0, L_0000021038539b00;  alias, 1 drivers
v000002103850ee30_0 .net "EX1_forward_to_B", 31 0, v000002103850f790_0;  alias, 1 drivers
v000002103850d350_0 .net "EX1_is_beq", 0 0, v00000210385100f0_0;  alias, 1 drivers
v000002103850cb30_0 .net "EX1_is_bne", 0 0, v0000021038510410_0;  alias, 1 drivers
v000002103850d8f0_0 .net "EX1_is_jal", 0 0, v000002103850ffb0_0;  alias, 1 drivers
v000002103850ce50_0 .net "EX1_is_jr", 0 0, v000002103850f830_0;  alias, 1 drivers
v000002103850dd50_0 .net "EX1_is_oper2_immed", 0 0, v00000210385104b0_0;  alias, 1 drivers
v000002103850e390_0 .net "EX1_memread", 0 0, v000002103850fdd0_0;  alias, 1 drivers
v000002103850d670_0 .net "EX1_memwrite", 0 0, v000002103850f330_0;  alias, 1 drivers
v000002103850cbd0_0 .net "EX1_opcode", 11 0, v000002103850f290_0;  alias, 1 drivers
v000002103850e110_0 .net "EX1_predicted", 0 0, v000002103850f3d0_0;  alias, 1 drivers
v000002103850c950_0 .net "EX1_rd_ind", 4 0, v00000210385102d0_0;  alias, 1 drivers
v000002103850ddf0_0 .net "EX1_rd_indzero", 0 0, v0000021038510370_0;  alias, 1 drivers
v000002103850d3f0_0 .net "EX1_regwrite", 0 0, v000002103850f8d0_0;  alias, 1 drivers
v000002103850ebb0_0 .net "EX1_rs1", 31 0, v000002103850f970_0;  alias, 1 drivers
v000002103850e9d0_0 .net "EX1_rs1_ind", 4 0, v000002103850f470_0;  alias, 1 drivers
v000002103850d490_0 .net "EX1_rs2_ind", 4 0, v000002103850f5b0_0;  alias, 1 drivers
v000002103850e570_0 .net "EX1_rs2_out", 31 0, L_00000210385ab1c0;  alias, 1 drivers
v000002103850f010_0 .var "EX2_ALU_OPER1", 31 0;
v000002103850eed0_0 .var "EX2_ALU_OPER2", 31 0;
v000002103850eb10_0 .var "EX2_PC", 31 0;
v000002103850e250_0 .var "EX2_PFC_to_IF", 31 0;
v000002103850ea70_0 .var "EX2_forward_to_B", 31 0;
v000002103850ef70_0 .var "EX2_is_beq", 0 0;
v000002103850db70_0 .var "EX2_is_bne", 0 0;
v000002103850cc70_0 .var "EX2_is_jal", 0 0;
v000002103850cef0_0 .var "EX2_is_jr", 0 0;
v000002103850cf90_0 .var "EX2_is_oper2_immed", 0 0;
v000002103850d030_0 .var "EX2_memread", 0 0;
v000002103850d0d0_0 .var "EX2_memwrite", 0 0;
v000002103850d170_0 .var "EX2_opcode", 11 0;
v000002103850d990_0 .var "EX2_predicted", 0 0;
v000002103850d210_0 .var "EX2_rd_ind", 4 0;
v000002103850d2b0_0 .var "EX2_rd_indzero", 0 0;
v000002103850d530_0 .var "EX2_regwrite", 0 0;
v000002103850dc10_0 .var "EX2_rs1", 31 0;
v000002103850d5d0_0 .var "EX2_rs1_ind", 4 0;
v000002103850d710_0 .var "EX2_rs2_ind", 4 0;
v000002103850de90_0 .var "EX2_rs2_out", 31 0;
v0000021038511aa0_0 .net "FLUSH", 0 0, v0000021038512e00_0;  alias, 1 drivers
v0000021038513120_0 .net "clk", 0 0, L_00000210385aad60;  1 drivers
v00000210385116e0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_0000021038499d70 .event posedge, v00000210384fccb0_0, v0000021038513120_0;
S_000002103850b420 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021038519410 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038519448 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038519480 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210385194b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000210385194f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038519528 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038519560 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021038519598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000210385195d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038519608 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021038519640 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021038519678 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210385196b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000210385196e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038519720 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021038519758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021038519790 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000210385197c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038519800 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021038519838 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021038519870 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000210385198a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000210385198e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038519918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038519950 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021038545b10 .functor OR 1, L_000002103853f640, L_000002103853f6e0, C4<0>, C4<0>;
L_0000021038544290 .functor AND 1, L_0000021038545b10, L_00000210385458e0, C4<1>, C4<1>;
L_0000021038545100 .functor OR 1, L_000002103853f640, L_000002103853f6e0, C4<0>, C4<0>;
L_0000021038545800 .functor AND 1, L_0000021038545100, L_00000210385458e0, C4<1>, C4<1>;
L_0000021038545250 .functor OR 1, L_000002103853f640, L_000002103853f6e0, C4<0>, C4<0>;
L_0000021038545170 .functor AND 1, L_0000021038545250, v00000210385127c0_0, C4<1>, C4<1>;
v0000021038516820_0 .net "EX1_memread", 0 0, v000002103850fdd0_0;  alias, 1 drivers
v00000210385186c0_0 .net "EX1_opcode", 11 0, v000002103850f290_0;  alias, 1 drivers
v0000021038517360_0 .net "EX1_rd_ind", 4 0, v00000210385102d0_0;  alias, 1 drivers
v0000021038516500_0 .net "EX1_rd_indzero", 0 0, v0000021038510370_0;  alias, 1 drivers
v0000021038517220_0 .net "EX2_memread", 0 0, v000002103850d030_0;  alias, 1 drivers
v0000021038516e60_0 .net "EX2_opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
v0000021038518b20_0 .net "EX2_rd_ind", 4 0, v000002103850d210_0;  alias, 1 drivers
v0000021038516c80_0 .net "EX2_rd_indzero", 0 0, v000002103850d2b0_0;  alias, 1 drivers
v0000021038516a00_0 .net "ID_EX1_flush", 0 0, v0000021038512ae0_0;  alias, 1 drivers
v00000210385175e0_0 .net "ID_EX2_flush", 0 0, v0000021038512e00_0;  alias, 1 drivers
v0000021038517b80_0 .net "ID_is_beq", 0 0, L_000002103853f640;  alias, 1 drivers
v0000021038517ea0_0 .net "ID_is_bne", 0 0, L_000002103853f6e0;  alias, 1 drivers
v0000021038517fe0_0 .net "ID_is_j", 0 0, L_000002103853ff00;  alias, 1 drivers
v00000210385183a0_0 .net "ID_is_jal", 0 0, L_000002103853f960;  alias, 1 drivers
v0000021038517680_0 .net "ID_is_jr", 0 0, L_000002103853f780;  alias, 1 drivers
v0000021038517c20_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
v0000021038518bc0_0 .net "ID_rs1_ind", 4 0, v000002103852c190_0;  alias, 1 drivers
v0000021038517cc0_0 .net "ID_rs2_ind", 4 0, v000002103852d130_0;  alias, 1 drivers
v0000021038518a80_0 .net "IF_ID_flush", 0 0, v0000021038515ec0_0;  alias, 1 drivers
v0000021038517d60_0 .net "IF_ID_write", 0 0, v0000021038514e80_0;  alias, 1 drivers
v00000210385188a0_0 .net "PC_src", 2 0, L_000002103853ea60;  alias, 1 drivers
v0000021038516460_0 .net "PFC_to_EX", 31 0, L_000002103853eb00;  alias, 1 drivers
v0000021038516f00_0 .net "PFC_to_IF", 31 0, L_000002103853eec0;  alias, 1 drivers
v0000021038516b40_0 .net "WB_rd_ind", 4 0, v00000210385279b0_0;  alias, 1 drivers
v0000021038516960_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  alias, 1 drivers
v00000210385172c0_0 .net *"_ivl_11", 0 0, L_0000021038545800;  1 drivers
v00000210385168c0_0 .net *"_ivl_13", 9 0, L_000002103853e920;  1 drivers
v0000021038518940_0 .net *"_ivl_15", 9 0, L_000002103853f820;  1 drivers
v0000021038517720_0 .net *"_ivl_16", 9 0, L_000002103853df20;  1 drivers
v00000210385181c0_0 .net *"_ivl_19", 9 0, L_000002103853d660;  1 drivers
v0000021038516780_0 .net *"_ivl_20", 9 0, L_000002103853d5c0;  1 drivers
v00000210385177c0_0 .net *"_ivl_25", 0 0, L_0000021038545250;  1 drivers
v0000021038516fa0_0 .net *"_ivl_27", 0 0, L_0000021038545170;  1 drivers
v0000021038518760_0 .net *"_ivl_29", 9 0, L_000002103853e1a0;  1 drivers
v0000021038516aa0_0 .net *"_ivl_3", 0 0, L_0000021038545b10;  1 drivers
L_00000210385601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021038516be0_0 .net/2u *"_ivl_30", 9 0, L_00000210385601f0;  1 drivers
v00000210385174a0_0 .net *"_ivl_32", 9 0, L_000002103853d0c0;  1 drivers
v0000021038517900_0 .net *"_ivl_35", 9 0, L_000002103853f1e0;  1 drivers
v0000021038517a40_0 .net *"_ivl_37", 9 0, L_000002103853d160;  1 drivers
v0000021038516d20_0 .net *"_ivl_38", 9 0, L_000002103853e060;  1 drivers
v00000210385189e0_0 .net *"_ivl_40", 9 0, L_000002103853dac0;  1 drivers
L_0000021038560238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038517ae0_0 .net/2s *"_ivl_45", 21 0, L_0000021038560238;  1 drivers
L_0000021038560280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038517e00_0 .net/2s *"_ivl_50", 21 0, L_0000021038560280;  1 drivers
v00000210385170e0_0 .net *"_ivl_9", 0 0, L_0000021038545100;  1 drivers
v00000210385179a0_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038518080_0 .net "forward_to_B", 31 0, L_000002103853da20;  alias, 1 drivers
v0000021038518260_0 .net "imm", 31 0, v0000021038515060_0;  1 drivers
v0000021038518300_0 .net "inst", 31 0, v0000021038519160_0;  alias, 1 drivers
v0000021038518440_0 .net "is_branch_and_taken", 0 0, L_0000021038544290;  alias, 1 drivers
v00000210385184e0_0 .net "is_oper2_immed", 0 0, L_00000210385453a0;  alias, 1 drivers
v0000021038518580_0 .net "mem_read", 0 0, L_000002103853fe60;  alias, 1 drivers
v0000021038518800_0 .net "mem_write", 0 0, L_000002103853faa0;  alias, 1 drivers
v0000021038518e40_0 .net "pc", 31 0, v0000021038518da0_0;  alias, 1 drivers
v0000021038519200_0 .net "pc_write", 0 0, v0000021038515740_0;  alias, 1 drivers
v0000021038518ee0_0 .net "predicted", 0 0, L_00000210385458e0;  1 drivers
v0000021038518c60_0 .net "predicted_to_EX", 0 0, v00000210385127c0_0;  alias, 1 drivers
v0000021038518d00_0 .net "reg_write", 0 0, L_000002103853fbe0;  alias, 1 drivers
v00000210385192a0_0 .net "reg_write_from_wb", 0 0, v0000021038527410_0;  alias, 1 drivers
v0000021038518f80_0 .net "rs1", 31 0, v0000021038516640_0;  alias, 1 drivers
v00000210385190c0_0 .net "rs2", 31 0, v0000021038516dc0_0;  alias, 1 drivers
v0000021038519340_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
v0000021038519020_0 .net "wr_reg_data", 31 0, L_00000210385bf7b0;  alias, 1 drivers
L_000002103853da20 .functor MUXZ 32, v0000021038516dc0_0, v0000021038515060_0, L_00000210385453a0, C4<>;
L_000002103853e920 .part v0000021038518da0_0, 0, 10;
L_000002103853f820 .part v0000021038519160_0, 0, 10;
L_000002103853df20 .arith/sum 10, L_000002103853e920, L_000002103853f820;
L_000002103853d660 .part v0000021038519160_0, 0, 10;
L_000002103853d5c0 .functor MUXZ 10, L_000002103853d660, L_000002103853df20, L_0000021038545800, C4<>;
L_000002103853e1a0 .part v0000021038518da0_0, 0, 10;
L_000002103853d0c0 .arith/sum 10, L_000002103853e1a0, L_00000210385601f0;
L_000002103853f1e0 .part v0000021038518da0_0, 0, 10;
L_000002103853d160 .part v0000021038519160_0, 0, 10;
L_000002103853e060 .arith/sum 10, L_000002103853f1e0, L_000002103853d160;
L_000002103853dac0 .functor MUXZ 10, L_000002103853e060, L_000002103853d0c0, L_0000021038545170, C4<>;
L_000002103853eec0 .concat8 [ 10 22 0 0], L_000002103853d5c0, L_0000021038560238;
L_000002103853eb00 .concat8 [ 10 22 0 0], L_000002103853dac0, L_0000021038560280;
S_000002103850c0a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002103850b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021038519990 .param/l "add" 0 9 6, C4<000000100000>;
P_00000210385199c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038519a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021038519a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038519a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038519aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038519ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021038519b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021038519b50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038519b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021038519bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021038519bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021038519c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038519c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038519ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021038519cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021038519d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021038519d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038519d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021038519db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021038519df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021038519e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038519e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038519e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038519ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210385445a0 .functor OR 1, L_00000210385458e0, L_000002103853d2a0, C4<0>, C4<0>;
L_0000021038544840 .functor OR 1, L_00000210385445a0, L_000002103853e560, C4<0>, C4<0>;
v0000021038512400_0 .net "EX1_opcode", 11 0, v000002103850f290_0;  alias, 1 drivers
v0000021038512860_0 .net "EX2_opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
v0000021038512fe0_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
v0000021038512360_0 .net "PC_src", 2 0, L_000002103853ea60;  alias, 1 drivers
v0000021038511500_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  alias, 1 drivers
L_00000210385603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021038511fa0_0 .net/2u *"_ivl_0", 2 0, L_00000210385603e8;  1 drivers
v0000021038513080_0 .net *"_ivl_10", 0 0, L_000002103853e2e0;  1 drivers
L_0000021038560508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021038513760_0 .net/2u *"_ivl_12", 2 0, L_0000021038560508;  1 drivers
L_0000021038560550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021038513800_0 .net/2u *"_ivl_14", 11 0, L_0000021038560550;  1 drivers
v00000210385131c0_0 .net *"_ivl_16", 0 0, L_000002103853d2a0;  1 drivers
v0000021038513260_0 .net *"_ivl_19", 0 0, L_00000210385445a0;  1 drivers
L_0000021038560430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021038511820_0 .net/2u *"_ivl_2", 11 0, L_0000021038560430;  1 drivers
L_0000021038560598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021038512540_0 .net/2u *"_ivl_20", 11 0, L_0000021038560598;  1 drivers
v00000210385125e0_0 .net *"_ivl_22", 0 0, L_000002103853e560;  1 drivers
v00000210385139e0_0 .net *"_ivl_25", 0 0, L_0000021038544840;  1 drivers
L_00000210385605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021038512c20_0 .net/2u *"_ivl_26", 2 0, L_00000210385605e0;  1 drivers
L_0000021038560628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021038513440_0 .net/2u *"_ivl_28", 2 0, L_0000021038560628;  1 drivers
v00000210385124a0_0 .net *"_ivl_30", 2 0, L_000002103853d340;  1 drivers
v0000021038511640_0 .net *"_ivl_32", 2 0, L_000002103853f5a0;  1 drivers
v00000210385120e0_0 .net *"_ivl_34", 2 0, L_000002103853e9c0;  1 drivers
v0000021038512900_0 .net *"_ivl_4", 0 0, L_000002103853e240;  1 drivers
L_0000021038560478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021038511960_0 .net/2u *"_ivl_6", 2 0, L_0000021038560478;  1 drivers
L_00000210385604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021038512180_0 .net/2u *"_ivl_8", 11 0, L_00000210385604c0;  1 drivers
v0000021038512f40_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v00000210385118c0_0 .net "predicted", 0 0, L_00000210385458e0;  alias, 1 drivers
v00000210385129a0_0 .net "predicted_to_EX", 0 0, v00000210385127c0_0;  alias, 1 drivers
v0000021038511c80_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
v0000021038513300_0 .net "state", 1 0, v0000021038513620_0;  1 drivers
L_000002103853e240 .cmp/eq 12, v000002103852c730_0, L_0000021038560430;
L_000002103853e2e0 .cmp/eq 12, v000002103850f290_0, L_00000210385604c0;
L_000002103853d2a0 .cmp/eq 12, v000002103852c730_0, L_0000021038560550;
L_000002103853e560 .cmp/eq 12, v000002103852c730_0, L_0000021038560598;
L_000002103853d340 .functor MUXZ 3, L_0000021038560628, L_00000210385605e0, L_0000021038544840, C4<>;
L_000002103853f5a0 .functor MUXZ 3, L_000002103853d340, L_0000021038560508, L_000002103853e2e0, C4<>;
L_000002103853e9c0 .functor MUXZ 3, L_000002103853f5a0, L_0000021038560478, L_000002103853e240, C4<>;
L_000002103853ea60 .functor MUXZ 3, L_000002103853e9c0, L_00000210385603e8, L_00000210385abd90, C4<>;
S_000002103850b740 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002103850c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021038519f10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038519f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038519f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021038519fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038519ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002103851a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002103851a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002103851a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002103851a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002103851a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002103851a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002103851a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002103851a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002103851a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002103851a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002103851a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002103851a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002103851a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002103851a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002103851a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002103851a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002103851a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002103851a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002103851a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002103851a450 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000210385451e0 .functor OR 1, L_000002103853e7e0, L_000002103853e880, C4<0>, C4<0>;
L_0000021038544990 .functor OR 1, L_000002103853db60, L_000002103853e100, C4<0>, C4<0>;
L_0000021038544760 .functor AND 1, L_00000210385451e0, L_0000021038544990, C4<1>, C4<1>;
L_0000021038545330 .functor NOT 1, L_0000021038544760, C4<0>, C4<0>, C4<0>;
L_0000021038544ca0 .functor OR 1, v000002103853c1c0_0, L_0000021038545330, C4<0>, C4<0>;
L_00000210385458e0 .functor NOT 1, L_0000021038544ca0, C4<0>, C4<0>, C4<0>;
v0000021038512ea0_0 .net "EX_opcode", 11 0, v000002103850d170_0;  alias, 1 drivers
v00000210385133a0_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
v0000021038512b80_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  alias, 1 drivers
L_00000210385602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000210385138a0_0 .net/2u *"_ivl_0", 11 0, L_00000210385602c8;  1 drivers
L_0000021038560358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021038512a40_0 .net/2u *"_ivl_10", 1 0, L_0000021038560358;  1 drivers
v0000021038512cc0_0 .net *"_ivl_12", 0 0, L_000002103853db60;  1 drivers
L_00000210385603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000210385122c0_0 .net/2u *"_ivl_14", 1 0, L_00000210385603a0;  1 drivers
v00000210385115a0_0 .net *"_ivl_16", 0 0, L_000002103853e100;  1 drivers
v0000021038511dc0_0 .net *"_ivl_19", 0 0, L_0000021038544990;  1 drivers
v0000021038511b40_0 .net *"_ivl_2", 0 0, L_000002103853e7e0;  1 drivers
v0000021038511be0_0 .net *"_ivl_21", 0 0, L_0000021038544760;  1 drivers
v0000021038511a00_0 .net *"_ivl_22", 0 0, L_0000021038545330;  1 drivers
v0000021038511e60_0 .net *"_ivl_25", 0 0, L_0000021038544ca0;  1 drivers
L_0000021038560310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021038513940_0 .net/2u *"_ivl_4", 11 0, L_0000021038560310;  1 drivers
v0000021038512680_0 .net *"_ivl_6", 0 0, L_000002103853e880;  1 drivers
v0000021038511780_0 .net *"_ivl_9", 0 0, L_00000210385451e0;  1 drivers
v00000210385134e0_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038512720_0 .net "predicted", 0 0, L_00000210385458e0;  alias, 1 drivers
v00000210385127c0_0 .var "predicted_to_EX", 0 0;
v0000021038511f00_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
v0000021038513620_0 .var "state", 1 0;
E_000002103849a7b0 .event posedge, v00000210385134e0_0, v00000210384fccb0_0;
L_000002103853e7e0 .cmp/eq 12, v000002103852c730_0, L_00000210385602c8;
L_000002103853e880 .cmp/eq 12, v000002103852c730_0, L_0000021038560310;
L_000002103853db60 .cmp/eq 2, v0000021038513620_0, L_0000021038560358;
L_000002103853e100 .cmp/eq 2, v0000021038513620_0, L_00000210385603a0;
S_000002103850ade0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002103850b420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002103851c4a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002103851c4d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002103851c510 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002103851c548 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002103851c580 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002103851c5b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002103851c5f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002103851c628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002103851c660 .param/l "j" 0 9 19, C4<000010000000>;
P_000002103851c698 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002103851c6d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002103851c708 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002103851c740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002103851c778 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002103851c7b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002103851c7e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002103851c820 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002103851c858 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002103851c890 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002103851c8c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002103851c900 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002103851c938 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002103851c970 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002103851c9a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002103851c9e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021038512040_0 .net "EX1_memread", 0 0, v000002103850fdd0_0;  alias, 1 drivers
v0000021038513a80_0 .net "EX1_rd_ind", 4 0, v00000210385102d0_0;  alias, 1 drivers
v0000021038512d60_0 .net "EX1_rd_indzero", 0 0, v0000021038510370_0;  alias, 1 drivers
v0000021038511d20_0 .net "EX2_memread", 0 0, v000002103850d030_0;  alias, 1 drivers
v0000021038513580_0 .net "EX2_rd_ind", 4 0, v000002103850d210_0;  alias, 1 drivers
v0000021038512220_0 .net "EX2_rd_indzero", 0 0, v000002103850d2b0_0;  alias, 1 drivers
v0000021038512ae0_0 .var "ID_EX1_flush", 0 0;
v0000021038512e00_0 .var "ID_EX2_flush", 0 0;
v0000021038513b20_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
v0000021038513bc0_0 .net "ID_rs1_ind", 4 0, v000002103852c190_0;  alias, 1 drivers
v0000021038511460_0 .net "ID_rs2_ind", 4 0, v000002103852d130_0;  alias, 1 drivers
v0000021038514e80_0 .var "IF_ID_Write", 0 0;
v0000021038515ec0_0 .var "IF_ID_flush", 0 0;
v0000021038515740_0 .var "PC_Write", 0 0;
v0000021038515ce0_0 .net "Wrong_prediction", 0 0, L_00000210385abd90;  alias, 1 drivers
E_0000021038499db0/0 .event anyedge, v0000021038504140_0, v000002103850fdd0_0, v0000021038510370_0, v000002103850ed90_0;
E_0000021038499db0/1 .event anyedge, v00000210385102d0_0, v000002103850e1b0_0, v00000210384214f0_0, v000002103850d2b0_0;
E_0000021038499db0/2 .event anyedge, v00000210384fcc10_0, v000002103850dad0_0;
E_0000021038499db0 .event/or E_0000021038499db0/0, E_0000021038499db0/1, E_0000021038499db0/2;
S_000002103850af70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002103850b420;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002103851ca20 .param/l "add" 0 9 6, C4<000000100000>;
P_000002103851ca58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002103851ca90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002103851cac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002103851cb00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002103851cb38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002103851cb70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002103851cba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002103851cbe0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002103851cc18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002103851cc50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002103851cc88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002103851ccc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002103851ccf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002103851cd30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002103851cd68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002103851cda0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002103851cdd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002103851ce10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002103851ce48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002103851ce80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002103851ceb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002103851cef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002103851cf28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002103851cf60 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021038545a30 .functor OR 1, L_000002103853ece0, L_000002103853eba0, C4<0>, C4<0>;
L_0000021038545b80 .functor OR 1, L_0000021038545a30, L_000002103853f460, C4<0>, C4<0>;
L_0000021038544610 .functor OR 1, L_0000021038545b80, L_000002103853ec40, C4<0>, C4<0>;
L_0000021038544fb0 .functor OR 1, L_0000021038544610, L_000002103853ef60, C4<0>, C4<0>;
L_00000210385440d0 .functor OR 1, L_0000021038544fb0, L_000002103853f000, C4<0>, C4<0>;
L_00000210385455d0 .functor OR 1, L_00000210385440d0, L_000002103853f320, C4<0>, C4<0>;
L_0000021038545480 .functor OR 1, L_00000210385455d0, L_000002103853f140, C4<0>, C4<0>;
L_00000210385453a0 .functor OR 1, L_0000021038545480, L_000002103853f280, C4<0>, C4<0>;
L_0000021038544c30 .functor OR 1, L_000002103853fdc0, L_000002103853fa00, C4<0>, C4<0>;
L_0000021038544920 .functor OR 1, L_0000021038544c30, L_000002103853ffa0, C4<0>, C4<0>;
L_0000021038545c60 .functor OR 1, L_0000021038544920, L_000002103853f8c0, C4<0>, C4<0>;
L_0000021038544df0 .functor OR 1, L_0000021038545c60, L_000002103853fc80, C4<0>, C4<0>;
v0000021038514c00_0 .net "ID_opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
L_0000021038560670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021038514520_0 .net/2u *"_ivl_0", 11 0, L_0000021038560670;  1 drivers
L_0000021038560700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000210385156a0_0 .net/2u *"_ivl_10", 11 0, L_0000021038560700;  1 drivers
L_0000021038560bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021038514340_0 .net/2u *"_ivl_102", 11 0, L_0000021038560bc8;  1 drivers
L_0000021038560c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021038515920_0 .net/2u *"_ivl_106", 11 0, L_0000021038560c10;  1 drivers
v0000021038514ca0_0 .net *"_ivl_12", 0 0, L_000002103853f460;  1 drivers
v0000021038513ee0_0 .net *"_ivl_15", 0 0, L_0000021038545b80;  1 drivers
L_0000021038560748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000210385151a0_0 .net/2u *"_ivl_16", 11 0, L_0000021038560748;  1 drivers
v0000021038513e40_0 .net *"_ivl_18", 0 0, L_000002103853ec40;  1 drivers
v0000021038515f60_0 .net *"_ivl_2", 0 0, L_000002103853ece0;  1 drivers
v0000021038515b00_0 .net *"_ivl_21", 0 0, L_0000021038544610;  1 drivers
L_0000021038560790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021038513c60_0 .net/2u *"_ivl_22", 11 0, L_0000021038560790;  1 drivers
v0000021038515240_0 .net *"_ivl_24", 0 0, L_000002103853ef60;  1 drivers
v00000210385143e0_0 .net *"_ivl_27", 0 0, L_0000021038544fb0;  1 drivers
L_00000210385607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021038516000_0 .net/2u *"_ivl_28", 11 0, L_00000210385607d8;  1 drivers
v00000210385142a0_0 .net *"_ivl_30", 0 0, L_000002103853f000;  1 drivers
v0000021038513f80_0 .net *"_ivl_33", 0 0, L_00000210385440d0;  1 drivers
L_0000021038560820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038514b60_0 .net/2u *"_ivl_34", 11 0, L_0000021038560820;  1 drivers
v0000021038515a60_0 .net *"_ivl_36", 0 0, L_000002103853f320;  1 drivers
v0000021038514d40_0 .net *"_ivl_39", 0 0, L_00000210385455d0;  1 drivers
L_00000210385606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021038515600_0 .net/2u *"_ivl_4", 11 0, L_00000210385606b8;  1 drivers
L_0000021038560868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000210385160a0_0 .net/2u *"_ivl_40", 11 0, L_0000021038560868;  1 drivers
v0000021038516320_0 .net *"_ivl_42", 0 0, L_000002103853f140;  1 drivers
v0000021038514de0_0 .net *"_ivl_45", 0 0, L_0000021038545480;  1 drivers
L_00000210385608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021038514700_0 .net/2u *"_ivl_46", 11 0, L_00000210385608b0;  1 drivers
v0000021038514160_0 .net *"_ivl_48", 0 0, L_000002103853f280;  1 drivers
L_00000210385608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021038514480_0 .net/2u *"_ivl_52", 11 0, L_00000210385608f8;  1 drivers
L_0000021038560940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000210385157e0_0 .net/2u *"_ivl_56", 11 0, L_0000021038560940;  1 drivers
v00000210385145c0_0 .net *"_ivl_6", 0 0, L_000002103853eba0;  1 drivers
L_0000021038560988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021038514660_0 .net/2u *"_ivl_60", 11 0, L_0000021038560988;  1 drivers
L_00000210385609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000210385140c0_0 .net/2u *"_ivl_64", 11 0, L_00000210385609d0;  1 drivers
L_0000021038560a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021038514200_0 .net/2u *"_ivl_68", 11 0, L_0000021038560a18;  1 drivers
L_0000021038560a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000210385147a0_0 .net/2u *"_ivl_72", 11 0, L_0000021038560a60;  1 drivers
v0000021038516140_0 .net *"_ivl_74", 0 0, L_000002103853fdc0;  1 drivers
L_0000021038560aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021038515d80_0 .net/2u *"_ivl_76", 11 0, L_0000021038560aa8;  1 drivers
v0000021038514840_0 .net *"_ivl_78", 0 0, L_000002103853fa00;  1 drivers
v0000021038514a20_0 .net *"_ivl_81", 0 0, L_0000021038544c30;  1 drivers
L_0000021038560af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000210385148e0_0 .net/2u *"_ivl_82", 11 0, L_0000021038560af0;  1 drivers
v0000021038515880_0 .net *"_ivl_84", 0 0, L_000002103853ffa0;  1 drivers
v00000210385161e0_0 .net *"_ivl_87", 0 0, L_0000021038544920;  1 drivers
L_0000021038560b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021038515ba0_0 .net/2u *"_ivl_88", 11 0, L_0000021038560b38;  1 drivers
v0000021038516280_0 .net *"_ivl_9", 0 0, L_0000021038545a30;  1 drivers
v00000210385159c0_0 .net *"_ivl_90", 0 0, L_000002103853f8c0;  1 drivers
v0000021038515c40_0 .net *"_ivl_93", 0 0, L_0000021038545c60;  1 drivers
L_0000021038560b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021038514020_0 .net/2u *"_ivl_94", 11 0, L_0000021038560b80;  1 drivers
v0000021038514f20_0 .net *"_ivl_96", 0 0, L_000002103853fc80;  1 drivers
v0000021038515380_0 .net *"_ivl_99", 0 0, L_0000021038544df0;  1 drivers
v00000210385163c0_0 .net "is_beq", 0 0, L_000002103853f640;  alias, 1 drivers
v0000021038515e20_0 .net "is_bne", 0 0, L_000002103853f6e0;  alias, 1 drivers
v00000210385152e0_0 .net "is_j", 0 0, L_000002103853ff00;  alias, 1 drivers
v0000021038513d00_0 .net "is_jal", 0 0, L_000002103853f960;  alias, 1 drivers
v00000210385154c0_0 .net "is_jr", 0 0, L_000002103853f780;  alias, 1 drivers
v0000021038514ac0_0 .net "is_oper2_immed", 0 0, L_00000210385453a0;  alias, 1 drivers
v0000021038513da0_0 .net "memread", 0 0, L_000002103853fe60;  alias, 1 drivers
v0000021038514980_0 .net "memwrite", 0 0, L_000002103853faa0;  alias, 1 drivers
v0000021038514fc0_0 .net "regwrite", 0 0, L_000002103853fbe0;  alias, 1 drivers
L_000002103853ece0 .cmp/eq 12, v000002103852c730_0, L_0000021038560670;
L_000002103853eba0 .cmp/eq 12, v000002103852c730_0, L_00000210385606b8;
L_000002103853f460 .cmp/eq 12, v000002103852c730_0, L_0000021038560700;
L_000002103853ec40 .cmp/eq 12, v000002103852c730_0, L_0000021038560748;
L_000002103853ef60 .cmp/eq 12, v000002103852c730_0, L_0000021038560790;
L_000002103853f000 .cmp/eq 12, v000002103852c730_0, L_00000210385607d8;
L_000002103853f320 .cmp/eq 12, v000002103852c730_0, L_0000021038560820;
L_000002103853f140 .cmp/eq 12, v000002103852c730_0, L_0000021038560868;
L_000002103853f280 .cmp/eq 12, v000002103852c730_0, L_00000210385608b0;
L_000002103853f640 .cmp/eq 12, v000002103852c730_0, L_00000210385608f8;
L_000002103853f6e0 .cmp/eq 12, v000002103852c730_0, L_0000021038560940;
L_000002103853f780 .cmp/eq 12, v000002103852c730_0, L_0000021038560988;
L_000002103853f960 .cmp/eq 12, v000002103852c730_0, L_00000210385609d0;
L_000002103853ff00 .cmp/eq 12, v000002103852c730_0, L_0000021038560a18;
L_000002103853fdc0 .cmp/eq 12, v000002103852c730_0, L_0000021038560a60;
L_000002103853fa00 .cmp/eq 12, v000002103852c730_0, L_0000021038560aa8;
L_000002103853ffa0 .cmp/eq 12, v000002103852c730_0, L_0000021038560af0;
L_000002103853f8c0 .cmp/eq 12, v000002103852c730_0, L_0000021038560b38;
L_000002103853fc80 .cmp/eq 12, v000002103852c730_0, L_0000021038560b80;
L_000002103853fbe0 .reduce/nor L_0000021038544df0;
L_000002103853fe60 .cmp/eq 12, v000002103852c730_0, L_0000021038560bc8;
L_000002103853faa0 .cmp/eq 12, v000002103852c730_0, L_0000021038560c10;
S_000002103850b100 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002103850b420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021038524fb0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038524fe8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021038525020 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021038525058 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038525090 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000210385250c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038525100 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021038525138 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021038525170 .param/l "j" 0 9 19, C4<000010000000>;
P_00000210385251a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000210385251e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021038525218 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021038525250 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038525288 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000210385252c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000210385252f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021038525330 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021038525368 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000210385253a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000210385253d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021038525410 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021038525448 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038525480 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000210385254b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000210385254f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021038515060_0 .var "Immed", 31 0;
v0000021038515100_0 .net "Inst", 31 0, v0000021038519160_0;  alias, 1 drivers
v0000021038515420_0 .net "opcode", 11 0, v000002103852c730_0;  alias, 1 drivers
E_000002103849a070 .event anyedge, v000002103850dad0_0, v0000021038515100_0;
S_000002103850c550 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002103850b420;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021038516640_0 .var "Read_data1", 31 0;
v0000021038516dc0_0 .var "Read_data2", 31 0;
v0000021038517540_0 .net "Read_reg1", 4 0, v000002103852c190_0;  alias, 1 drivers
v0000021038518120_0 .net "Read_reg2", 4 0, v000002103852d130_0;  alias, 1 drivers
v0000021038518620_0 .net "Write_data", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v00000210385165a0_0 .net "Write_en", 0 0, v0000021038527410_0;  alias, 1 drivers
v0000021038517400_0 .net "Write_reg", 4 0, v00000210385279b0_0;  alias, 1 drivers
v0000021038517f40_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038517860_0 .var/i "i", 31 0;
v0000021038517180 .array "reg_file", 0 31, 31 0;
v00000210385166e0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_000002103849a6b0 .event posedge, v00000210385134e0_0;
S_000002103850b290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002103850c550;
 .timescale 0 0;
v0000021038517040_0 .var/i "i", 31 0;
S_000002103850b5b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021038525530 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021038525568 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000210385255a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000210385255d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021038525610 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021038525648 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021038525680 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000210385256b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000210385256f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021038525728 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021038525760 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021038525798 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000210385257d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021038525808 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021038525840 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021038525878 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000210385258b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000210385258e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021038525920 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021038525958 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021038525990 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000210385259c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021038525a00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021038525a38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038525a70 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021038519160_0 .var "ID_INST", 31 0;
v0000021038518da0_0 .var "ID_PC", 31 0;
v000002103852c730_0 .var "ID_opcode", 11 0;
v000002103852b8d0_0 .var "ID_rd_ind", 4 0;
v000002103852c190_0 .var "ID_rs1_ind", 4 0;
v000002103852d130_0 .var "ID_rs2_ind", 4 0;
v000002103852c370_0 .net "IF_FLUSH", 0 0, v0000021038515ec0_0;  alias, 1 drivers
v000002103852b3d0_0 .net "IF_INST", 31 0, L_0000021038545090;  alias, 1 drivers
v000002103852bc90_0 .net "IF_PC", 31 0, v000002103852be70_0;  alias, 1 drivers
v000002103852c050_0 .net "clk", 0 0, L_00000210385447d0;  1 drivers
v000002103852bab0_0 .net "if_id_Write", 0 0, v0000021038514e80_0;  alias, 1 drivers
v000002103852c7d0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_000002103849a230 .event posedge, v00000210384fccb0_0, v000002103852c050_0;
S_000002103850bd80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021038528090_0 .net "EX1_PFC", 31 0, L_0000021038539b00;  alias, 1 drivers
v0000021038526c90_0 .net "EX2_PFC", 31 0, v000002103850e250_0;  alias, 1 drivers
v0000021038526dd0_0 .net "ID_PFC", 31 0, L_000002103853eec0;  alias, 1 drivers
v0000021038525f70_0 .net "PC_src", 2 0, L_000002103853ea60;  alias, 1 drivers
v0000021038527730_0 .net "PC_write", 0 0, v0000021038515740_0;  alias, 1 drivers
L_0000021038560088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021038526ab0_0 .net/2u *"_ivl_0", 31 0, L_0000021038560088;  1 drivers
v0000021038526b50_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038527190_0 .net "inst", 31 0, L_0000021038545090;  alias, 1 drivers
v0000021038527eb0_0 .net "inst_mem_in", 31 0, v000002103852be70_0;  alias, 1 drivers
v0000021038527a50_0 .net "pc_reg_in", 31 0, L_0000021038545bf0;  1 drivers
v0000021038526bf0_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
L_000002103853f0a0 .arith/sum 32, v000002103852be70_0, L_0000021038560088;
S_000002103850a930 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002103850bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021038545090 .functor BUFZ 32, L_000002103853d980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002103852b290_0 .net "Data_Out", 31 0, L_0000021038545090;  alias, 1 drivers
v000002103852c2d0 .array "InstMem", 0 1023, 31 0;
v000002103852acf0_0 .net *"_ivl_0", 31 0, L_000002103853d980;  1 drivers
v000002103852b470_0 .net *"_ivl_3", 9 0, L_000002103853e420;  1 drivers
v000002103852ceb0_0 .net *"_ivl_4", 11 0, L_000002103853e4c0;  1 drivers
L_00000210385601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002103852ac50_0 .net *"_ivl_7", 1 0, L_00000210385601a8;  1 drivers
v000002103852ce10_0 .net "addr", 31 0, v000002103852be70_0;  alias, 1 drivers
v000002103852b510_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v000002103852ad90_0 .var/i "i", 31 0;
L_000002103853d980 .array/port v000002103852c2d0, L_000002103853e4c0;
L_000002103853e420 .part v000002103852be70_0, 0, 10;
L_000002103853e4c0 .concat [ 10 2 0 0], L_000002103853e420, L_00000210385601a8;
S_000002103850aac0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002103850bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021038499df0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002103852af70_0 .net "DataIn", 31 0, L_0000021038545bf0;  alias, 1 drivers
v000002103852be70_0 .var "DataOut", 31 0;
v000002103852c690_0 .net "PC_Write", 0 0, v0000021038515740_0;  alias, 1 drivers
v000002103852cb90_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v000002103852ba10_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
S_000002103850ba60 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002103850bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002103849a6f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002103847d3d0 .functor NOT 1, L_000002103853dd40, C4<0>, C4<0>, C4<0>;
L_000002103847d590 .functor NOT 1, L_000002103853e600, C4<0>, C4<0>, C4<0>;
L_000002103847d670 .functor AND 1, L_000002103847d3d0, L_000002103847d590, C4<1>, C4<1>;
L_000002103841b280 .functor NOT 1, L_000002103853ed80, C4<0>, C4<0>, C4<0>;
L_000002103841b6e0 .functor AND 1, L_000002103847d670, L_000002103841b280, C4<1>, C4<1>;
L_000002103841b520 .functor AND 32, L_000002103853d840, L_000002103853f0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002103841b7c0 .functor NOT 1, L_000002103853d3e0, C4<0>, C4<0>, C4<0>;
L_0000021038545db0 .functor NOT 1, L_000002103853dde0, C4<0>, C4<0>, C4<0>;
L_0000021038545f00 .functor AND 1, L_000002103841b7c0, L_0000021038545db0, C4<1>, C4<1>;
L_0000021038545e90 .functor AND 1, L_0000021038545f00, L_000002103853e380, C4<1>, C4<1>;
L_0000021038545f70 .functor AND 32, L_000002103853dca0, L_000002103853eec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038545fe0 .functor OR 32, L_000002103841b520, L_0000021038545f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021038545d40 .functor NOT 1, L_000002103853d200, C4<0>, C4<0>, C4<0>;
L_0000021038545cd0 .functor AND 1, L_0000021038545d40, L_000002103853d8e0, C4<1>, C4<1>;
L_0000021038545e20 .functor NOT 1, L_000002103853de80, C4<0>, C4<0>, C4<0>;
L_0000021038544ed0 .functor AND 1, L_0000021038545cd0, L_0000021038545e20, C4<1>, C4<1>;
L_0000021038544450 .functor AND 32, L_000002103853f500, v000002103852be70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038545aa0 .functor OR 32, L_0000021038545fe0, L_0000021038544450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210385448b0 .functor NOT 1, L_000002103853d520, C4<0>, C4<0>, C4<0>;
L_00000210385459c0 .functor AND 1, L_00000210385448b0, L_000002103853e740, C4<1>, C4<1>;
L_0000021038544d80 .functor AND 1, L_00000210385459c0, L_000002103853f3c0, C4<1>, C4<1>;
L_0000021038544bc0 .functor AND 32, L_000002103853d7a0, L_0000021038539b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385452c0 .functor OR 32, L_0000021038545aa0, L_0000021038544bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021038544680 .functor NOT 1, L_000002103853dc00, C4<0>, C4<0>, C4<0>;
L_0000021038545410 .functor AND 1, L_000002103853d700, L_0000021038544680, C4<1>, C4<1>;
L_00000210385444c0 .functor NOT 1, L_000002103853e6a0, C4<0>, C4<0>, C4<0>;
L_0000021038544530 .functor AND 1, L_0000021038545410, L_00000210385444c0, C4<1>, C4<1>;
L_00000210385446f0 .functor AND 32, L_000002103853dfc0, v000002103850e250_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021038545bf0 .functor OR 32, L_00000210385452c0, L_00000210385446f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002103852c230_0 .net *"_ivl_1", 0 0, L_000002103853dd40;  1 drivers
v000002103852c550_0 .net *"_ivl_11", 0 0, L_000002103853ed80;  1 drivers
v000002103852bbf0_0 .net *"_ivl_12", 0 0, L_000002103841b280;  1 drivers
v000002103852d1d0_0 .net *"_ivl_14", 0 0, L_000002103841b6e0;  1 drivers
v000002103852c410_0 .net *"_ivl_16", 31 0, L_000002103853d840;  1 drivers
v000002103852c910_0 .net *"_ivl_18", 31 0, L_000002103841b520;  1 drivers
v000002103852bd30_0 .net *"_ivl_2", 0 0, L_000002103847d3d0;  1 drivers
v000002103852c870_0 .net *"_ivl_21", 0 0, L_000002103853d3e0;  1 drivers
v000002103852ccd0_0 .net *"_ivl_22", 0 0, L_000002103841b7c0;  1 drivers
v000002103852aed0_0 .net *"_ivl_25", 0 0, L_000002103853dde0;  1 drivers
v000002103852bb50_0 .net *"_ivl_26", 0 0, L_0000021038545db0;  1 drivers
v000002103852b150_0 .net *"_ivl_28", 0 0, L_0000021038545f00;  1 drivers
v000002103852c5f0_0 .net *"_ivl_31", 0 0, L_000002103853e380;  1 drivers
v000002103852b5b0_0 .net *"_ivl_32", 0 0, L_0000021038545e90;  1 drivers
v000002103852c4b0_0 .net *"_ivl_34", 31 0, L_000002103853dca0;  1 drivers
v000002103852ab10_0 .net *"_ivl_36", 31 0, L_0000021038545f70;  1 drivers
v000002103852bf10_0 .net *"_ivl_38", 31 0, L_0000021038545fe0;  1 drivers
v000002103852cd70_0 .net *"_ivl_41", 0 0, L_000002103853d200;  1 drivers
v000002103852bdd0_0 .net *"_ivl_42", 0 0, L_0000021038545d40;  1 drivers
v000002103852abb0_0 .net *"_ivl_45", 0 0, L_000002103853d8e0;  1 drivers
v000002103852b650_0 .net *"_ivl_46", 0 0, L_0000021038545cd0;  1 drivers
v000002103852c9b0_0 .net *"_ivl_49", 0 0, L_000002103853de80;  1 drivers
v000002103852b0b0_0 .net *"_ivl_5", 0 0, L_000002103853e600;  1 drivers
v000002103852bfb0_0 .net *"_ivl_50", 0 0, L_0000021038545e20;  1 drivers
v000002103852ca50_0 .net *"_ivl_52", 0 0, L_0000021038544ed0;  1 drivers
v000002103852caf0_0 .net *"_ivl_54", 31 0, L_000002103853f500;  1 drivers
v000002103852b6f0_0 .net *"_ivl_56", 31 0, L_0000021038544450;  1 drivers
v000002103852cc30_0 .net *"_ivl_58", 31 0, L_0000021038545aa0;  1 drivers
v000002103852cf50_0 .net *"_ivl_6", 0 0, L_000002103847d590;  1 drivers
v000002103852c0f0_0 .net *"_ivl_61", 0 0, L_000002103853d520;  1 drivers
v000002103852cff0_0 .net *"_ivl_62", 0 0, L_00000210385448b0;  1 drivers
v000002103852b970_0 .net *"_ivl_65", 0 0, L_000002103853e740;  1 drivers
v000002103852b010_0 .net *"_ivl_66", 0 0, L_00000210385459c0;  1 drivers
v000002103852b790_0 .net *"_ivl_69", 0 0, L_000002103853f3c0;  1 drivers
v000002103852d090_0 .net *"_ivl_70", 0 0, L_0000021038544d80;  1 drivers
v000002103852b1f0_0 .net *"_ivl_72", 31 0, L_000002103853d7a0;  1 drivers
v000002103852b330_0 .net *"_ivl_74", 31 0, L_0000021038544bc0;  1 drivers
v000002103852d270_0 .net *"_ivl_76", 31 0, L_00000210385452c0;  1 drivers
v000002103852b830_0 .net *"_ivl_79", 0 0, L_000002103853d700;  1 drivers
v000002103852d810_0 .net *"_ivl_8", 0 0, L_000002103847d670;  1 drivers
v000002103852d310_0 .net *"_ivl_81", 0 0, L_000002103853dc00;  1 drivers
v000002103852d6d0_0 .net *"_ivl_82", 0 0, L_0000021038544680;  1 drivers
v000002103852d770_0 .net *"_ivl_84", 0 0, L_0000021038545410;  1 drivers
v000002103852d9f0_0 .net *"_ivl_87", 0 0, L_000002103853e6a0;  1 drivers
v000002103852d3b0_0 .net *"_ivl_88", 0 0, L_00000210385444c0;  1 drivers
v000002103852d630_0 .net *"_ivl_90", 0 0, L_0000021038544530;  1 drivers
v000002103852d8b0_0 .net *"_ivl_92", 31 0, L_000002103853dfc0;  1 drivers
v000002103852d950_0 .net *"_ivl_94", 31 0, L_00000210385446f0;  1 drivers
v000002103852d590_0 .net "ina", 31 0, L_000002103853f0a0;  1 drivers
v000002103852d450_0 .net "inb", 31 0, L_000002103853eec0;  alias, 1 drivers
v000002103852d4f0_0 .net "inc", 31 0, v000002103852be70_0;  alias, 1 drivers
v00000210385261f0_0 .net "ind", 31 0, L_0000021038539b00;  alias, 1 drivers
v00000210385274b0_0 .net "ine", 31 0, v000002103850e250_0;  alias, 1 drivers
L_00000210385600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038525ed0_0 .net "inf", 31 0, L_00000210385600d0;  1 drivers
L_0000021038560118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038527ff0_0 .net "ing", 31 0, L_0000021038560118;  1 drivers
L_0000021038560160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021038526e70_0 .net "inh", 31 0, L_0000021038560160;  1 drivers
v0000021038525e30_0 .net "out", 31 0, L_0000021038545bf0;  alias, 1 drivers
v0000021038525d90_0 .net "sel", 2 0, L_000002103853ea60;  alias, 1 drivers
L_000002103853dd40 .part L_000002103853ea60, 2, 1;
L_000002103853e600 .part L_000002103853ea60, 1, 1;
L_000002103853ed80 .part L_000002103853ea60, 0, 1;
LS_000002103853d840_0_0 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_4 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_8 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_12 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_16 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_20 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_24 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_0_28 .concat [ 1 1 1 1], L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0, L_000002103841b6e0;
LS_000002103853d840_1_0 .concat [ 4 4 4 4], LS_000002103853d840_0_0, LS_000002103853d840_0_4, LS_000002103853d840_0_8, LS_000002103853d840_0_12;
LS_000002103853d840_1_4 .concat [ 4 4 4 4], LS_000002103853d840_0_16, LS_000002103853d840_0_20, LS_000002103853d840_0_24, LS_000002103853d840_0_28;
L_000002103853d840 .concat [ 16 16 0 0], LS_000002103853d840_1_0, LS_000002103853d840_1_4;
L_000002103853d3e0 .part L_000002103853ea60, 2, 1;
L_000002103853dde0 .part L_000002103853ea60, 1, 1;
L_000002103853e380 .part L_000002103853ea60, 0, 1;
LS_000002103853dca0_0_0 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_4 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_8 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_12 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_16 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_20 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_24 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_0_28 .concat [ 1 1 1 1], L_0000021038545e90, L_0000021038545e90, L_0000021038545e90, L_0000021038545e90;
LS_000002103853dca0_1_0 .concat [ 4 4 4 4], LS_000002103853dca0_0_0, LS_000002103853dca0_0_4, LS_000002103853dca0_0_8, LS_000002103853dca0_0_12;
LS_000002103853dca0_1_4 .concat [ 4 4 4 4], LS_000002103853dca0_0_16, LS_000002103853dca0_0_20, LS_000002103853dca0_0_24, LS_000002103853dca0_0_28;
L_000002103853dca0 .concat [ 16 16 0 0], LS_000002103853dca0_1_0, LS_000002103853dca0_1_4;
L_000002103853d200 .part L_000002103853ea60, 2, 1;
L_000002103853d8e0 .part L_000002103853ea60, 1, 1;
L_000002103853de80 .part L_000002103853ea60, 0, 1;
LS_000002103853f500_0_0 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_4 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_8 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_12 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_16 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_20 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_24 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_0_28 .concat [ 1 1 1 1], L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0, L_0000021038544ed0;
LS_000002103853f500_1_0 .concat [ 4 4 4 4], LS_000002103853f500_0_0, LS_000002103853f500_0_4, LS_000002103853f500_0_8, LS_000002103853f500_0_12;
LS_000002103853f500_1_4 .concat [ 4 4 4 4], LS_000002103853f500_0_16, LS_000002103853f500_0_20, LS_000002103853f500_0_24, LS_000002103853f500_0_28;
L_000002103853f500 .concat [ 16 16 0 0], LS_000002103853f500_1_0, LS_000002103853f500_1_4;
L_000002103853d520 .part L_000002103853ea60, 2, 1;
L_000002103853e740 .part L_000002103853ea60, 1, 1;
L_000002103853f3c0 .part L_000002103853ea60, 0, 1;
LS_000002103853d7a0_0_0 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_4 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_8 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_12 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_16 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_20 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_24 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_0_28 .concat [ 1 1 1 1], L_0000021038544d80, L_0000021038544d80, L_0000021038544d80, L_0000021038544d80;
LS_000002103853d7a0_1_0 .concat [ 4 4 4 4], LS_000002103853d7a0_0_0, LS_000002103853d7a0_0_4, LS_000002103853d7a0_0_8, LS_000002103853d7a0_0_12;
LS_000002103853d7a0_1_4 .concat [ 4 4 4 4], LS_000002103853d7a0_0_16, LS_000002103853d7a0_0_20, LS_000002103853d7a0_0_24, LS_000002103853d7a0_0_28;
L_000002103853d7a0 .concat [ 16 16 0 0], LS_000002103853d7a0_1_0, LS_000002103853d7a0_1_4;
L_000002103853d700 .part L_000002103853ea60, 2, 1;
L_000002103853dc00 .part L_000002103853ea60, 1, 1;
L_000002103853e6a0 .part L_000002103853ea60, 0, 1;
LS_000002103853dfc0_0_0 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_4 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_8 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_12 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_16 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_20 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_24 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_0_28 .concat [ 1 1 1 1], L_0000021038544530, L_0000021038544530, L_0000021038544530, L_0000021038544530;
LS_000002103853dfc0_1_0 .concat [ 4 4 4 4], LS_000002103853dfc0_0_0, LS_000002103853dfc0_0_4, LS_000002103853dfc0_0_8, LS_000002103853dfc0_0_12;
LS_000002103853dfc0_1_4 .concat [ 4 4 4 4], LS_000002103853dfc0_0_16, LS_000002103853dfc0_0_20, LS_000002103853dfc0_0_24, LS_000002103853dfc0_0_28;
L_000002103853dfc0 .concat [ 16 16 0 0], LS_000002103853dfc0_1_0, LS_000002103853dfc0_1_4;
S_000002103850bbf0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000210385272d0_0 .net "Write_Data", 31 0, v00000210384fd890_0;  alias, 1 drivers
v0000021038528130_0 .net "addr", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v0000021038526150_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038527c30_0 .net "mem_out", 31 0, v0000021038526010_0;  alias, 1 drivers
v0000021038526f10_0 .net "mem_read", 0 0, v00000210384fd6b0_0;  alias, 1 drivers
v0000021038527050_0 .net "mem_write", 0 0, v00000210384fd750_0;  alias, 1 drivers
S_000002103850c6e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002103850bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021038527550 .array "DataMem", 1023 0, 31 0;
v00000210385266f0_0 .net "Data_In", 31 0, v00000210384fd890_0;  alias, 1 drivers
v0000021038526010_0 .var "Data_Out", 31 0;
v0000021038527af0_0 .net "Write_en", 0 0, v00000210384fd750_0;  alias, 1 drivers
v00000210385275f0_0 .net "addr", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v00000210385260b0_0 .net "clk", 0 0, L_000002103847c5d0;  alias, 1 drivers
v0000021038525b10_0 .var/i "i", 31 0;
S_000002103850bf10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002103852fad0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002103852fb08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002103852fb40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002103852fb78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002103852fbb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002103852fbe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002103852fc20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002103852fc58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002103852fc90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002103852fcc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002103852fd00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002103852fd38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002103852fd70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002103852fda8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002103852fde0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002103852fe18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002103852fe50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002103852fe88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002103852fec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002103852fef8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002103852ff30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002103852ff68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002103852ffa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002103852ffd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021038530010 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021038527370_0 .net "MEM_ALU_OUT", 31 0, v00000210384fe3d0_0;  alias, 1 drivers
v0000021038527f50_0 .net "MEM_Data_mem_out", 31 0, v0000021038526010_0;  alias, 1 drivers
v0000021038526790_0 .net "MEM_memread", 0 0, v00000210384fd6b0_0;  alias, 1 drivers
v0000021038526290_0 .net "MEM_opcode", 11 0, v00000210384fd7f0_0;  alias, 1 drivers
v00000210385277d0_0 .net "MEM_rd_ind", 4 0, v00000210384fee70_0;  alias, 1 drivers
v0000021038526d30_0 .net "MEM_rd_indzero", 0 0, v00000210384fcb70_0;  alias, 1 drivers
v0000021038526330_0 .net "MEM_regwrite", 0 0, v00000210384feab0_0;  alias, 1 drivers
v00000210385270f0_0 .var "WB_ALU_OUT", 31 0;
v0000021038527230_0 .var "WB_Data_mem_out", 31 0;
v0000021038527690_0 .var "WB_memread", 0 0;
v00000210385279b0_0 .var "WB_rd_ind", 4 0;
v00000210385268d0_0 .var "WB_rd_indzero", 0 0;
v0000021038527410_0 .var "WB_regwrite", 0 0;
v00000210385263d0_0 .net "clk", 0 0, L_00000210385abe70;  1 drivers
v0000021038527d70_0 .var "hlt", 0 0;
v0000021038527870_0 .net "rst", 0 0, v000002103853c1c0_0;  alias, 1 drivers
E_000002103849a7f0 .event posedge, v00000210384fccb0_0, v00000210385263d0_0;
S_000002103850c230 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000210382e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000210385abbd0 .functor AND 32, v0000021038527230_0, L_00000210385b0330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385abd20 .functor NOT 1, v0000021038527690_0, C4<0>, C4<0>, C4<0>;
L_00000210385abe00 .functor AND 32, v00000210385270f0_0, L_00000210385af6b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000210385bf7b0 .functor OR 32, L_00000210385abbd0, L_00000210385abe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021038525c50_0 .net "Write_Data_RegFile", 31 0, L_00000210385bf7b0;  alias, 1 drivers
v0000021038526a10_0 .net *"_ivl_0", 31 0, L_00000210385b0330;  1 drivers
v0000021038526fb0_0 .net *"_ivl_2", 31 0, L_00000210385abbd0;  1 drivers
v0000021038526830_0 .net *"_ivl_4", 0 0, L_00000210385abd20;  1 drivers
v0000021038526470_0 .net *"_ivl_6", 31 0, L_00000210385af6b0;  1 drivers
v0000021038527910_0 .net *"_ivl_8", 31 0, L_00000210385abe00;  1 drivers
v0000021038526510_0 .net "alu_out", 31 0, v00000210385270f0_0;  alias, 1 drivers
v0000021038525bb0_0 .net "mem_out", 31 0, v0000021038527230_0;  alias, 1 drivers
v0000021038527b90_0 .net "mem_read", 0 0, v0000021038527690_0;  alias, 1 drivers
LS_00000210385b0330_0_0 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_4 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_8 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_12 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_16 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_20 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_24 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_0_28 .concat [ 1 1 1 1], v0000021038527690_0, v0000021038527690_0, v0000021038527690_0, v0000021038527690_0;
LS_00000210385b0330_1_0 .concat [ 4 4 4 4], LS_00000210385b0330_0_0, LS_00000210385b0330_0_4, LS_00000210385b0330_0_8, LS_00000210385b0330_0_12;
LS_00000210385b0330_1_4 .concat [ 4 4 4 4], LS_00000210385b0330_0_16, LS_00000210385b0330_0_20, LS_00000210385b0330_0_24, LS_00000210385b0330_0_28;
L_00000210385b0330 .concat [ 16 16 0 0], LS_00000210385b0330_1_0, LS_00000210385b0330_1_4;
LS_00000210385af6b0_0_0 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_4 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_8 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_12 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_16 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_20 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_24 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_0_28 .concat [ 1 1 1 1], L_00000210385abd20, L_00000210385abd20, L_00000210385abd20, L_00000210385abd20;
LS_00000210385af6b0_1_0 .concat [ 4 4 4 4], LS_00000210385af6b0_0_0, LS_00000210385af6b0_0_4, LS_00000210385af6b0_0_8, LS_00000210385af6b0_0_12;
LS_00000210385af6b0_1_4 .concat [ 4 4 4 4], LS_00000210385af6b0_0_16, LS_00000210385af6b0_0_20, LS_00000210385af6b0_0_24, LS_00000210385af6b0_0_28;
L_00000210385af6b0 .concat [ 16 16 0 0], LS_00000210385af6b0_1_0, LS_00000210385af6b0_1_4;
    .scope S_000002103850aac0;
T_0 ;
    %wait E_000002103849a7b0;
    %load/vec4 v000002103852ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002103852be70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002103852c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002103852af70_0;
    %assign/vec4 v000002103852be70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002103850a930;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002103852ad90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002103852ad90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002103852ad90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %load/vec4 v000002103852ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002103852ad90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002103852c2d0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002103850b5b0;
T_2 ;
    %wait E_000002103849a230;
    %load/vec4 v000002103852c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021038518da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021038519160_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852b8d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852d130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852c190_0, 0;
    %assign/vec4 v000002103852c730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002103852bab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002103852c370_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021038518da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021038519160_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852b8d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852d130_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103852c190_0, 0;
    %assign/vec4 v000002103852c730_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002103852bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002103852b3d0_0;
    %assign/vec4 v0000021038519160_0, 0;
    %load/vec4 v000002103852bc90_0;
    %assign/vec4 v0000021038518da0_0, 0;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002103852d130_0, 0;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002103852c730_0, 4, 5;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002103852c730_0, 4, 5;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002103852b3d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002103852c190_0, 0;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002103852b8d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002103852b8d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002103852b3d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002103852b8d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002103850c550;
T_3 ;
    %wait E_000002103849a7b0;
    %load/vec4 v00000210385166e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021038517860_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021038517860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021038517860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021038517180, 0, 4;
    %load/vec4 v0000021038517860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021038517860_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021038517400_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000210385165a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021038518620_0;
    %load/vec4 v0000021038517400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021038517180, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021038517180, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002103850c550;
T_4 ;
    %wait E_000002103849a6b0;
    %load/vec4 v0000021038517400_0;
    %load/vec4 v0000021038517540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021038517400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000210385165a0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021038518620_0;
    %assign/vec4 v0000021038516640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021038517540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021038517180, 4;
    %assign/vec4 v0000021038516640_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002103850c550;
T_5 ;
    %wait E_000002103849a6b0;
    %load/vec4 v0000021038517400_0;
    %load/vec4 v0000021038518120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021038517400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000210385165a0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021038518620_0;
    %assign/vec4 v0000021038516dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021038518120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021038517180, 4;
    %assign/vec4 v0000021038516dc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002103850c550;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002103850b290;
    %jmp t_0;
    .scope S_000002103850b290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021038517040_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021038517040_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021038517040_0;
    %ix/getv/s 4, v0000021038517040_0;
    %load/vec4a v0000021038517180, 4;
    %ix/getv/s 4, v0000021038517040_0;
    %load/vec4a v0000021038517180, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021038517040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021038517040_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002103850c550;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002103850b100;
T_7 ;
    %wait E_000002103849a070;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021038515060_0, 0, 32;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021038515100_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021038515060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021038515100_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021038515060_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038515420_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000021038515100_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021038515100_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021038515060_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002103850b740;
T_8 ;
    %wait E_000002103849a7b0;
    %load/vec4 v0000021038511f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021038512ea0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021038512ea0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021038513620_0;
    %load/vec4 v0000021038512b80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021038513620_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002103850b740;
T_9 ;
    %wait E_000002103849a7b0;
    %load/vec4 v0000021038511f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210385127c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021038512720_0;
    %assign/vec4 v00000210385127c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002103850ade0;
T_10 ;
    %wait E_0000021038499db0;
    %load/vec4 v0000021038515ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038515740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038514e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038515ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038512ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038512e00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021038512040_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021038512d60_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021038513bc0_0;
    %load/vec4 v0000021038513a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021038511460_0;
    %load/vec4 v0000021038513a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021038511d20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021038512220_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021038513bc0_0;
    %load/vec4 v0000021038513580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021038511460_0;
    %load/vec4 v0000021038513580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038515740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038514e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038515ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038512ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038512e00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021038513b20_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038515740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038514e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038515ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038512ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038512e00_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038515740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021038514e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038515ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038512ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038512e00_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002103850ac50;
T_11 ;
    %wait E_000002103849a1f0;
    %load/vec4 v000002103850f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021038510370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850f790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021038510410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210385100f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210385104b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850fab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850fdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850fb50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850f970_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021038510230_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210385102d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850f5b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850f470_0, 0;
    %assign/vec4 v000002103850f290_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002103850cd10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002103850dad0_0;
    %assign/vec4 v000002103850f290_0, 0;
    %load/vec4 v000002103850ed90_0;
    %assign/vec4 v000002103850f470_0, 0;
    %load/vec4 v000002103850e1b0_0;
    %assign/vec4 v000002103850f5b0_0, 0;
    %load/vec4 v000002103850e6b0_0;
    %assign/vec4 v00000210385102d0_0, 0;
    %load/vec4 v000002103850dcb0_0;
    %assign/vec4 v0000021038510230_0, 0;
    %load/vec4 v000002103850e070_0;
    %assign/vec4 v000002103850f970_0, 0;
    %load/vec4 v000002103850df30_0;
    %assign/vec4 v000002103850fb50_0, 0;
    %load/vec4 v000002103850da30_0;
    %assign/vec4 v000002103850f8d0_0, 0;
    %load/vec4 v000002103850ec50_0;
    %assign/vec4 v000002103850fdd0_0, 0;
    %load/vec4 v000002103850e7f0_0;
    %assign/vec4 v000002103850f330_0, 0;
    %load/vec4 v000002103850cdb0_0;
    %assign/vec4 v000002103850fab0_0, 0;
    %load/vec4 v000002103850e610_0;
    %assign/vec4 v000002103850f3d0_0, 0;
    %load/vec4 v000002103850e4d0_0;
    %assign/vec4 v00000210385104b0_0, 0;
    %load/vec4 v000002103850dfd0_0;
    %assign/vec4 v00000210385100f0_0, 0;
    %load/vec4 v000002103850c9f0_0;
    %assign/vec4 v0000021038510410_0, 0;
    %load/vec4 v000002103850e750_0;
    %assign/vec4 v000002103850f830_0, 0;
    %load/vec4 v000002103850e430_0;
    %assign/vec4 v000002103850ffb0_0, 0;
    %load/vec4 v000002103850e2f0_0;
    %assign/vec4 v000002103850f790_0, 0;
    %load/vec4 v000002103850e890_0;
    %assign/vec4 v0000021038510370_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021038510370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850f790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021038510410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210385100f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210385104b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850fab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850fdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850f8d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850fb50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850f970_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021038510230_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210385102d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850f5b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850f470_0, 0;
    %assign/vec4 v000002103850f290_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002103850b8d0;
T_12 ;
    %wait E_0000021038499d70;
    %load/vec4 v00000210385116e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002103850d2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850e250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850db70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850ef70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850de90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850dc10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850eb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d5d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002103850d170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850eed0_0, 0;
    %assign/vec4 v000002103850f010_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021038511aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002103850e930_0;
    %assign/vec4 v000002103850f010_0, 0;
    %load/vec4 v000002103850d850_0;
    %assign/vec4 v000002103850eed0_0, 0;
    %load/vec4 v000002103850cbd0_0;
    %assign/vec4 v000002103850d170_0, 0;
    %load/vec4 v000002103850e9d0_0;
    %assign/vec4 v000002103850d5d0_0, 0;
    %load/vec4 v000002103850d490_0;
    %assign/vec4 v000002103850d710_0, 0;
    %load/vec4 v000002103850c950_0;
    %assign/vec4 v000002103850d210_0, 0;
    %load/vec4 v000002103850ecf0_0;
    %assign/vec4 v000002103850eb10_0, 0;
    %load/vec4 v000002103850ebb0_0;
    %assign/vec4 v000002103850dc10_0, 0;
    %load/vec4 v000002103850e570_0;
    %assign/vec4 v000002103850de90_0, 0;
    %load/vec4 v000002103850d3f0_0;
    %assign/vec4 v000002103850d530_0, 0;
    %load/vec4 v000002103850e390_0;
    %assign/vec4 v000002103850d030_0, 0;
    %load/vec4 v000002103850d670_0;
    %assign/vec4 v000002103850d0d0_0, 0;
    %load/vec4 v000002103850e110_0;
    %assign/vec4 v000002103850d990_0, 0;
    %load/vec4 v000002103850dd50_0;
    %assign/vec4 v000002103850cf90_0, 0;
    %load/vec4 v000002103850d350_0;
    %assign/vec4 v000002103850ef70_0, 0;
    %load/vec4 v000002103850cb30_0;
    %assign/vec4 v000002103850db70_0, 0;
    %load/vec4 v000002103850ce50_0;
    %assign/vec4 v000002103850cef0_0, 0;
    %load/vec4 v000002103850d8f0_0;
    %assign/vec4 v000002103850cc70_0, 0;
    %load/vec4 v000002103850ee30_0;
    %assign/vec4 v000002103850ea70_0, 0;
    %load/vec4 v000002103850ca90_0;
    %assign/vec4 v000002103850e250_0, 0;
    %load/vec4 v000002103850ddf0_0;
    %assign/vec4 v000002103850d2b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002103850d2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850e250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850db70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850ef70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850cf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002103850d530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850de90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850dc10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850eb10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002103850d5d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002103850d170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002103850eed0_0, 0;
    %assign/vec4 v000002103850f010_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002103830c910;
T_13 ;
    %wait E_0000021038499270;
    %load/vec4 v0000021038503240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000210385031a0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021038313350;
T_14 ;
    %wait E_0000021038498eb0;
    %load/vec4 v0000021038502b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021038501bc0_0;
    %pad/u 33;
    %load/vec4 v0000021038501c60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021038500f40_0, 0;
    %assign/vec4 v0000021038502c00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021038501c60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021038502c00_0;
    %load/vec4 v0000021038501c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021038501bc0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021038501c60_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021038501c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021038502c00_0, 0;
    %load/vec4 v0000021038501bc0_0;
    %ix/getv 4, v0000021038501c60_0;
    %shiftl 4;
    %assign/vec4 v0000021038500f40_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021038501c60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021038502c00_0;
    %load/vec4 v0000021038501c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021038501bc0_0;
    %load/vec4 v0000021038501c60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021038501c60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021038502c00_0, 0;
    %load/vec4 v0000021038501bc0_0;
    %ix/getv 4, v0000021038501c60_0;
    %shiftr 4;
    %assign/vec4 v0000021038500f40_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038502c00_0, 0;
    %load/vec4 v0000021038501bc0_0;
    %load/vec4 v0000021038501c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021038500f40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021038502c00_0, 0;
    %load/vec4 v0000021038501c60_0;
    %load/vec4 v0000021038501bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021038500f40_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021038272b50;
T_15 ;
    %wait E_0000021038499670;
    %load/vec4 v00000210384fccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000210384fcb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210384feab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210384fd750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000210384fd6b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000210384fd7f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210384fee70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000210384fd890_0, 0;
    %assign/vec4 v00000210384fe3d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021038422710_0;
    %assign/vec4 v00000210384fe3d0_0, 0;
    %load/vec4 v00000210384fde30_0;
    %assign/vec4 v00000210384fd890_0, 0;
    %load/vec4 v00000210384fcc10_0;
    %assign/vec4 v00000210384fee70_0, 0;
    %load/vec4 v00000210383fd290_0;
    %assign/vec4 v00000210384fd7f0_0, 0;
    %load/vec4 v00000210384214f0_0;
    %assign/vec4 v00000210384fd6b0_0, 0;
    %load/vec4 v00000210383fdd30_0;
    %assign/vec4 v00000210384fd750_0, 0;
    %load/vec4 v00000210384ff050_0;
    %assign/vec4 v00000210384feab0_0, 0;
    %load/vec4 v00000210384fdcf0_0;
    %assign/vec4 v00000210384fcb70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002103850c6e0;
T_16 ;
    %wait E_000002103849a6b0;
    %load/vec4 v0000021038527af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000210385266f0_0;
    %load/vec4 v00000210385275f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021038527550, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002103850c6e0;
T_17 ;
    %wait E_000002103849a6b0;
    %load/vec4 v00000210385275f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021038527550, 4;
    %assign/vec4 v0000021038526010_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002103850c6e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021038525b10_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021038525b10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021038525b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021038527550, 0, 4;
    %load/vec4 v0000021038525b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021038525b10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002103850c6e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021038525b10_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021038525b10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021038525b10_0;
    %load/vec4a v0000021038527550, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021038525b10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021038525b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021038525b10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002103850bf10;
T_20 ;
    %wait E_000002103849a7f0;
    %load/vec4 v0000021038527870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000210385268d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021038527d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021038527410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021038527690_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000210385279b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021038527230_0, 0;
    %assign/vec4 v00000210385270f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021038527370_0;
    %assign/vec4 v00000210385270f0_0, 0;
    %load/vec4 v0000021038527f50_0;
    %assign/vec4 v0000021038527230_0, 0;
    %load/vec4 v0000021038526790_0;
    %assign/vec4 v0000021038527690_0, 0;
    %load/vec4 v00000210385277d0_0;
    %assign/vec4 v00000210385279b0_0, 0;
    %load/vec4 v0000021038526330_0;
    %assign/vec4 v0000021038527410_0, 0;
    %load/vec4 v0000021038526d30_0;
    %assign/vec4 v00000210385268d0_0, 0;
    %load/vec4 v0000021038526290_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021038527d70_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000210382e96f0;
T_21 ;
    %wait E_00000210384996b0;
    %load/vec4 v000002103853b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002103853c800_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002103853c800_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002103853c800_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000210382d9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002103853ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002103853c1c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000210382d9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002103853ba40_0;
    %inv;
    %assign/vec4 v000002103853ba40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000210382d9fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002103853c1c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002103853c1c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002103853b220_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
