
stm32_threadOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003668  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08003774  08003774  00004774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003858  08003858  000050b4  2**0
                  CONTENTS
  4 .ARM          00000000  08003858  08003858  000050b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003858  08003858  000050b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003858  08003858  00004858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800385c  0800385c  0000485c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08003860  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001064  200000b4  08003914  000050b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001118  08003914  00005118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007fe9  00000000  00000000  000050dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab9  00000000  00000000  0000d0c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  0000eb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005db  00000000  00000000  0000f348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c98  00000000  00000000  0000f923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000098f1  00000000  00000000  000275bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083f2e  00000000  00000000  00030eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4dda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002684  00000000  00000000  000b4e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000b74a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b4 	.word	0x200000b4
 8000128:	00000000 	.word	0x00000000
 800012c:	0800375c 	.word	0x0800375c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b8 	.word	0x200000b8
 8000148:	0800375c 	.word	0x0800375c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000658:	f001 f808 	bl	800166c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800065c:	f000 f808 	bl	8000670 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000660:	f000 f876 	bl	8000750 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000664:	f000 f84a 	bl	80006fc <MX_USART1_UART_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	extern void run();
	run();
 8000668:	f000 ffb2 	bl	80015d0 <run>
	while (1) {
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <main+0x18>

08000670 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b090      	sub	sp, #64	@ 0x40
 8000674:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000676:	f107 0318 	add.w	r3, r7, #24
 800067a:	2228      	movs	r2, #40	@ 0x28
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f002 fade 	bl	8002c40 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000696:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800069a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a4:	2302      	movs	r3, #2
 80006a6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ac:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006ae:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006b4:	f107 0318 	add.w	r3, r7, #24
 80006b8:	4618      	mov	r0, r3
 80006ba:	f001 fac5 	bl	8001c48 <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0x58>
		Error_Handler();
 80006c4:	f000 f866 	bl	8000794 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80006c8:	230f      	movs	r3, #15
 80006ca:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006cc:	2302      	movs	r3, #2
 80006ce:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006d8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2102      	movs	r1, #2
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 fd32 	bl	800214c <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x82>
		Error_Handler();
 80006ee:	f000 f851 	bl	8000794 <Error_Handler>
	}
}
 80006f2:	bf00      	nop
 80006f4:	3740      	adds	r7, #64	@ 0x40
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000700:	4b11      	ldr	r3, [pc, #68]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000702:	4a12      	ldr	r2, [pc, #72]	@ (800074c <MX_USART1_UART_Init+0x50>)
 8000704:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000706:	4b10      	ldr	r3, [pc, #64]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000708:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800070c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0c      	ldr	r3, [pc, #48]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b09      	ldr	r3, [pc, #36]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
	if (HAL_HalfDuplex_Init(&huart1) != HAL_OK) {
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <MX_USART1_UART_Init+0x4c>)
 8000734:	f001 fe98 	bl	8002468 <HAL_HalfDuplex_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800073e:	f000 f829 	bl	8000794 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	200000d0 	.word	0x200000d0
 800074c:	40013800 	.word	0x40013800

08000750 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_GPIO_Init+0x40>)
 8000758:	699b      	ldr	r3, [r3, #24]
 800075a:	4a0d      	ldr	r2, [pc, #52]	@ (8000790 <MX_GPIO_Init+0x40>)
 800075c:	f043 0320 	orr.w	r3, r3, #32
 8000760:	6193      	str	r3, [r2, #24]
 8000762:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <MX_GPIO_Init+0x40>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	f003 0320 	and.w	r3, r3, #32
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <MX_GPIO_Init+0x40>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	4a07      	ldr	r2, [pc, #28]	@ (8000790 <MX_GPIO_Init+0x40>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6193      	str	r3, [r2, #24]
 800077a:	4b05      	ldr	r3, [pc, #20]	@ (8000790 <MX_GPIO_Init+0x40>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000786:	bf00      	nop
 8000788:	370c      	adds	r7, #12
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	40021000 	.word	0x40021000

08000794 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000798:	b672      	cpsid	i
}
 800079a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <Error_Handler+0x8>

080007a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007a6:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <HAL_MspInit+0x40>)
 80007a8:	699b      	ldr	r3, [r3, #24]
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <HAL_MspInit+0x40>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6193      	str	r3, [r2, #24]
 80007b2:	4b0b      	ldr	r3, [pc, #44]	@ (80007e0 <HAL_MspInit+0x40>)
 80007b4:	699b      	ldr	r3, [r3, #24]
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007be:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <HAL_MspInit+0x40>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <HAL_MspInit+0x40>)
 80007c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c8:	61d3      	str	r3, [r2, #28]
 80007ca:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_MspInit+0x40>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d2:	603b      	str	r3, [r7, #0]
 80007d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d6:	bf00      	nop
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	40021000 	.word	0x40021000

080007e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0310 	add.w	r3, r7, #16
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a16      	ldr	r2, [pc, #88]	@ (8000858 <HAL_UART_MspInit+0x74>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d124      	bne.n	800084e <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000804:	4b15      	ldr	r3, [pc, #84]	@ (800085c <HAL_UART_MspInit+0x78>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a14      	ldr	r2, [pc, #80]	@ (800085c <HAL_UART_MspInit+0x78>)
 800080a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_UART_MspInit+0x78>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081c:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <HAL_UART_MspInit+0x78>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	4a0e      	ldr	r2, [pc, #56]	@ (800085c <HAL_UART_MspInit+0x78>)
 8000822:	f043 0304 	orr.w	r3, r3, #4
 8000826:	6193      	str	r3, [r2, #24]
 8000828:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <HAL_UART_MspInit+0x78>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	f003 0304 	and.w	r3, r3, #4
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000834:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000838:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800083a:	2312      	movs	r3, #18
 800083c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800083e:	2303      	movs	r3, #3
 8000840:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000842:	f107 0310 	add.w	r3, r7, #16
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	@ (8000860 <HAL_UART_MspInit+0x7c>)
 800084a:	f001 f879 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800084e:	bf00      	nop
 8000850:	3720      	adds	r7, #32
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40013800 	.word	0x40013800
 800085c:	40021000 	.word	0x40021000
 8000860:	40010800 	.word	0x40010800

08000864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <NMI_Handler+0x4>

0800086c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <MemManage_Handler+0x4>

08000874 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <BusFault_Handler+0x4>

0800087c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <UsageFault_Handler+0x4>

08000884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr

08000890 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	e00a      	b.n	80008b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008a2:	f3af 8000 	nop.w
 80008a6:	4601      	mov	r1, r0
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	1c5a      	adds	r2, r3, #1
 80008ac:	60ba      	str	r2, [r7, #8]
 80008ae:	b2ca      	uxtb	r2, r1
 80008b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	3301      	adds	r3, #1
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	429a      	cmp	r2, r3
 80008be:	dbf0      	blt.n	80008a2 <_read+0x12>
  }

  return len;
 80008c0:	687b      	ldr	r3, [r7, #4]
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <_close>:
  }
  return len;
}

int _close(int file)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b083      	sub	sp, #12
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008f0:	605a      	str	r2, [r3, #4]
  return 0;
 80008f2:	2300      	movs	r3, #0
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <_isatty>:

int _isatty(int file)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000906:	2301      	movs	r3, #1
}
 8000908:	4618      	mov	r0, r3
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr

08000912 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000912:	b480      	push	{r7}
 8000914:	b085      	sub	sp, #20
 8000916:	af00      	add	r7, sp, #0
 8000918:	60f8      	str	r0, [r7, #12]
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr
	...

0800092c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000934:	4a14      	ldr	r2, [pc, #80]	@ (8000988 <_sbrk+0x5c>)
 8000936:	4b15      	ldr	r3, [pc, #84]	@ (800098c <_sbrk+0x60>)
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000940:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <_sbrk+0x64>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d102      	bne.n	800094e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <_sbrk+0x64>)
 800094a:	4a12      	ldr	r2, [pc, #72]	@ (8000994 <_sbrk+0x68>)
 800094c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	429a      	cmp	r2, r3
 800095a:	d207      	bcs.n	800096c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800095c:	f002 f9be 	bl	8002cdc <__errno>
 8000960:	4603      	mov	r3, r0
 8000962:	220c      	movs	r2, #12
 8000964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000966:	f04f 33ff 	mov.w	r3, #4294967295
 800096a:	e009      	b.n	8000980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <_sbrk+0x64>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000972:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <_sbrk+0x64>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	4a05      	ldr	r2, [pc, #20]	@ (8000990 <_sbrk+0x64>)
 800097c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800097e:	68fb      	ldr	r3, [r7, #12]
}
 8000980:	4618      	mov	r0, r3
 8000982:	3718      	adds	r7, #24
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20005000 	.word	0x20005000
 800098c:	00000400 	.word	0x00000400
 8000990:	20000118 	.word	0x20000118
 8000994:	20001118 	.word	0x20001118

08000998 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr

080009a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a4:	f7ff fff8 	bl	8000998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a8:	480b      	ldr	r0, [pc, #44]	@ (80009d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009aa:	490c      	ldr	r1, [pc, #48]	@ (80009dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009ac:	4a0c      	ldr	r2, [pc, #48]	@ (80009e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a09      	ldr	r2, [pc, #36]	@ (80009e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009c0:	4c09      	ldr	r4, [pc, #36]	@ (80009e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ce:	f002 f98b 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009d2:	f7ff fe3f 	bl	8000654 <main>
  bx lr
 80009d6:	4770      	bx	lr
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 80009e0:	08003860 	.word	0x08003860
  ldr r2, =_sbss
 80009e4:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 80009e8:	20001118 	.word	0x20001118

080009ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <ADC1_2_IRQHandler>
	...

080009f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	6039      	str	r1, [r7, #0]
 80009fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	db0a      	blt.n	8000a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	490c      	ldr	r1, [pc, #48]	@ (8000a3c <__NVIC_SetPriority+0x4c>)
 8000a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0e:	0112      	lsls	r2, r2, #4
 8000a10:	b2d2      	uxtb	r2, r2
 8000a12:	440b      	add	r3, r1
 8000a14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a18:	e00a      	b.n	8000a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	4908      	ldr	r1, [pc, #32]	@ (8000a40 <__NVIC_SetPriority+0x50>)
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	f003 030f 	and.w	r3, r3, #15
 8000a26:	3b04      	subs	r3, #4
 8000a28:	0112      	lsls	r2, r2, #4
 8000a2a:	b2d2      	uxtb	r2, r2
 8000a2c:	440b      	add	r3, r1
 8000a2e:	761a      	strb	r2, [r3, #24]
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	e000e100 	.word	0xe000e100
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <idleThread>:
static volatile uint32_t taskTime = 0;


static uint32_t idleThreadStack[64];
uint32_t stm32_thread_idle_count;
static void idleThread() {
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
	stm32_thread_idle_count = 0;
 8000a48:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <idleThread+0x18>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
	while (1) {
		stm32_thread_idle_count++;
 8000a4e:	4b03      	ldr	r3, [pc, #12]	@ (8000a5c <idleThread+0x18>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3301      	adds	r3, #1
 8000a54:	4a01      	ldr	r2, [pc, #4]	@ (8000a5c <idleThread+0x18>)
 8000a56:	6013      	str	r3, [r2, #0]
 8000a58:	e7f9      	b.n	8000a4e <idleThread+0xa>
 8000a5a:	bf00      	nop
 8000a5c:	200003b8 	.word	0x200003b8

08000a60 <addThread>:
	}
}

static void addThread(int freeIndex, void (*threadTask)(), uint32_t *stack,
		uint32_t stackLen,int argLen,void**args) {
 8000a60:	b480      	push	{r7}
 8000a62:	b087      	sub	sp, #28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
 8000a6c:	603b      	str	r3, [r7, #0]
	int i = freeIndex;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	617b      	str	r3, [r7, #20]
	//Empty thread found
	thread[i].ID = freeIndex;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	b2d8      	uxtb	r0, r3
 8000a76:	4968      	ldr	r1, [pc, #416]	@ (8000c18 <addThread+0x1b8>)
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	4413      	add	r3, r2
 8000a80:	00db      	lsls	r3, r3, #3
 8000a82:	440b      	add	r3, r1
 8000a84:	4602      	mov	r2, r0
 8000a86:	701a      	strb	r2, [r3, #0]
	thread[i].stack = stack;
 8000a88:	4963      	ldr	r1, [pc, #396]	@ (8000c18 <addThread+0x1b8>)
 8000a8a:	697a      	ldr	r2, [r7, #20]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	4413      	add	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	440b      	add	r3, r1
 8000a96:	3304      	adds	r3, #4
 8000a98:	687a      	ldr	r2, [r7, #4]
 8000a9a:	601a      	str	r2, [r3, #0]
	thread[i].stackLen = stackLen;
 8000a9c:	495e      	ldr	r1, [pc, #376]	@ (8000c18 <addThread+0x1b8>)
 8000a9e:	697a      	ldr	r2, [r7, #20]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	4413      	add	r3, r2
 8000aa6:	00db      	lsls	r3, r3, #3
 8000aa8:	440b      	add	r3, r1
 8000aaa:	3308      	adds	r3, #8
 8000aac:	683a      	ldr	r2, [r7, #0]
 8000aae:	601a      	str	r2, [r3, #0]
	thread[i].threadFunc = threadTask;
 8000ab0:	4959      	ldr	r1, [pc, #356]	@ (8000c18 <addThread+0x1b8>)
 8000ab2:	697a      	ldr	r2, [r7, #20]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	4413      	add	r3, r2
 8000aba:	00db      	lsls	r3, r3, #3
 8000abc:	440b      	add	r3, r1
 8000abe:	3314      	adds	r3, #20
 8000ac0:	68ba      	ldr	r2, [r7, #8]
 8000ac2:	601a      	str	r2, [r3, #0]
	thread[i].action = STM32_THREAD_ACTION_RUNNING;
 8000ac4:	4954      	ldr	r1, [pc, #336]	@ (8000c18 <addThread+0x1b8>)
 8000ac6:	697a      	ldr	r2, [r7, #20]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	00db      	lsls	r3, r3, #3
 8000ad0:	440b      	add	r3, r1
 8000ad2:	3310      	adds	r3, #16
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	701a      	strb	r2, [r3, #0]
	thread[i].argLen = argLen;
 8000ad8:	494f      	ldr	r1, [pc, #316]	@ (8000c18 <addThread+0x1b8>)
 8000ada:	697a      	ldr	r2, [r7, #20]
 8000adc:	4613      	mov	r3, r2
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	4413      	add	r3, r2
 8000ae2:	00db      	lsls	r3, r3, #3
 8000ae4:	440b      	add	r3, r1
 8000ae6:	331c      	adds	r3, #28
 8000ae8:	6a3a      	ldr	r2, [r7, #32]
 8000aea:	601a      	str	r2, [r3, #0]
	thread[i].args = args;
 8000aec:	494a      	ldr	r1, [pc, #296]	@ (8000c18 <addThread+0x1b8>)
 8000aee:	697a      	ldr	r2, [r7, #20]
 8000af0:	4613      	mov	r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	00db      	lsls	r3, r3, #3
 8000af8:	440b      	add	r3, r1
 8000afa:	3320      	adds	r3, #32
 8000afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000afe:	601a      	str	r2, [r3, #0]
	thread[i].timeTillNow = 0;
 8000b00:	4945      	ldr	r1, [pc, #276]	@ (8000c18 <addThread+0x1b8>)
 8000b02:	697a      	ldr	r2, [r7, #20]
 8000b04:	4613      	mov	r3, r2
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	4413      	add	r3, r2
 8000b0a:	00db      	lsls	r3, r3, #3
 8000b0c:	440b      	add	r3, r1
 8000b0e:	3324      	adds	r3, #36	@ 0x24
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]


	uint32_t *psp = (uint32_t*) &stack[stackLen];
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]

	// fill dummy stack frame
	*(--psp) = 0x01000000u; // Dummy xPSR, just enable Thumb State bit;
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	3b04      	subs	r3, #4
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000b2a:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t) threadTask; // PC
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	3b04      	subs	r3, #4
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	601a      	str	r2, [r3, #0]
	*(--psp) = 0xFFFFFFFDu; // LR with EXC_RETURN to return to Thread using PSP
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	3b04      	subs	r3, #4
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	f06f 0202 	mvn.w	r2, #2
 8000b44:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x12121212u; // Dummy R12
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	3b04      	subs	r3, #4
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8000b52:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x03030303u; // Dummy R3
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	3b04      	subs	r3, #4
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8000b60:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x02020202u; // Dummy R2
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	3b04      	subs	r3, #4
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8000b6e:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t)args; // Dummy R1
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	3b04      	subs	r3, #4
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	601a      	str	r2, [r3, #0]
	*(--psp) = (uint32_t)argLen; // Dummy R0
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	6a3a      	ldr	r2, [r7, #32]
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	601a      	str	r2, [r3, #0]

	*(--psp) = 0x11111111u; // Dummy R11
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8000b94:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x10101010u; // Dummy R10
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	3b04      	subs	r3, #4
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8000ba2:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x09090909u; // Dummy R9
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	3b04      	subs	r3, #4
 8000ba8:	613b      	str	r3, [r7, #16]
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8000bb0:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x08080808u; // Dummy R8
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	3b04      	subs	r3, #4
 8000bb6:	613b      	str	r3, [r7, #16]
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8000bbe:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x07070707u; // Dummy R7
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	3b04      	subs	r3, #4
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8000bcc:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x06060606u; // Dummy R6
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	3b04      	subs	r3, #4
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8000bda:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x05050505u; // Dummy R5
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	3b04      	subs	r3, #4
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8000be8:	601a      	str	r2, [r3, #0]
	*(--psp) = 0x04040404u; // Dummy R4
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	3b04      	subs	r3, #4
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8000bf6:	601a      	str	r2, [r3, #0]
	thread[i].sp = (uint32_t) psp;
 8000bf8:	6939      	ldr	r1, [r7, #16]
 8000bfa:	4807      	ldr	r0, [pc, #28]	@ (8000c18 <addThread+0x1b8>)
 8000bfc:	697a      	ldr	r2, [r7, #20]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	4413      	add	r3, r2
 8000c04:	00db      	lsls	r3, r3, #3
 8000c06:	4403      	add	r3, r0
 8000c08:	330c      	adds	r3, #12
 8000c0a:	6019      	str	r1, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	371c      	adds	r7, #28
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	2000011c 	.word	0x2000011c

08000c1c <new>:
 * @param argLen		: Length of arguments
 * @param args			: Pointer to arguments
 * @return				: ID of created thread (This ID is required for restart or delete of thread)
 * 						: -1 if MAX_THREAD limit exceeds
 */
static int new(void (*threadTask)(int argLen,void**args), uint32_t *stack, uint32_t stackLen,int argLen,void**args) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b088      	sub	sp, #32
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
 8000c28:	603b      	str	r3, [r7, #0]
	mutexLock = 1;
 8000c2a:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <new+0x70>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	701a      	strb	r2, [r3, #0]
	int freeIndex = 1;
 8000c30:	2301      	movs	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
	for (; freeIndex < MAX_THREAD; freeIndex++)
 8000c34:	e00d      	b.n	8000c52 <new+0x36>
		if (thread[freeIndex].ID == 0)
 8000c36:	4916      	ldr	r1, [pc, #88]	@ (8000c90 <new+0x74>)
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	4413      	add	r3, r2
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	440b      	add	r3, r1
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d006      	beq.n	8000c5a <new+0x3e>
	for (; freeIndex < MAX_THREAD; freeIndex++)
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	2b09      	cmp	r3, #9
 8000c56:	ddee      	ble.n	8000c36 <new+0x1a>
 8000c58:	e000      	b.n	8000c5c <new+0x40>
			break; //empty thread found
 8000c5a:	bf00      	nop
	if (freeIndex >= MAX_THREAD)
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	2b09      	cmp	r3, #9
 8000c60:	dd02      	ble.n	8000c68 <new+0x4c>
		return -1;
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	e00d      	b.n	8000c84 <new+0x68>
	addThread(freeIndex, threadTask, stack, stackLen,argLen,args);
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	68f9      	ldr	r1, [r7, #12]
 8000c76:	6978      	ldr	r0, [r7, #20]
 8000c78:	f7ff fef2 	bl	8000a60 <addThread>
	mutexLock = 0;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	@ (8000c8c <new+0x70>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
	return freeIndex;
 8000c82:	697b      	ldr	r3, [r7, #20]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200002b0 	.word	0x200002b0
 8000c90:	2000011c 	.word	0x2000011c

08000c94 <startScheduler>:

/**
 * This starts threading
 */
static void startScheduler() {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af02      	add	r7, sp, #8
	// Adding idle thread
	addThread(0, idleThread, idleThreadStack,
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	2340      	movs	r3, #64	@ 0x40
 8000ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8000d64 <startScheduler+0xd0>)
 8000ca6:	4930      	ldr	r1, [pc, #192]	@ (8000d68 <startScheduler+0xd4>)
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f7ff fed9 	bl	8000a60 <addThread>
			sizeof(idleThreadStack) / sizeof(uint32_t),0,NULL);
	NVIC_SetPriority(PendSV_IRQn, 0xFF);
 8000cae:	21ff      	movs	r1, #255	@ 0xff
 8000cb0:	f06f 0001 	mvn.w	r0, #1
 8000cb4:	f7ff fe9c 	bl	80009f0 <__NVIC_SetPriority>


	currentThread = 0;
 8000cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d6c <startScheduler+0xd8>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
	for(int i=1;i<MAX_THREAD;i++){
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	e011      	b.n	8000ce8 <startScheduler+0x54>
		if(thread[i].ID!=0){
 8000cc4:	492a      	ldr	r1, [pc, #168]	@ (8000d70 <startScheduler+0xdc>)
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	4413      	add	r3, r2
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	440b      	add	r3, r1
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d003      	beq.n	8000ce2 <startScheduler+0x4e>
			currentThread=i;
 8000cda:	4a24      	ldr	r2, [pc, #144]	@ (8000d6c <startScheduler+0xd8>)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	6013      	str	r3, [r2, #0]
			break;// Non empty thread found
 8000ce0:	e005      	b.n	8000cee <startScheduler+0x5a>
	for(int i=1;i<MAX_THREAD;i++){
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2b09      	cmp	r3, #9
 8000cec:	ddea      	ble.n	8000cc4 <startScheduler+0x30>
		}
	}

	uint32_t sp = thread[currentThread].sp;
 8000cee:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <startScheduler+0xd8>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	491f      	ldr	r1, [pc, #124]	@ (8000d70 <startScheduler+0xdc>)
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	4413      	add	r3, r2
 8000cfa:	00db      	lsls	r3, r3, #3
 8000cfc:	440b      	add	r3, r1
 8000cfe:	330c      	adds	r3, #12
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	60bb      	str	r3, [r7, #8]

	__asm volatile("MOV R0, %0"::"r"(sp));
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	4618      	mov	r0, r3
	__asm volatile("MSR PSP, R0");
 8000d08:	f380 8809 	msr	PSP, r0

	//Stack to PSP
	__asm volatile(
 8000d0c:	f3ef 8014 	mrs	r0, CONTROL
 8000d10:	f040 0002 	orr.w	r0, r0, #2
 8000d14:	f380 8814 	msr	CONTROL, r0
			"ORR R0, R0, #2\n\t"
			"MSR CONTROL, r0"
	);

	//Unprivileged Mode
	__asm volatile(
 8000d18:	f3ef 8014 	mrs	r0, CONTROL
 8000d1c:	f040 0001 	orr.w	r0, r0, #1
 8000d20:	f380 8814 	msr	CONTROL, r0
			"MRS R0, CONTROL\n\t"
			"ORR R0, R0, #1\n\t"
			"MSR CONTROL, r0"
	);

	void (*task)(int argLen,void**args) = (void (*)(int argLen,void**args))((uint32_t*)sp)[14];
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	3338      	adds	r3, #56	@ 0x38
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	607b      	str	r3, [r7, #4]
	task(thread[currentThread].argLen,thread[currentThread].args);
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <startScheduler+0xd8>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	490f      	ldr	r1, [pc, #60]	@ (8000d70 <startScheduler+0xdc>)
 8000d32:	4613      	mov	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	440b      	add	r3, r1
 8000d3c:	331c      	adds	r3, #28
 8000d3e:	6818      	ldr	r0, [r3, #0]
 8000d40:	4b0a      	ldr	r3, [pc, #40]	@ (8000d6c <startScheduler+0xd8>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	490a      	ldr	r1, [pc, #40]	@ (8000d70 <startScheduler+0xdc>)
 8000d46:	4613      	mov	r3, r2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	440b      	add	r3, r1
 8000d50:	3320      	adds	r3, #32
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4611      	mov	r1, r2
 8000d58:	4798      	blx	r3
}
 8000d5a:	bf00      	nop
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200002b8 	.word	0x200002b8
 8000d68:	08000a45 	.word	0x08000a45
 8000d6c:	20000004 	.word	0x20000004
 8000d70:	2000011c 	.word	0x2000011c

08000d74 <threadSwitching>:

static void threadSwitching() {
 8000d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af02      	add	r7, sp, #8
	//Round Robin Heuristics
	if (mutexLock || userMutexLock)
 8000d7a:	4b76      	ldr	r3, [pc, #472]	@ (8000f54 <threadSwitching+0x1e0>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	f040 80e3 	bne.w	8000f4c <threadSwitching+0x1d8>
 8000d86:	4b74      	ldr	r3, [pc, #464]	@ (8000f58 <threadSwitching+0x1e4>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	f040 80dd 	bne.w	8000f4c <threadSwitching+0x1d8>
		return;

	taskTime = HAL_GetTick()-taskTime;
 8000d92:	f000 fcc3 	bl	800171c <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	4b70      	ldr	r3, [pc, #448]	@ (8000f5c <threadSwitching+0x1e8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	4a6f      	ldr	r2, [pc, #444]	@ (8000f5c <threadSwitching+0x1e8>)
 8000da0:	6013      	str	r3, [r2, #0]
	thread[currentThread].timeTillNow+=taskTime;
 8000da2:	4b6e      	ldr	r3, [pc, #440]	@ (8000f5c <threadSwitching+0x1e8>)
 8000da4:	6819      	ldr	r1, [r3, #0]
 8000da6:	4b6e      	ldr	r3, [pc, #440]	@ (8000f60 <threadSwitching+0x1ec>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	486e      	ldr	r0, [pc, #440]	@ (8000f64 <threadSwitching+0x1f0>)
 8000dac:	4613      	mov	r3, r2
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	4413      	add	r3, r2
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4403      	add	r3, r0
 8000db6:	3324      	adds	r3, #36	@ 0x24
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4419      	add	r1, r3
 8000dbc:	4869      	ldr	r0, [pc, #420]	@ (8000f64 <threadSwitching+0x1f0>)
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	4413      	add	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	4403      	add	r3, r0
 8000dc8:	3324      	adds	r3, #36	@ 0x24
 8000dca:	6019      	str	r1, [r3, #0]

	for (countThread = 0; countThread <= MAX_THREAD; countThread++) {
 8000dcc:	4b66      	ldr	r3, [pc, #408]	@ (8000f68 <threadSwitching+0x1f4>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	e0a9      	b.n	8000f28 <threadSwitching+0x1b4>
		currentThread = (currentThread + 1) % MAX_THREAD;
 8000dd4:	4b62      	ldr	r3, [pc, #392]	@ (8000f60 <threadSwitching+0x1ec>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	1c59      	adds	r1, r3, #1
 8000dda:	4b64      	ldr	r3, [pc, #400]	@ (8000f6c <threadSwitching+0x1f8>)
 8000ddc:	fb83 2301 	smull	r2, r3, r3, r1
 8000de0:	109a      	asrs	r2, r3, #2
 8000de2:	17cb      	asrs	r3, r1, #31
 8000de4:	1ad2      	subs	r2, r2, r3
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	1aca      	subs	r2, r1, r3
 8000df0:	4b5b      	ldr	r3, [pc, #364]	@ (8000f60 <threadSwitching+0x1ec>)
 8000df2:	601a      	str	r2, [r3, #0]
		if (thread[currentThread].ID == 0)
 8000df4:	4b5a      	ldr	r3, [pc, #360]	@ (8000f60 <threadSwitching+0x1ec>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	495a      	ldr	r1, [pc, #360]	@ (8000f64 <threadSwitching+0x1f0>)
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	440b      	add	r3, r1
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 8083 	beq.w	8000f14 <threadSwitching+0x1a0>
			continue; //Empty or idle thread

		if (HAL_GetTick() <= thread[currentThread].waitTill)
 8000e0e:	f000 fc85 	bl	800171c <HAL_GetTick>
 8000e12:	4601      	mov	r1, r0
 8000e14:	4b52      	ldr	r3, [pc, #328]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	4852      	ldr	r0, [pc, #328]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	4403      	add	r3, r0
 8000e24:	3318      	adds	r3, #24
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d975      	bls.n	8000f18 <threadSwitching+0x1a4>
			continue; //Delay has been executing

		if (thread[currentThread].action == STM32_THREAD_ACTION_DELETE) {
 8000e2c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	494c      	ldr	r1, [pc, #304]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e32:	4613      	mov	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	4413      	add	r3, r2
 8000e38:	00db      	lsls	r3, r3, #3
 8000e3a:	440b      	add	r3, r1
 8000e3c:	3310      	adds	r3, #16
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d10a      	bne.n	8000e5c <threadSwitching+0xe8>
			thread[currentThread].ID = 0;
 8000e46:	4b46      	ldr	r3, [pc, #280]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4946      	ldr	r1, [pc, #280]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	00db      	lsls	r3, r3, #3
 8000e54:	440b      	add	r3, r1
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
			continue;
 8000e5a:	e060      	b.n	8000f1e <threadSwitching+0x1aa>
		} else if (thread[currentThread].action
 8000e5c:	4b40      	ldr	r3, [pc, #256]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4940      	ldr	r1, [pc, #256]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	00db      	lsls	r3, r3, #3
 8000e6a:	440b      	add	r3, r1
 8000e6c:	3310      	adds	r3, #16
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d13d      	bne.n	8000ef2 <threadSwitching+0x17e>
				== STM32_THREAD_ACTION_RESTART) {
			addThread(currentThread, thread[currentThread].threadFunc,
 8000e76:	4b3a      	ldr	r3, [pc, #232]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e78:	6818      	ldr	r0, [r3, #0]
 8000e7a:	4b39      	ldr	r3, [pc, #228]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	4939      	ldr	r1, [pc, #228]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e80:	4613      	mov	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	00db      	lsls	r3, r3, #3
 8000e88:	440b      	add	r3, r1
 8000e8a:	3314      	adds	r3, #20
 8000e8c:	681c      	ldr	r4, [r3, #0]
 8000e8e:	4b34      	ldr	r3, [pc, #208]	@ (8000f60 <threadSwitching+0x1ec>)
 8000e90:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stack,
 8000e92:	4934      	ldr	r1, [pc, #208]	@ (8000f64 <threadSwitching+0x1f0>)
 8000e94:	4613      	mov	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	440b      	add	r3, r1
 8000e9e:	3304      	adds	r3, #4
 8000ea0:	681d      	ldr	r5, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8000f60 <threadSwitching+0x1ec>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000ea6:	492f      	ldr	r1, [pc, #188]	@ (8000f64 <threadSwitching+0x1f0>)
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	4413      	add	r3, r2
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	440b      	add	r3, r1
 8000eb2:	3308      	adds	r3, #8
 8000eb4:	681e      	ldr	r6, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <threadSwitching+0x1ec>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000eba:	492a      	ldr	r1, [pc, #168]	@ (8000f64 <threadSwitching+0x1f0>)
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	00db      	lsls	r3, r3, #3
 8000ec4:	440b      	add	r3, r1
 8000ec6:	331c      	adds	r3, #28
 8000ec8:	6819      	ldr	r1, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000eca:	4b25      	ldr	r3, [pc, #148]	@ (8000f60 <threadSwitching+0x1ec>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
					thread[currentThread].stackLen,thread[currentThread].argLen,thread[currentThread].args);
 8000ece:	4b25      	ldr	r3, [pc, #148]	@ (8000f64 <threadSwitching+0x1f0>)
 8000ed0:	607b      	str	r3, [r7, #4]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	4413      	add	r3, r2
 8000ed8:	00db      	lsls	r3, r3, #3
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	3320      	adds	r3, #32
 8000ee0:	681b      	ldr	r3, [r3, #0]
			addThread(currentThread, thread[currentThread].threadFunc,
 8000ee2:	9301      	str	r3, [sp, #4]
 8000ee4:	9100      	str	r1, [sp, #0]
 8000ee6:	4633      	mov	r3, r6
 8000ee8:	462a      	mov	r2, r5
 8000eea:	4621      	mov	r1, r4
 8000eec:	f7ff fdb8 	bl	8000a60 <addThread>
 8000ef0:	e00c      	b.n	8000f0c <threadSwitching+0x198>
		} else if (thread[currentThread].action == STM32_THREAD_ACTION_BLOCK) {
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <threadSwitching+0x1ec>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	491b      	ldr	r1, [pc, #108]	@ (8000f64 <threadSwitching+0x1f0>)
 8000ef8:	4613      	mov	r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	4413      	add	r3, r2
 8000efe:	00db      	lsls	r3, r3, #3
 8000f00:	440b      	add	r3, r1
 8000f02:	3310      	adds	r3, #16
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d007      	beq.n	8000f1c <threadSwitching+0x1a8>
			continue;
		}

		countThread = 0;
 8000f0c:	4b16      	ldr	r3, [pc, #88]	@ (8000f68 <threadSwitching+0x1f4>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
		break;
 8000f12:	e00e      	b.n	8000f32 <threadSwitching+0x1be>
			continue; //Empty or idle thread
 8000f14:	bf00      	nop
 8000f16:	e002      	b.n	8000f1e <threadSwitching+0x1aa>
			continue; //Delay has been executing
 8000f18:	bf00      	nop
 8000f1a:	e000      	b.n	8000f1e <threadSwitching+0x1aa>
			continue;
 8000f1c:	bf00      	nop
	for (countThread = 0; countThread <= MAX_THREAD; countThread++) {
 8000f1e:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <threadSwitching+0x1f4>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	3301      	adds	r3, #1
 8000f24:	4a10      	ldr	r2, [pc, #64]	@ (8000f68 <threadSwitching+0x1f4>)
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <threadSwitching+0x1f4>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b0a      	cmp	r3, #10
 8000f2e:	f77f af51 	ble.w	8000dd4 <threadSwitching+0x60>
	}

	if (countThread > 0) {
 8000f32:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <threadSwitching+0x1f4>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	dd02      	ble.n	8000f40 <threadSwitching+0x1cc>
		//No thread remaining so assign idle
		currentThread = 0;
 8000f3a:	4b09      	ldr	r3, [pc, #36]	@ (8000f60 <threadSwitching+0x1ec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
	}
	taskTime = HAL_GetTick();
 8000f40:	f000 fbec 	bl	800171c <HAL_GetTick>
 8000f44:	4603      	mov	r3, r0
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <threadSwitching+0x1e8>)
 8000f48:	6013      	str	r3, [r2, #0]
 8000f4a:	e000      	b.n	8000f4e <threadSwitching+0x1da>
		return;
 8000f4c:	bf00      	nop
}
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f54:	200002b0 	.word	0x200002b0
 8000f58:	200002b1 	.word	0x200002b1
 8000f5c:	200002b4 	.word	0x200002b4
 8000f60:	20000004 	.word	0x20000004
 8000f64:	2000011c 	.word	0x2000011c
 8000f68:	200002ac 	.word	0x200002ac
 8000f6c:	66666667 	.word	0x66666667

08000f70 <threadSysTickHandler>:

/**
 * This should be called in SysTick_Handler
 */
void threadSysTickHandler() {
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	if (currentThread >= 0)
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <threadSysTickHandler+0x20>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	db05      	blt.n	8000f88 <threadSysTickHandler+0x18>
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <threadSysTickHandler+0x24>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <threadSysTickHandler+0x24>)
 8000f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f86:	6053      	str	r3, [r2, #4]
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	20000004 	.word	0x20000004
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <threadPendSVHandler>:

/**
 * This should be called in PendSV_Handler
 */
__attribute__((naked)) void threadPendSVHandler() {
	__asm volatile("POP {R7,LR}");
 8000f98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}

	//Making this function as if __attribute__((naked))
	__asm volatile("PUSH {LR}");
 8000f9c:	b500      	push	{lr}

	/* Save the context of current task */

	// get current PSP
	__asm volatile("MRS R0, PSP");
 8000f9e:	f3ef 8009 	mrs	r0, PSP
	// save R4 to R11 to PSP Frame Stack
	__asm volatile("STMDB R0!, {R4-R11}");
 8000fa2:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
	// save current value of PSP
	__asm volatile("MOV %0, R0":"=r"(thread[currentThread].sp));
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <threadPendSVHandler+0x50>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4601      	mov	r1, r0
 8000fac:	480f      	ldr	r0, [pc, #60]	@ (8000fec <threadPendSVHandler+0x54>)
 8000fae:	4613      	mov	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	4403      	add	r3, r0
 8000fb8:	330c      	adds	r3, #12
 8000fba:	6019      	str	r1, [r3, #0]

	/* Scheduling */
	threadSwitching();
 8000fbc:	f7ff feda 	bl	8000d74 <threadSwitching>

	/* Retrieve the context of next task */

	// get its past PSP value
	__asm volatile("MOV R0, %0"::"r"(thread[currentThread].sp));
 8000fc0:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <threadPendSVHandler+0x50>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4909      	ldr	r1, [pc, #36]	@ (8000fec <threadPendSVHandler+0x54>)
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4413      	add	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	440b      	add	r3, r1
 8000fd0:	330c      	adds	r3, #12
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
	// retrieve R4-R11 from PSP Fram Stack
	__asm volatile("LDMIA R0!, {R4-R11}");
 8000fd6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
	// update PSP
	__asm volatile("MSR PSP, R0");
 8000fda:	f380 8809 	msr	PSP, r0

	__asm volatile("POP {LR}");
 8000fde:	f85d eb04 	ldr.w	lr, [sp], #4
	__asm volatile("NOP");
 8000fe2:	bf00      	nop
	__asm volatile("BX LR");
 8000fe4:	4770      	bx	lr
}
 8000fe6:	bf00      	nop
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	2000011c 	.word	0x2000011c

08000ff0 <reschedule>:

static void reschedule(){
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	__asm volatile("SVC #0");
 8000ff4:	df00      	svc	0
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
	...

08001000 <threadSVCHandler>:

/**
 * This should be called in SVC_Handler
 */
void threadSVCHandler(){
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
	if (currentThread >= 0)
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <threadSVCHandler+0x20>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	db05      	blt.n	8001018 <threadSVCHandler+0x18>
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800100c:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <threadSVCHandler+0x24>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <threadSVCHandler+0x24>)
 8001012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001016:	6053      	str	r3, [r2, #4]
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr
 8001020:	20000004 	.word	0x20000004
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <threadDelete>:
/**
 * This deletes this thread
 * @param threadID 	: ID of thread to be deleted
 * 					: 0 for self delete
 */
static void threadDelete(int threadID) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001030:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <threadDelete+0x60>)
 8001032:	2201      	movs	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]

	if(threadID==0)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d102      	bne.n	8001042 <threadDelete+0x1a>
		threadID = currentThread;
 800103c:	4b13      	ldr	r3, [pc, #76]	@ (800108c <threadDelete+0x64>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	607b      	str	r3, [r7, #4]

	if (threadID > 0 && threadID<MAX_THREAD)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	dd0c      	ble.n	8001062 <threadDelete+0x3a>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b09      	cmp	r3, #9
 800104c:	dc09      	bgt.n	8001062 <threadDelete+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_DELETE;
 800104e:	4910      	ldr	r1, [pc, #64]	@ (8001090 <threadDelete+0x68>)
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	4613      	mov	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	440b      	add	r3, r1
 800105c:	3310      	adds	r3, #16
 800105e:	2202      	movs	r2, #2
 8001060:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 8001062:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <threadDelete+0x60>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d104      	bne.n	8001078 <threadDelete+0x50>
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <threadDelete+0x64>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	d102      	bne.n	800107e <threadDelete+0x56>
		return;
	reschedule();
 8001078:	f7ff ffba 	bl	8000ff0 <reschedule>
 800107c:	e000      	b.n	8001080 <threadDelete+0x58>
		return;
 800107e:	bf00      	nop
}
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200002b0 	.word	0x200002b0
 800108c:	20000004 	.word	0x20000004
 8001090:	2000011c 	.word	0x2000011c

08001094 <threadRestart>:
/**
 * This restarts this thread
 * @param threadID 	: ID of thread to be restarted
 * 					: 0 for self restart
 */
static void threadRestart(int threadID) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 800109c:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <threadRestart+0x60>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
	if(threadID==0)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <threadRestart+0x1a>
		threadID = currentThread;
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <threadRestart+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	607b      	str	r3, [r7, #4]
	if (threadID > 0 && threadID<MAX_THREAD)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	dd0c      	ble.n	80010ce <threadRestart+0x3a>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b09      	cmp	r3, #9
 80010b8:	dc09      	bgt.n	80010ce <threadRestart+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_RESTART;
 80010ba:	4910      	ldr	r1, [pc, #64]	@ (80010fc <threadRestart+0x68>)
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	4613      	mov	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4413      	add	r3, r2
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	440b      	add	r3, r1
 80010c8:	3310      	adds	r3, #16
 80010ca:	2203      	movs	r2, #3
 80010cc:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <threadRestart+0x60>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d104      	bne.n	80010e4 <threadRestart+0x50>
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <threadRestart+0x64>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d102      	bne.n	80010ea <threadRestart+0x56>
		return;
	reschedule();
 80010e4:	f7ff ff84 	bl	8000ff0 <reschedule>
 80010e8:	e000      	b.n	80010ec <threadRestart+0x58>
		return;
 80010ea:	bf00      	nop
}
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200002b0 	.word	0x200002b0
 80010f8:	20000004 	.word	0x20000004
 80010fc:	2000011c 	.word	0x2000011c

08001100 <threadBlock>:
/**
 * This blocks this thread
 * @param threadID  : ID of thread to be blocked
 * 					: 0 for self block
 */
static void threadBlock(int threadID) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <threadBlock+0x60>)
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
	if(threadID==0)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d102      	bne.n	800111a <threadBlock+0x1a>
		threadID = currentThread;
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <threadBlock+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	607b      	str	r3, [r7, #4]
	if (threadID > 0 && threadID<MAX_THREAD)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	dd0c      	ble.n	800113a <threadBlock+0x3a>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b09      	cmp	r3, #9
 8001124:	dc09      	bgt.n	800113a <threadBlock+0x3a>
		thread[threadID].action = STM32_THREAD_ACTION_BLOCK;
 8001126:	4910      	ldr	r1, [pc, #64]	@ (8001168 <threadBlock+0x68>)
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	4613      	mov	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	440b      	add	r3, r1
 8001134:	3310      	adds	r3, #16
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <threadBlock+0x60>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
	if (threadID == 0 && threadID != currentThread)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d104      	bne.n	8001150 <threadBlock+0x50>
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <threadBlock+0x64>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	429a      	cmp	r2, r3
 800114e:	d102      	bne.n	8001156 <threadBlock+0x56>
		return;
	reschedule();
 8001150:	f7ff ff4e 	bl	8000ff0 <reschedule>
 8001154:	e000      	b.n	8001158 <threadBlock+0x58>
		return;
 8001156:	bf00      	nop
}
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200002b0 	.word	0x200002b0
 8001164:	20000004 	.word	0x20000004
 8001168:	2000011c 	.word	0x2000011c

0800116c <threadUnblock>:

/**
 * This unblocks this thread
 * @param threadID  : ID of thread to be unblocked
 */
static void threadUnblock(int threadID) {
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <threadUnblock+0x40>)
 8001176:	2201      	movs	r2, #1
 8001178:	701a      	strb	r2, [r3, #0]
	if (threadID > 0 && threadID<MAX_THREAD)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	dd0c      	ble.n	800119a <threadUnblock+0x2e>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b09      	cmp	r3, #9
 8001184:	dc09      	bgt.n	800119a <threadUnblock+0x2e>
		thread[threadID].action = STM32_THREAD_ACTION_RUNNING;
 8001186:	490a      	ldr	r1, [pc, #40]	@ (80011b0 <threadUnblock+0x44>)
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	440b      	add	r3, r1
 8001194:	3310      	adds	r3, #16
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 800119a:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <threadUnblock+0x40>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	200002b0 	.word	0x200002b0
 80011b0:	2000011c 	.word	0x2000011c

080011b4 <threadDelay>:

/**
 * This is delay for thread which do not comsume clock cycle
 * @param millis	 : duration for delay in millis
 */
static void threadDelay(uint32_t millis) {
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 80011bc:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <threadDelay+0x70>)
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
	if (currentThread > 0 && currentThread<MAX_THREAD)
 80011c2:	4b19      	ldr	r3, [pc, #100]	@ (8001228 <threadDelay+0x74>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	dd12      	ble.n	80011f0 <threadDelay+0x3c>
 80011ca:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <threadDelay+0x74>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b09      	cmp	r3, #9
 80011d0:	dc0e      	bgt.n	80011f0 <threadDelay+0x3c>
		thread[currentThread].waitTill = HAL_GetTick() + millis;
 80011d2:	f000 faa3 	bl	800171c <HAL_GetTick>
 80011d6:	4601      	mov	r1, r0
 80011d8:	4b13      	ldr	r3, [pc, #76]	@ (8001228 <threadDelay+0x74>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4419      	add	r1, r3
 80011e0:	4812      	ldr	r0, [pc, #72]	@ (800122c <threadDelay+0x78>)
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	4403      	add	r3, r0
 80011ec:	3318      	adds	r3, #24
 80011ee:	6019      	str	r1, [r3, #0]
	mutexLock = 0;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <threadDelay+0x70>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
	reschedule();
 80011f6:	f7ff fefb 	bl	8000ff0 <reschedule>
	while(thread[currentThread].waitTill>HAL_GetTick()){
 80011fa:	bf00      	nop
 80011fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <threadDelay+0x74>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	490a      	ldr	r1, [pc, #40]	@ (800122c <threadDelay+0x78>)
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	440b      	add	r3, r1
 800120c:	3318      	adds	r3, #24
 800120e:	681c      	ldr	r4, [r3, #0]
 8001210:	f000 fa84 	bl	800171c <HAL_GetTick>
 8001214:	4603      	mov	r3, r0
 8001216:	429c      	cmp	r4, r3
 8001218:	d8f0      	bhi.n	80011fc <threadDelay+0x48>

	}
}
 800121a:	bf00      	nop
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	200002b0 	.word	0x200002b0
 8001228:	20000004 	.word	0x20000004
 800122c:	2000011c 	.word	0x2000011c

08001230 <threadPrint>:

/**
 * This is printf for thread which prints completely this text
 */
static void threadPrint(const char *msg, ...) {
 8001230:	b40f      	push	{r0, r1, r2, r3}
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
	mutexLock = 1;
 8001238:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <threadPrint+0x30>)
 800123a:	2201      	movs	r2, #1
 800123c:	701a      	strb	r2, [r3, #0]
	va_list args;
	va_start(args, msg);
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	607b      	str	r3, [r7, #4]
	vprintf(msg, args);
 8001244:	6879      	ldr	r1, [r7, #4]
 8001246:	6938      	ldr	r0, [r7, #16]
 8001248:	f001 fc5c 	bl	8002b04 <viprintf>
	va_end(args);
	mutexLock = 0;
 800124c:	4b04      	ldr	r3, [pc, #16]	@ (8001260 <threadPrint+0x30>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800125c:	b004      	add	sp, #16
 800125e:	4770      	bx	lr
 8001260:	200002b0 	.word	0x200002b0

08001264 <threadMutexLock>:

/**
 * This blocks all thread except current thread (this thread)
 */
static void threadMutexLock(){
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
	userMutexLock = 1;
 8001268:	4b03      	ldr	r3, [pc, #12]	@ (8001278 <threadMutexLock+0x14>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
}
 800126e:	bf00      	nop
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	200002b1 	.word	0x200002b1

0800127c <threadMutexUnlock>:

/**
 * This unlocks mutex lock
 */
static void threadMutexUnlock(){
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	userMutexLock = 0;
 8001280:	4b03      	ldr	r3, [pc, #12]	@ (8001290 <threadMutexUnlock+0x14>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	200002b1 	.word	0x200002b1

08001294 <threadTakeBinarySemaphore>:

/**
 * This blocks this thread unless other thread give binary semaphore for this thread
 * @param threadIDptr	: binary semaphore ID which is also thread ID of this thread
 */
static void threadTakeBinarySemaphore(int *threadIDptr){
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <threadTakeBinarySemaphore+0x54>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
	if(threadIDptr!=NULL && (currentThread>0 && currentThread<MAX_THREAD)){
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d016      	beq.n	80012d6 <threadTakeBinarySemaphore+0x42>
 80012a8:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <threadTakeBinarySemaphore+0x58>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	dd12      	ble.n	80012d6 <threadTakeBinarySemaphore+0x42>
 80012b0:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <threadTakeBinarySemaphore+0x58>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b09      	cmp	r3, #9
 80012b6:	dc0e      	bgt.n	80012d6 <threadTakeBinarySemaphore+0x42>
		*threadIDptr = currentThread;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <threadTakeBinarySemaphore+0x58>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	601a      	str	r2, [r3, #0]
		thread[currentThread].action = STM32_THREAD_ACTION_BLOCK;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <threadTakeBinarySemaphore+0x58>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	490a      	ldr	r1, [pc, #40]	@ (80012f0 <threadTakeBinarySemaphore+0x5c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	440b      	add	r3, r1
 80012d0:	3310      	adds	r3, #16
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
	}
	mutexLock = 0;
 80012d6:	4b04      	ldr	r3, [pc, #16]	@ (80012e8 <threadTakeBinarySemaphore+0x54>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
	reschedule();
 80012dc:	f7ff fe88 	bl	8000ff0 <reschedule>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200002b0 	.word	0x200002b0
 80012ec:	20000004 	.word	0x20000004
 80012f0:	2000011c 	.word	0x2000011c

080012f4 <threadGiveBinarySemaphore>:

/**
 * This blocks this thread corresponding to this threadID
 * @param threadID	: binary semaphore ID which is also thread ID of this thread to be unblocked
 */
static void threadGiveBinarySemaphore(int threadID){
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	mutexLock = 1;
 80012fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <threadGiveBinarySemaphore+0x40>)
 80012fe:	2201      	movs	r2, #1
 8001300:	701a      	strb	r2, [r3, #0]
	if(threadID>0 && threadID<MAX_THREAD)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	dd0c      	ble.n	8001322 <threadGiveBinarySemaphore+0x2e>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b09      	cmp	r3, #9
 800130c:	dc09      	bgt.n	8001322 <threadGiveBinarySemaphore+0x2e>
		thread[threadID].action = STM32_THREAD_ACTION_RUNNING;
 800130e:	490a      	ldr	r1, [pc, #40]	@ (8001338 <threadGiveBinarySemaphore+0x44>)
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	440b      	add	r3, r1
 800131c:	3310      	adds	r3, #16
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
	mutexLock = 0;
 8001322:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <threadGiveBinarySemaphore+0x40>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	200002b0 	.word	0x200002b0
 8001338:	2000011c 	.word	0x2000011c

0800133c <utilization>:

/**
 * It gives the utilization factor (0~1)
 */
static float utilization(){
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
	mutexLock = 1;
 8001342:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <utilization+0x90>)
 8001344:	2201      	movs	r2, #1
 8001346:	701a      	strb	r2, [r3, #0]
	uint32_t totalTime = thread[0].timeTillNow;
 8001348:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <utilization+0x94>)
 800134a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134c:	60fb      	str	r3, [r7, #12]
	for(int i=1;i<MAX_THREAD;i++){
 800134e:	2301      	movs	r3, #1
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	e019      	b.n	8001388 <utilization+0x4c>
		if(thread[i].ID!=0){
 8001354:	491e      	ldr	r1, [pc, #120]	@ (80013d0 <utilization+0x94>)
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	4613      	mov	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	440b      	add	r3, r1
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00b      	beq.n	8001382 <utilization+0x46>
			totalTime+=thread[i].timeTillNow;
 800136a:	4919      	ldr	r1, [pc, #100]	@ (80013d0 <utilization+0x94>)
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	4613      	mov	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	440b      	add	r3, r1
 8001378:	3324      	adds	r3, #36	@ 0x24
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	4413      	add	r3, r2
 8001380:	60fb      	str	r3, [r7, #12]
	for(int i=1;i<MAX_THREAD;i++){
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	3301      	adds	r3, #1
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2b09      	cmp	r3, #9
 800138c:	dde2      	ble.n	8001354 <utilization+0x18>
		}
	}
	float uf = 1- (float)thread[0].timeTillNow/(float)totalTime;
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <utilization+0x94>)
 8001390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001392:	4618      	mov	r0, r3
 8001394:	f7fe ff90 	bl	80002b8 <__aeabi_ui2f>
 8001398:	4604      	mov	r4, r0
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f7fe ff8c 	bl	80002b8 <__aeabi_ui2f>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4619      	mov	r1, r3
 80013a4:	4620      	mov	r0, r4
 80013a6:	f7ff f893 	bl	80004d0 <__aeabi_fdiv>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4619      	mov	r1, r3
 80013ae:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80013b2:	f7fe fecf 	bl	8000154 <__aeabi_fsub>
 80013b6:	4603      	mov	r3, r0
 80013b8:	607b      	str	r3, [r7, #4]
	mutexLock = 0;
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <utilization+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
	return uf;
 80013c0:	687b      	ldr	r3, [r7, #4]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200002b0 	.word	0x200002b0
 80013d0:	2000011c 	.word	0x2000011c

080013d4 <spin>:


/**
 * It is should be called during waiting in while loop
 */
static void spin(){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	reschedule();
 80013d8:	f7ff fe0a 	bl	8000ff0 <reschedule>
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}

080013e0 <printStack>:
 * It is generaklly be called only from hardfault for stack tracing
 * @param threadID : threadID
 * 				   : 0 for hardfault causing thread
 * 				   : -1 for print all thread stack
 */
static void printStack(int threadID){
 80013e0:	b5b0      	push	{r4, r5, r7, lr}
 80013e2:	b090      	sub	sp, #64	@ 0x40
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	uint32_t PSP;
	__asm volatile("MRS R0, PSP");
 80013e8:	f3ef 8009 	mrs	r0, PSP
	__asm volatile("MOV %0,R0":"=r"(PSP));
 80013ec:	4603      	mov	r3, r0
 80013ee:	63bb      	str	r3, [r7, #56]	@ 0x38
	printf("ID : %d\tPSP : 0x%x\n",currentThread,(int)PSP);
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <printStack+0x88>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80013f6:	4619      	mov	r1, r3
 80013f8:	481c      	ldr	r0, [pc, #112]	@ (800146c <printStack+0x8c>)
 80013fa:	f001 facf 	bl	800299c <iprintf>

	STM32Thread t = thread[currentThread];
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <printStack+0x88>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	491b      	ldr	r1, [pc, #108]	@ (8001470 <printStack+0x90>)
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	440b      	add	r3, r1
 800140e:	f107 040c 	add.w	r4, r7, #12
 8001412:	461d      	mov	r5, r3
 8001414:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001416:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001418:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800141a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800141c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001420:	e884 0003 	stmia.w	r4, {r0, r1}
	int ptr = (int)(PSP-(uint32_t)t.sp)/sizeof(uint32_t);
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	089b      	lsrs	r3, r3, #2
 800142c:	637b      	str	r3, [r7, #52]	@ 0x34
	for(int i=ptr; i<t.stackLen; i++){
 800142e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001432:	e010      	b.n	8001456 <printStack+0x76>
		printf("0x%x : 0x%x\n",(int)(&t.stack[i]),(int)t.stack[i]);
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	4413      	add	r3, r2
 800143c:	4619      	mov	r1, r3
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	480a      	ldr	r0, [pc, #40]	@ (8001474 <printStack+0x94>)
 800144c:	f001 faa6 	bl	800299c <iprintf>
	for(int i=ptr; i<t.stackLen; i++){
 8001450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001452:	3301      	adds	r3, #1
 8001454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800145a:	429a      	cmp	r2, r3
 800145c:	d8ea      	bhi.n	8001434 <printStack+0x54>
	}
}
 800145e:	bf00      	nop
 8001460:	bf00      	nop
 8001462:	3740      	adds	r7, #64	@ 0x40
 8001464:	46bd      	mov	sp, r7
 8001466:	bdb0      	pop	{r4, r5, r7, pc}
 8001468:	20000004 	.word	0x20000004
 800146c:	08003774 	.word	0x08003774
 8001470:	2000011c 	.word	0x2000011c
 8001474:	08003788 	.word	0x08003788

08001478 <_write>:
#include "stdio.h"
#include "string.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *data, int len) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) data, len, HAL_MAX_DELAY);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	b29a      	uxth	r2, r3
 8001488:	f04f 33ff 	mov.w	r3, #4294967295
 800148c:	68b9      	ldr	r1, [r7, #8]
 800148e:	4804      	ldr	r0, [pc, #16]	@ (80014a0 <_write+0x28>)
 8001490:	f001 f842 	bl	8002518 <HAL_UART_Transmit>
	return len;
 8001494:	687b      	ldr	r3, [r7, #4]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000d0 	.word	0x200000d0

080014a4 <HardFault_Handler>:

///////////////////////////HANDLER///////////////////////
void HardFault_Handler(void) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	printf("Hard Fault\n");
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <HardFault_Handler+0x18>)
 80014aa:	f001 fadf 	bl	8002a6c <puts>
	StaticThread.printStack(0);
 80014ae:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <HardFault_Handler+0x1c>)
 80014b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b2:	2000      	movs	r0, #0
 80014b4:	4798      	blx	r3

	while (1) {
 80014b6:	bf00      	nop
 80014b8:	e7fd      	b.n	80014b6 <HardFault_Handler+0x12>
 80014ba:	bf00      	nop
 80014bc:	08003798 	.word	0x08003798
 80014c0:	20000008 	.word	0x20000008

080014c4 <SVC_Handler>:
	}
}

void SVC_Handler(void) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	StaticThread.SVCHandler();
 80014c8:	4b02      	ldr	r3, [pc, #8]	@ (80014d4 <SVC_Handler+0x10>)
 80014ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014cc:	4798      	blx	r3
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000008 	.word	0x20000008

080014d8 <PendSV_Handler>:

void PendSV_Handler(void) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	StaticThread.PendSVHandler();
 80014dc:	4b02      	ldr	r3, [pc, #8]	@ (80014e8 <PendSV_Handler+0x10>)
 80014de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e0:	4798      	blx	r3
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000008 	.word	0x20000008

080014ec <SysTick_Handler>:

void SysTick_Handler(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80014f0:	f000 f902 	bl	80016f8 <HAL_IncTick>
	StaticThread.SysTickHandler();
 80014f4:	4b02      	ldr	r3, [pc, #8]	@ (8001500 <SysTick_Handler+0x14>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	4798      	blx	r3
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008

08001504 <thread1>:
struct {
	char name[8];
	int price;
} fruit;

static void thread1(int argLen, void **args) {
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <thread1+0x30>)
 8001510:	69dc      	ldr	r4, [r3, #28]
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	4908      	ldr	r1, [pc, #32]	@ (8001538 <thread1+0x34>)
 8001518:	4808      	ldr	r0, [pc, #32]	@ (800153c <thread1+0x38>)
 800151a:	47a0      	blx	r4
	while (1) {
		int *x = NULL;
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
		*x = 0;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
//		strcpy(fruit.name, "Apple\0");
//		StaticThread.delay(1000);
//		fruit.price = 10;
//		StaticThread.print("%s : %d\n", fruit.name, fruit.price);
//		StaticThread.mutexUnlock();
		StaticThread.delay(10);
 8001526:	4b03      	ldr	r3, [pc, #12]	@ (8001534 <thread1+0x30>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	200a      	movs	r0, #10
 800152c:	4798      	blx	r3
	while (1) {
 800152e:	bf00      	nop
 8001530:	e7f4      	b.n	800151c <thread1+0x18>
 8001532:	bf00      	nop
 8001534:	20000008 	.word	0x20000008
 8001538:	080037ec 	.word	0x080037ec
 800153c:	080037a4 	.word	0x080037a4

08001540 <thread2>:
	}
}

static void thread2(int argLen, void **args) {
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <thread2+0x24>)
 800154c:	69dc      	ldr	r4, [r3, #28]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	4905      	ldr	r1, [pc, #20]	@ (8001568 <thread2+0x28>)
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <thread2+0x2c>)
 8001556:	47a0      	blx	r4
//		strcpy(fruit.name, "Mango\0");
//		StaticThread.delay(1000);
//		fruit.price = 20;
//		StaticThread.print("%s : %d\n", fruit.name, fruit.price);
//		StaticThread.mutexUnlock();
		StaticThread.delay(10);
 8001558:	4b02      	ldr	r3, [pc, #8]	@ (8001564 <thread2+0x24>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	200a      	movs	r0, #10
 800155e:	4798      	blx	r3
 8001560:	e7fa      	b.n	8001558 <thread2+0x18>
 8001562:	bf00      	nop
 8001564:	20000008 	.word	0x20000008
 8001568:	080037f4 	.word	0x080037f4
 800156c:	080037a4 	.word	0x080037a4

08001570 <monitoringthread>:
	}
}

static void monitoringthread(int argLen, void **args) {
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
	StaticThread.print("%s(INIT) : %d-%p\n", __func__, argLen, args);
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <monitoringthread+0x4c>)
 800157c:	69dc      	ldr	r4, [r3, #28]
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	490f      	ldr	r1, [pc, #60]	@ (80015c0 <monitoringthread+0x50>)
 8001584:	480f      	ldr	r0, [pc, #60]	@ (80015c4 <monitoringthread+0x54>)
 8001586:	47a0      	blx	r4
	while (1) {
		StaticThread.print("UF : %d\n", (int) (100 * StaticThread.utilization()));
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <monitoringthread+0x4c>)
 800158a:	69dc      	ldr	r4, [r3, #28]
 800158c:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <monitoringthread+0x4c>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	4798      	blx	r3
 8001592:	4603      	mov	r3, r0
 8001594:	490c      	ldr	r1, [pc, #48]	@ (80015c8 <monitoringthread+0x58>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe fee6 	bl	8000368 <__aeabi_fmul>
 800159c:	4603      	mov	r3, r0
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff f832 	bl	8000608 <__aeabi_f2iz>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4808      	ldr	r0, [pc, #32]	@ (80015cc <monitoringthread+0x5c>)
 80015aa:	47a0      	blx	r4
//		StaticThread.print("%s : %d\n", fruit.name, fruit.price);
		StaticThread.delay(1000);
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <monitoringthread+0x4c>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015b4:	4798      	blx	r3
		StaticThread.print("UF : %d\n", (int) (100 * StaticThread.utilization()));
 80015b6:	bf00      	nop
 80015b8:	e7e6      	b.n	8001588 <monitoringthread+0x18>
 80015ba:	bf00      	nop
 80015bc:	20000008 	.word	0x20000008
 80015c0:	080037fc 	.word	0x080037fc
 80015c4:	080037a4 	.word	0x080037a4
 80015c8:	42c80000 	.word	0x42c80000
 80015cc:	080037b8 	.word	0x080037b8

080015d0 <run>:
	}
}

void run() {
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af02      	add	r7, sp, #8
	printf("Initiating...\n");
 80015d6:	481a      	ldr	r0, [pc, #104]	@ (8001640 <run+0x70>)
 80015d8:	f001 fa48 	bl	8002a6c <puts>
	HAL_Delay(1000);
 80015dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015e0:	f000 f8a6 	bl	8001730 <HAL_Delay>

	id1 = StaticThread.new(thread1, thread1Stack, sizeof(thread1Stack) / sizeof(uint32_t), 0, NULL);
 80015e4:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <run+0x74>)
 80015e6:	681c      	ldr	r4, [r3, #0]
 80015e8:	2300      	movs	r3, #0
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	2300      	movs	r3, #0
 80015ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015f2:	4915      	ldr	r1, [pc, #84]	@ (8001648 <run+0x78>)
 80015f4:	4815      	ldr	r0, [pc, #84]	@ (800164c <run+0x7c>)
 80015f6:	47a0      	blx	r4
 80015f8:	4603      	mov	r3, r0
 80015fa:	4a15      	ldr	r2, [pc, #84]	@ (8001650 <run+0x80>)
 80015fc:	6013      	str	r3, [r2, #0]
	id2 = StaticThread.new(thread2, thread2Stack, sizeof(thread2Stack) / sizeof(uint32_t), 0, NULL);
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <run+0x74>)
 8001600:	681c      	ldr	r4, [r3, #0]
 8001602:	2300      	movs	r3, #0
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2300      	movs	r3, #0
 8001608:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800160c:	4911      	ldr	r1, [pc, #68]	@ (8001654 <run+0x84>)
 800160e:	4812      	ldr	r0, [pc, #72]	@ (8001658 <run+0x88>)
 8001610:	47a0      	blx	r4
 8001612:	4603      	mov	r3, r0
 8001614:	4a11      	ldr	r2, [pc, #68]	@ (800165c <run+0x8c>)
 8001616:	6013      	str	r3, [r2, #0]
	id3 = StaticThread.new(monitoringthread, monitoringThreadStack, sizeof(monitoringThreadStack) / sizeof(uint32_t), 0, NULL);
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <run+0x74>)
 800161a:	681c      	ldr	r4, [r3, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2300      	movs	r3, #0
 8001622:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001626:	490e      	ldr	r1, [pc, #56]	@ (8001660 <run+0x90>)
 8001628:	480e      	ldr	r0, [pc, #56]	@ (8001664 <run+0x94>)
 800162a:	47a0      	blx	r4
 800162c:	4603      	mov	r3, r0
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <run+0x98>)
 8001630:	6013      	str	r3, [r2, #0]
	StaticThread.startScheduler();
 8001632:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <run+0x74>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4798      	blx	r3
}
 8001638:	bf00      	nop
 800163a:	3704      	adds	r7, #4
 800163c:	46bd      	mov	sp, r7
 800163e:	bd90      	pop	{r4, r7, pc}
 8001640:	080037c4 	.word	0x080037c4
 8001644:	20000008 	.word	0x20000008
 8001648:	200003c8 	.word	0x200003c8
 800164c:	08001505 	.word	0x08001505
 8001650:	200003bc 	.word	0x200003bc
 8001654:	200007c8 	.word	0x200007c8
 8001658:	08001541 	.word	0x08001541
 800165c:	200003c0 	.word	0x200003c0
 8001660:	20000bc8 	.word	0x20000bc8
 8001664:	08001571 	.word	0x08001571
 8001668:	200003c4 	.word	0x200003c4

0800166c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001670:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <HAL_Init+0x28>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a07      	ldr	r2, [pc, #28]	@ (8001694 <HAL_Init+0x28>)
 8001676:	f043 0310 	orr.w	r3, r3, #16
 800167a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800167c:	2003      	movs	r0, #3
 800167e:	f000 f92b 	bl	80018d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001682:	200f      	movs	r0, #15
 8001684:	f000 f808 	bl	8001698 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001688:	f7ff f88a 	bl	80007a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40022000 	.word	0x40022000

08001698 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <HAL_InitTick+0x54>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b12      	ldr	r3, [pc, #72]	@ (80016f0 <HAL_InitTick+0x58>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	4619      	mov	r1, r3
 80016aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80016b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 f935 	bl	8001926 <HAL_SYSTICK_Config>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e00e      	b.n	80016e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2b0f      	cmp	r3, #15
 80016ca:	d80a      	bhi.n	80016e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016cc:	2200      	movs	r2, #0
 80016ce:	6879      	ldr	r1, [r7, #4]
 80016d0:	f04f 30ff 	mov.w	r0, #4294967295
 80016d4:	f000 f90b 	bl	80018ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d8:	4a06      	ldr	r2, [pc, #24]	@ (80016f4 <HAL_InitTick+0x5c>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016de:	2300      	movs	r3, #0
 80016e0:	e000      	b.n	80016e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000054 	.word	0x20000054
 80016f4:	20000050 	.word	0x20000050

080016f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <HAL_IncTick+0x1c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	461a      	mov	r2, r3
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_IncTick+0x20>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4413      	add	r3, r2
 8001708:	4a03      	ldr	r2, [pc, #12]	@ (8001718 <HAL_IncTick+0x20>)
 800170a:	6013      	str	r3, [r2, #0]
}
 800170c:	bf00      	nop
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	20000054 	.word	0x20000054
 8001718:	20000fc8 	.word	0x20000fc8

0800171c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return uwTick;
 8001720:	4b02      	ldr	r3, [pc, #8]	@ (800172c <HAL_GetTick+0x10>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	20000fc8 	.word	0x20000fc8

08001730 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001738:	f7ff fff0 	bl	800171c <HAL_GetTick>
 800173c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001748:	d005      	beq.n	8001756 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_Delay+0x44>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001756:	bf00      	nop
 8001758:	f7ff ffe0 	bl	800171c <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	429a      	cmp	r2, r3
 8001766:	d8f7      	bhi.n	8001758 <HAL_Delay+0x28>
  {
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000054 	.word	0x20000054

08001778 <__NVIC_SetPriorityGrouping>:
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001788:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <__NVIC_SetPriorityGrouping+0x44>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800178e:	68ba      	ldr	r2, [r7, #8]
 8001790:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001794:	4013      	ands	r3, r2
 8001796:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017aa:	4a04      	ldr	r2, [pc, #16]	@ (80017bc <__NVIC_SetPriorityGrouping+0x44>)
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	60d3      	str	r3, [r2, #12]
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_GetPriorityGrouping>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <__NVIC_GetPriorityGrouping+0x18>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	f003 0307 	and.w	r3, r3, #7
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <__NVIC_SetPriority>:
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	db0a      	blt.n	8001806 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	490c      	ldr	r1, [pc, #48]	@ (8001828 <__NVIC_SetPriority+0x4c>)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	0112      	lsls	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	440b      	add	r3, r1
 8001800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001804:	e00a      	b.n	800181c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4908      	ldr	r1, [pc, #32]	@ (800182c <__NVIC_SetPriority+0x50>)
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	3b04      	subs	r3, #4
 8001814:	0112      	lsls	r2, r2, #4
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	440b      	add	r3, r1
 800181a:	761a      	strb	r2, [r3, #24]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	e000e100 	.word	0xe000e100
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	@ 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f1c3 0307 	rsb	r3, r3, #7
 800184a:	2b04      	cmp	r3, #4
 800184c:	bf28      	it	cs
 800184e:	2304      	movcs	r3, #4
 8001850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3304      	adds	r3, #4
 8001856:	2b06      	cmp	r3, #6
 8001858:	d902      	bls.n	8001860 <NVIC_EncodePriority+0x30>
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3b03      	subs	r3, #3
 800185e:	e000      	b.n	8001862 <NVIC_EncodePriority+0x32>
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	f04f 32ff 	mov.w	r2, #4294967295
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43da      	mvns	r2, r3
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	43d9      	mvns	r1, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001888:	4313      	orrs	r3, r2
         );
}
 800188a:	4618      	mov	r0, r3
 800188c:	3724      	adds	r7, #36	@ 0x24
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3b01      	subs	r3, #1
 80018a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018a4:	d301      	bcc.n	80018aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018a6:	2301      	movs	r3, #1
 80018a8:	e00f      	b.n	80018ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018aa:	4a0a      	ldr	r2, [pc, #40]	@ (80018d4 <SysTick_Config+0x40>)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b2:	210f      	movs	r1, #15
 80018b4:	f04f 30ff 	mov.w	r0, #4294967295
 80018b8:	f7ff ff90 	bl	80017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018bc:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <SysTick_Config+0x40>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c2:	4b04      	ldr	r3, [pc, #16]	@ (80018d4 <SysTick_Config+0x40>)
 80018c4:	2207      	movs	r2, #7
 80018c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	e000e010 	.word	0xe000e010

080018d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff ff49 	bl	8001778 <__NVIC_SetPriorityGrouping>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b086      	sub	sp, #24
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	4603      	mov	r3, r0
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	607a      	str	r2, [r7, #4]
 80018fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001900:	f7ff ff5e 	bl	80017c0 <__NVIC_GetPriorityGrouping>
 8001904:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	6978      	ldr	r0, [r7, #20]
 800190c:	f7ff ff90 	bl	8001830 <NVIC_EncodePriority>
 8001910:	4602      	mov	r2, r0
 8001912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001916:	4611      	mov	r1, r2
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff5f 	bl	80017dc <__NVIC_SetPriority>
}
 800191e:	bf00      	nop
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff ffb0 	bl	8001894 <SysTick_Config>
 8001934:	4603      	mov	r3, r0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001940:	b480      	push	{r7}
 8001942:	b08b      	sub	sp, #44	@ 0x2c
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001952:	e169      	b.n	8001c28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001954:	2201      	movs	r2, #1
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	69fa      	ldr	r2, [r7, #28]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	429a      	cmp	r2, r3
 800196e:	f040 8158 	bne.w	8001c22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4a9a      	ldr	r2, [pc, #616]	@ (8001be0 <HAL_GPIO_Init+0x2a0>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d05e      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
 800197c:	4a98      	ldr	r2, [pc, #608]	@ (8001be0 <HAL_GPIO_Init+0x2a0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d875      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 8001982:	4a98      	ldr	r2, [pc, #608]	@ (8001be4 <HAL_GPIO_Init+0x2a4>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d058      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
 8001988:	4a96      	ldr	r2, [pc, #600]	@ (8001be4 <HAL_GPIO_Init+0x2a4>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d86f      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 800198e:	4a96      	ldr	r2, [pc, #600]	@ (8001be8 <HAL_GPIO_Init+0x2a8>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d052      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
 8001994:	4a94      	ldr	r2, [pc, #592]	@ (8001be8 <HAL_GPIO_Init+0x2a8>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d869      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 800199a:	4a94      	ldr	r2, [pc, #592]	@ (8001bec <HAL_GPIO_Init+0x2ac>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d04c      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
 80019a0:	4a92      	ldr	r2, [pc, #584]	@ (8001bec <HAL_GPIO_Init+0x2ac>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d863      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 80019a6:	4a92      	ldr	r2, [pc, #584]	@ (8001bf0 <HAL_GPIO_Init+0x2b0>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d046      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
 80019ac:	4a90      	ldr	r2, [pc, #576]	@ (8001bf0 <HAL_GPIO_Init+0x2b0>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d85d      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 80019b2:	2b12      	cmp	r3, #18
 80019b4:	d82a      	bhi.n	8001a0c <HAL_GPIO_Init+0xcc>
 80019b6:	2b12      	cmp	r3, #18
 80019b8:	d859      	bhi.n	8001a6e <HAL_GPIO_Init+0x12e>
 80019ba:	a201      	add	r2, pc, #4	@ (adr r2, 80019c0 <HAL_GPIO_Init+0x80>)
 80019bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c0:	08001a3b 	.word	0x08001a3b
 80019c4:	08001a15 	.word	0x08001a15
 80019c8:	08001a27 	.word	0x08001a27
 80019cc:	08001a69 	.word	0x08001a69
 80019d0:	08001a6f 	.word	0x08001a6f
 80019d4:	08001a6f 	.word	0x08001a6f
 80019d8:	08001a6f 	.word	0x08001a6f
 80019dc:	08001a6f 	.word	0x08001a6f
 80019e0:	08001a6f 	.word	0x08001a6f
 80019e4:	08001a6f 	.word	0x08001a6f
 80019e8:	08001a6f 	.word	0x08001a6f
 80019ec:	08001a6f 	.word	0x08001a6f
 80019f0:	08001a6f 	.word	0x08001a6f
 80019f4:	08001a6f 	.word	0x08001a6f
 80019f8:	08001a6f 	.word	0x08001a6f
 80019fc:	08001a6f 	.word	0x08001a6f
 8001a00:	08001a6f 	.word	0x08001a6f
 8001a04:	08001a1d 	.word	0x08001a1d
 8001a08:	08001a31 	.word	0x08001a31
 8001a0c:	4a79      	ldr	r2, [pc, #484]	@ (8001bf4 <HAL_GPIO_Init+0x2b4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d013      	beq.n	8001a3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a12:	e02c      	b.n	8001a6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	623b      	str	r3, [r7, #32]
          break;
 8001a1a:	e029      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	3304      	adds	r3, #4
 8001a22:	623b      	str	r3, [r7, #32]
          break;
 8001a24:	e024      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	3308      	adds	r3, #8
 8001a2c:	623b      	str	r3, [r7, #32]
          break;
 8001a2e:	e01f      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	330c      	adds	r3, #12
 8001a36:	623b      	str	r3, [r7, #32]
          break;
 8001a38:	e01a      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d102      	bne.n	8001a48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a42:	2304      	movs	r3, #4
 8001a44:	623b      	str	r3, [r7, #32]
          break;
 8001a46:	e013      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d105      	bne.n	8001a5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a50:	2308      	movs	r3, #8
 8001a52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	69fa      	ldr	r2, [r7, #28]
 8001a58:	611a      	str	r2, [r3, #16]
          break;
 8001a5a:	e009      	b.n	8001a70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69fa      	ldr	r2, [r7, #28]
 8001a64:	615a      	str	r2, [r3, #20]
          break;
 8001a66:	e003      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
          break;
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x130>
          break;
 8001a6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	2bff      	cmp	r3, #255	@ 0xff
 8001a74:	d801      	bhi.n	8001a7a <HAL_GPIO_Init+0x13a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	e001      	b.n	8001a7e <HAL_GPIO_Init+0x13e>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2bff      	cmp	r3, #255	@ 0xff
 8001a84:	d802      	bhi.n	8001a8c <HAL_GPIO_Init+0x14c>
 8001a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	e002      	b.n	8001a92 <HAL_GPIO_Init+0x152>
 8001a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8e:	3b08      	subs	r3, #8
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	210f      	movs	r1, #15
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	6a39      	ldr	r1, [r7, #32]
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 80b1 	beq.w	8001c22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8001bf8 <HAL_GPIO_Init+0x2b8>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4a4c      	ldr	r2, [pc, #304]	@ (8001bf8 <HAL_GPIO_Init+0x2b8>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	6193      	str	r3, [r2, #24]
 8001acc:	4b4a      	ldr	r3, [pc, #296]	@ (8001bf8 <HAL_GPIO_Init+0x2b8>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ad8:	4a48      	ldr	r2, [pc, #288]	@ (8001bfc <HAL_GPIO_Init+0x2bc>)
 8001ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001adc:	089b      	lsrs	r3, r3, #2
 8001ade:	3302      	adds	r3, #2
 8001ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	220f      	movs	r2, #15
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	4013      	ands	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a40      	ldr	r2, [pc, #256]	@ (8001c00 <HAL_GPIO_Init+0x2c0>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d013      	beq.n	8001b2c <HAL_GPIO_Init+0x1ec>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a3f      	ldr	r2, [pc, #252]	@ (8001c04 <HAL_GPIO_Init+0x2c4>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d00d      	beq.n	8001b28 <HAL_GPIO_Init+0x1e8>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001c08 <HAL_GPIO_Init+0x2c8>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d007      	beq.n	8001b24 <HAL_GPIO_Init+0x1e4>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a3d      	ldr	r2, [pc, #244]	@ (8001c0c <HAL_GPIO_Init+0x2cc>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d101      	bne.n	8001b20 <HAL_GPIO_Init+0x1e0>
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e006      	b.n	8001b2e <HAL_GPIO_Init+0x1ee>
 8001b20:	2304      	movs	r3, #4
 8001b22:	e004      	b.n	8001b2e <HAL_GPIO_Init+0x1ee>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e002      	b.n	8001b2e <HAL_GPIO_Init+0x1ee>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <HAL_GPIO_Init+0x1ee>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b30:	f002 0203 	and.w	r2, r2, #3
 8001b34:	0092      	lsls	r2, r2, #2
 8001b36:	4093      	lsls	r3, r2
 8001b38:	68fa      	ldr	r2, [r7, #12]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b3e:	492f      	ldr	r1, [pc, #188]	@ (8001bfc <HAL_GPIO_Init+0x2bc>)
 8001b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b42:	089b      	lsrs	r3, r3, #2
 8001b44:	3302      	adds	r3, #2
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d006      	beq.n	8001b66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b58:	4b2d      	ldr	r3, [pc, #180]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b5a:	689a      	ldr	r2, [r3, #8]
 8001b5c:	492c      	ldr	r1, [pc, #176]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	608b      	str	r3, [r1, #8]
 8001b64:	e006      	b.n	8001b74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b66:	4b2a      	ldr	r3, [pc, #168]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	4928      	ldr	r1, [pc, #160]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d006      	beq.n	8001b8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b80:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	4922      	ldr	r1, [pc, #136]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	60cb      	str	r3, [r1, #12]
 8001b8c:	e006      	b.n	8001b9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b8e:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b90:	68da      	ldr	r2, [r3, #12]
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	43db      	mvns	r3, r3
 8001b96:	491e      	ldr	r1, [pc, #120]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d006      	beq.n	8001bb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ba8:	4b19      	ldr	r3, [pc, #100]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	4918      	ldr	r1, [pc, #96]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	604b      	str	r3, [r1, #4]
 8001bb4:	e006      	b.n	8001bc4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bb6:	4b16      	ldr	r3, [pc, #88]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	4914      	ldr	r1, [pc, #80]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d021      	beq.n	8001c14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	490e      	ldr	r1, [pc, #56]	@ (8001c10 <HAL_GPIO_Init+0x2d0>)
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
 8001bdc:	e021      	b.n	8001c22 <HAL_GPIO_Init+0x2e2>
 8001bde:	bf00      	nop
 8001be0:	10320000 	.word	0x10320000
 8001be4:	10310000 	.word	0x10310000
 8001be8:	10220000 	.word	0x10220000
 8001bec:	10210000 	.word	0x10210000
 8001bf0:	10120000 	.word	0x10120000
 8001bf4:	10110000 	.word	0x10110000
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	40010000 	.word	0x40010000
 8001c00:	40010800 	.word	0x40010800
 8001c04:	40010c00 	.word	0x40010c00
 8001c08:	40011000 	.word	0x40011000
 8001c0c:	40011400 	.word	0x40011400
 8001c10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_GPIO_Init+0x304>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	4909      	ldr	r1, [pc, #36]	@ (8001c44 <HAL_GPIO_Init+0x304>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	3301      	adds	r3, #1
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f47f ae8e 	bne.w	8001954 <HAL_GPIO_Init+0x14>
  }
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	372c      	adds	r7, #44	@ 0x2c
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	40010400 	.word	0x40010400

08001c48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e272      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 8087 	beq.w	8001d76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c68:	4b92      	ldr	r3, [pc, #584]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d00c      	beq.n	8001c8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c74:	4b8f      	ldr	r3, [pc, #572]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 030c 	and.w	r3, r3, #12
 8001c7c:	2b08      	cmp	r3, #8
 8001c7e:	d112      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x5e>
 8001c80:	4b8c      	ldr	r3, [pc, #560]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c8c:	d10b      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c8e:	4b89      	ldr	r3, [pc, #548]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d06c      	beq.n	8001d74 <HAL_RCC_OscConfig+0x12c>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d168      	bne.n	8001d74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e24c      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cae:	d106      	bne.n	8001cbe <HAL_RCC_OscConfig+0x76>
 8001cb0:	4b80      	ldr	r3, [pc, #512]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a7f      	ldr	r2, [pc, #508]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cba:	6013      	str	r3, [r2, #0]
 8001cbc:	e02e      	b.n	8001d1c <HAL_RCC_OscConfig+0xd4>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x98>
 8001cc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a7a      	ldr	r2, [pc, #488]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	4b78      	ldr	r3, [pc, #480]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a77      	ldr	r2, [pc, #476]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cdc:	6013      	str	r3, [r2, #0]
 8001cde:	e01d      	b.n	8001d1c <HAL_RCC_OscConfig+0xd4>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ce8:	d10c      	bne.n	8001d04 <HAL_RCC_OscConfig+0xbc>
 8001cea:	4b72      	ldr	r3, [pc, #456]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a71      	ldr	r2, [pc, #452]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	4b6f      	ldr	r3, [pc, #444]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a6e      	ldr	r2, [pc, #440]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	e00b      	b.n	8001d1c <HAL_RCC_OscConfig+0xd4>
 8001d04:	4b6b      	ldr	r3, [pc, #428]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a6a      	ldr	r2, [pc, #424]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d0e:	6013      	str	r3, [r2, #0]
 8001d10:	4b68      	ldr	r3, [pc, #416]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a67      	ldr	r2, [pc, #412]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d013      	beq.n	8001d4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d24:	f7ff fcfa 	bl	800171c <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d2c:	f7ff fcf6 	bl	800171c <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b64      	cmp	r3, #100	@ 0x64
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e200      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f0      	beq.n	8001d2c <HAL_RCC_OscConfig+0xe4>
 8001d4a:	e014      	b.n	8001d76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4c:	f7ff fce6 	bl	800171c <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d54:	f7ff fce2 	bl	800171c <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b64      	cmp	r3, #100	@ 0x64
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e1ec      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d66:	4b53      	ldr	r3, [pc, #332]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f0      	bne.n	8001d54 <HAL_RCC_OscConfig+0x10c>
 8001d72:	e000      	b.n	8001d76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d063      	beq.n	8001e4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d82:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00b      	beq.n	8001da6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d8e:	4b49      	ldr	r3, [pc, #292]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 030c 	and.w	r3, r3, #12
 8001d96:	2b08      	cmp	r3, #8
 8001d98:	d11c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x18c>
 8001d9a:	4b46      	ldr	r3, [pc, #280]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d116      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001da6:	4b43      	ldr	r3, [pc, #268]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d005      	beq.n	8001dbe <HAL_RCC_OscConfig+0x176>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d001      	beq.n	8001dbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e1c0      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4939      	ldr	r1, [pc, #228]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd2:	e03a      	b.n	8001e4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d020      	beq.n	8001e1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ddc:	4b36      	ldr	r3, [pc, #216]	@ (8001eb8 <HAL_RCC_OscConfig+0x270>)
 8001dde:	2201      	movs	r2, #1
 8001de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de2:	f7ff fc9b 	bl	800171c <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dea:	f7ff fc97 	bl	800171c <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e1a1      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e08:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	695b      	ldr	r3, [r3, #20]
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	4927      	ldr	r1, [pc, #156]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]
 8001e1c:	e015      	b.n	8001e4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e1e:	4b26      	ldr	r3, [pc, #152]	@ (8001eb8 <HAL_RCC_OscConfig+0x270>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e24:	f7ff fc7a 	bl	800171c <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e2c:	f7ff fc76 	bl	800171c <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e180      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1f0      	bne.n	8001e2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d03a      	beq.n	8001ecc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d019      	beq.n	8001e92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e5e:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e64:	f7ff fc5a 	bl	800171c <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e6c:	f7ff fc56 	bl	800171c <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e160      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0f0      	beq.n	8001e6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	f000 face 	bl	800242c <RCC_Delay>
 8001e90:	e01c      	b.n	8001ecc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_RCC_OscConfig+0x274>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e98:	f7ff fc40 	bl	800171c <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e9e:	e00f      	b.n	8001ec0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ea0:	f7ff fc3c 	bl	800171c <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d908      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e146      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	42420000 	.word	0x42420000
 8001ebc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec0:	4b92      	ldr	r3, [pc, #584]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1e9      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 80a6 	beq.w	8002026 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eda:	2300      	movs	r3, #0
 8001edc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ede:	4b8b      	ldr	r3, [pc, #556]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10d      	bne.n	8001f06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eea:	4b88      	ldr	r3, [pc, #544]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	4a87      	ldr	r2, [pc, #540]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef4:	61d3      	str	r3, [r2, #28]
 8001ef6:	4b85      	ldr	r3, [pc, #532]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f02:	2301      	movs	r3, #1
 8001f04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f06:	4b82      	ldr	r3, [pc, #520]	@ (8002110 <HAL_RCC_OscConfig+0x4c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d118      	bne.n	8001f44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f12:	4b7f      	ldr	r3, [pc, #508]	@ (8002110 <HAL_RCC_OscConfig+0x4c8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a7e      	ldr	r2, [pc, #504]	@ (8002110 <HAL_RCC_OscConfig+0x4c8>)
 8001f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f1e:	f7ff fbfd 	bl	800171c <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f24:	e008      	b.n	8001f38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f26:	f7ff fbf9 	bl	800171c <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b64      	cmp	r3, #100	@ 0x64
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e103      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f38:	4b75      	ldr	r3, [pc, #468]	@ (8002110 <HAL_RCC_OscConfig+0x4c8>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_OscConfig+0x312>
 8001f4c:	4b6f      	ldr	r3, [pc, #444]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	4a6e      	ldr	r2, [pc, #440]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6213      	str	r3, [r2, #32]
 8001f58:	e02d      	b.n	8001fb6 <HAL_RCC_OscConfig+0x36e>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0x334>
 8001f62:	4b6a      	ldr	r3, [pc, #424]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	4a69      	ldr	r2, [pc, #420]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	f023 0301 	bic.w	r3, r3, #1
 8001f6c:	6213      	str	r3, [r2, #32]
 8001f6e:	4b67      	ldr	r3, [pc, #412]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	4a66      	ldr	r2, [pc, #408]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	f023 0304 	bic.w	r3, r3, #4
 8001f78:	6213      	str	r3, [r2, #32]
 8001f7a:	e01c      	b.n	8001fb6 <HAL_RCC_OscConfig+0x36e>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	2b05      	cmp	r3, #5
 8001f82:	d10c      	bne.n	8001f9e <HAL_RCC_OscConfig+0x356>
 8001f84:	4b61      	ldr	r3, [pc, #388]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	4a60      	ldr	r2, [pc, #384]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f8a:	f043 0304 	orr.w	r3, r3, #4
 8001f8e:	6213      	str	r3, [r2, #32]
 8001f90:	4b5e      	ldr	r3, [pc, #376]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	4a5d      	ldr	r2, [pc, #372]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	6213      	str	r3, [r2, #32]
 8001f9c:	e00b      	b.n	8001fb6 <HAL_RCC_OscConfig+0x36e>
 8001f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	4a5a      	ldr	r2, [pc, #360]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	f023 0301 	bic.w	r3, r3, #1
 8001fa8:	6213      	str	r3, [r2, #32]
 8001faa:	4b58      	ldr	r3, [pc, #352]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	4a57      	ldr	r2, [pc, #348]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001fb0:	f023 0304 	bic.w	r3, r3, #4
 8001fb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d015      	beq.n	8001fea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fbe:	f7ff fbad 	bl	800171c <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc4:	e00a      	b.n	8001fdc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fc6:	f7ff fba9 	bl	800171c <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d901      	bls.n	8001fdc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e0b1      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	f003 0302 	and.w	r3, r3, #2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d0ee      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x37e>
 8001fe8:	e014      	b.n	8002014 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fea:	f7ff fb97 	bl	800171c <HAL_GetTick>
 8001fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff2:	f7ff fb93 	bl	800171c <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002000:	4293      	cmp	r3, r2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e09b      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002008:	4b40      	ldr	r3, [pc, #256]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1ee      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002014:	7dfb      	ldrb	r3, [r7, #23]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d105      	bne.n	8002026 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800201a:	4b3c      	ldr	r3, [pc, #240]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	4a3b      	ldr	r2, [pc, #236]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8002020:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002024:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8087 	beq.w	800213e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002030:	4b36      	ldr	r3, [pc, #216]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 030c 	and.w	r3, r3, #12
 8002038:	2b08      	cmp	r3, #8
 800203a:	d061      	beq.n	8002100 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69db      	ldr	r3, [r3, #28]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d146      	bne.n	80020d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002044:	4b33      	ldr	r3, [pc, #204]	@ (8002114 <HAL_RCC_OscConfig+0x4cc>)
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7ff fb67 	bl	800171c <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002052:	f7ff fb63 	bl	800171c <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e06d      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002064:	4b29      	ldr	r3, [pc, #164]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f0      	bne.n	8002052 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002078:	d108      	bne.n	800208c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800207a:	4b24      	ldr	r3, [pc, #144]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	4921      	ldr	r1, [pc, #132]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 8002088:	4313      	orrs	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800208c:	4b1f      	ldr	r3, [pc, #124]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a19      	ldr	r1, [r3, #32]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209c:	430b      	orrs	r3, r1
 800209e:	491b      	ldr	r1, [pc, #108]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002114 <HAL_RCC_OscConfig+0x4cc>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020aa:	f7ff fb37 	bl	800171c <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b2:	f7ff fb33 	bl	800171c <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e03d      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020c4:	4b11      	ldr	r3, [pc, #68]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d0f0      	beq.n	80020b2 <HAL_RCC_OscConfig+0x46a>
 80020d0:	e035      	b.n	800213e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <HAL_RCC_OscConfig+0x4cc>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7ff fb20 	bl	800171c <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e0:	f7ff fb1c 	bl	800171c <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e026      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1f0      	bne.n	80020e0 <HAL_RCC_OscConfig+0x498>
 80020fe:	e01e      	b.n	800213e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d107      	bne.n	8002118 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e019      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
 800210c:	40021000 	.word	0x40021000
 8002110:	40007000 	.word	0x40007000
 8002114:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002118:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <HAL_RCC_OscConfig+0x500>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	429a      	cmp	r2, r3
 800212a:	d106      	bne.n	800213a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002136:	429a      	cmp	r2, r3
 8002138:	d001      	beq.n	800213e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e0d0      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002160:	4b6a      	ldr	r3, [pc, #424]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d910      	bls.n	8002190 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216e:	4b67      	ldr	r3, [pc, #412]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 0207 	bic.w	r2, r3, #7
 8002176:	4965      	ldr	r1, [pc, #404]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217e:	4b63      	ldr	r3, [pc, #396]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d001      	beq.n	8002190 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0b8      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d020      	beq.n	80021de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021a8:	4b59      	ldr	r3, [pc, #356]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	4a58      	ldr	r2, [pc, #352]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80021b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0308 	and.w	r3, r3, #8
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d005      	beq.n	80021cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021c0:	4b53      	ldr	r3, [pc, #332]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	4a52      	ldr	r2, [pc, #328]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80021ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021cc:	4b50      	ldr	r3, [pc, #320]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	494d      	ldr	r1, [pc, #308]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d040      	beq.n	800226c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d107      	bne.n	8002202 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f2:	4b47      	ldr	r3, [pc, #284]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d115      	bne.n	800222a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e07f      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2b02      	cmp	r3, #2
 8002208:	d107      	bne.n	800221a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800220a:	4b41      	ldr	r3, [pc, #260]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d109      	bne.n	800222a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e073      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221a:	4b3d      	ldr	r3, [pc, #244]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e06b      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800222a:	4b39      	ldr	r3, [pc, #228]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f023 0203 	bic.w	r2, r3, #3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	4936      	ldr	r1, [pc, #216]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800223c:	f7ff fa6e 	bl	800171c <HAL_GetTick>
 8002240:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002242:	e00a      	b.n	800225a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002244:	f7ff fa6a 	bl	800171c <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002252:	4293      	cmp	r3, r2
 8002254:	d901      	bls.n	800225a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e053      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800225a:	4b2d      	ldr	r3, [pc, #180]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 020c 	and.w	r2, r3, #12
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	429a      	cmp	r2, r3
 800226a:	d1eb      	bne.n	8002244 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800226c:	4b27      	ldr	r3, [pc, #156]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0307 	and.w	r3, r3, #7
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d210      	bcs.n	800229c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227a:	4b24      	ldr	r3, [pc, #144]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 0207 	bic.w	r2, r3, #7
 8002282:	4922      	ldr	r1, [pc, #136]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	4313      	orrs	r3, r2
 8002288:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800228a:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_RCC_ClockConfig+0x1c0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	683a      	ldr	r2, [r7, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d001      	beq.n	800229c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e032      	b.n	8002302 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022a8:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	4916      	ldr	r1, [pc, #88]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d009      	beq.n	80022da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022c6:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	490e      	ldr	r1, [pc, #56]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022da:	f000 f821 	bl	8002320 <HAL_RCC_GetSysClockFreq>
 80022de:	4602      	mov	r2, r0
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_RCC_ClockConfig+0x1c4>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	091b      	lsrs	r3, r3, #4
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	490a      	ldr	r1, [pc, #40]	@ (8002314 <HAL_RCC_ClockConfig+0x1c8>)
 80022ec:	5ccb      	ldrb	r3, [r1, r3]
 80022ee:	fa22 f303 	lsr.w	r3, r2, r3
 80022f2:	4a09      	ldr	r2, [pc, #36]	@ (8002318 <HAL_RCC_ClockConfig+0x1cc>)
 80022f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022f6:	4b09      	ldr	r3, [pc, #36]	@ (800231c <HAL_RCC_ClockConfig+0x1d0>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff f9cc 	bl	8001698 <HAL_InitTick>

  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40022000 	.word	0x40022000
 8002310:	40021000 	.word	0x40021000
 8002314:	080037d4 	.word	0x080037d4
 8002318:	20000000 	.word	0x20000000
 800231c:	20000050 	.word	0x20000050

08002320 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002320:	b480      	push	{r7}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	2300      	movs	r3, #0
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800233a:	4b1e      	ldr	r3, [pc, #120]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b04      	cmp	r3, #4
 8002348:	d002      	beq.n	8002350 <HAL_RCC_GetSysClockFreq+0x30>
 800234a:	2b08      	cmp	r3, #8
 800234c:	d003      	beq.n	8002356 <HAL_RCC_GetSysClockFreq+0x36>
 800234e:	e027      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002350:	4b19      	ldr	r3, [pc, #100]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002352:	613b      	str	r3, [r7, #16]
      break;
 8002354:	e027      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	0c9b      	lsrs	r3, r3, #18
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	4a17      	ldr	r2, [pc, #92]	@ (80023bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002360:	5cd3      	ldrb	r3, [r2, r3]
 8002362:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d010      	beq.n	8002390 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	0c5b      	lsrs	r3, r3, #17
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	4a11      	ldr	r2, [pc, #68]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800237a:	5cd3      	ldrb	r3, [r2, r3]
 800237c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a0d      	ldr	r2, [pc, #52]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002382:	fb03 f202 	mul.w	r2, r3, r2
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	fbb2 f3f3 	udiv	r3, r2, r3
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	e004      	b.n	800239a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a0c      	ldr	r2, [pc, #48]	@ (80023c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002394:	fb02 f303 	mul.w	r3, r2, r3
 8002398:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	613b      	str	r3, [r7, #16]
      break;
 800239e:	e002      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80023a2:	613b      	str	r3, [r7, #16]
      break;
 80023a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023a6:	693b      	ldr	r3, [r7, #16]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40021000 	.word	0x40021000
 80023b8:	007a1200 	.word	0x007a1200
 80023bc:	08003810 	.word	0x08003810
 80023c0:	08003820 	.word	0x08003820
 80023c4:	003d0900 	.word	0x003d0900

080023c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023cc:	4b02      	ldr	r3, [pc, #8]	@ (80023d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80023ce:	681b      	ldr	r3, [r3, #0]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr
 80023d8:	20000000 	.word	0x20000000

080023dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023e0:	f7ff fff2 	bl	80023c8 <HAL_RCC_GetHCLKFreq>
 80023e4:	4602      	mov	r2, r0
 80023e6:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	0a1b      	lsrs	r3, r3, #8
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	4903      	ldr	r1, [pc, #12]	@ (8002400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023f2:	5ccb      	ldrb	r3, [r1, r3]
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	080037e4 	.word	0x080037e4

08002404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002408:	f7ff ffde 	bl	80023c8 <HAL_RCC_GetHCLKFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	0adb      	lsrs	r3, r3, #11
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	4903      	ldr	r1, [pc, #12]	@ (8002428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002420:	4618      	mov	r0, r3
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40021000 	.word	0x40021000
 8002428:	080037e4 	.word	0x080037e4

0800242c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <RCC_Delay+0x34>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a0a      	ldr	r2, [pc, #40]	@ (8002464 <RCC_Delay+0x38>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	0a5b      	lsrs	r3, r3, #9
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	fb02 f303 	mul.w	r3, r2, r3
 8002446:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002448:	bf00      	nop
  }
  while (Delay --);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	1e5a      	subs	r2, r3, #1
 800244e:	60fa      	str	r2, [r7, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f9      	bne.n	8002448 <RCC_Delay+0x1c>
}
 8002454:	bf00      	nop
 8002456:	bf00      	nop
 8002458:	3714      	adds	r7, #20
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr
 8002460:	20000000 	.word	0x20000000
 8002464:	10624dd3 	.word	0x10624dd3

08002468 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e04a      	b.n	8002510 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7fe f9a8 	bl	80007e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2224      	movs	r2, #36	@ 0x24
 8002498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f925 	bl	80026fc <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695a      	ldr	r2, [r3, #20]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80024d0:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	695a      	ldr	r2, [r3, #20]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0208 	orr.w	r2, r2, #8
 80024e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08a      	sub	sp, #40	@ 0x28
 800251c:	af02      	add	r7, sp, #8
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	603b      	str	r3, [r7, #0]
 8002524:	4613      	mov	r3, r2
 8002526:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b20      	cmp	r3, #32
 8002536:	d16d      	bne.n	8002614 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <HAL_UART_Transmit+0x2c>
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e066      	b.n	8002616 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2221      	movs	r2, #33	@ 0x21
 8002552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002556:	f7ff f8e1 	bl	800171c <HAL_GetTick>
 800255a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	88fa      	ldrh	r2, [r7, #6]
 8002560:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	88fa      	ldrh	r2, [r7, #6]
 8002566:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002570:	d108      	bne.n	8002584 <HAL_UART_Transmit+0x6c>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d104      	bne.n	8002584 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	61bb      	str	r3, [r7, #24]
 8002582:	e003      	b.n	800258c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800258c:	e02a      	b.n	80025e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2200      	movs	r2, #0
 8002596:	2180      	movs	r1, #128	@ 0x80
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f000 f840 	bl	800261e <UART_WaitOnFlagUntilTimeout>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e036      	b.n	8002616 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10b      	bne.n	80025c6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	3302      	adds	r3, #2
 80025c2:	61bb      	str	r3, [r7, #24]
 80025c4:	e007      	b.n	80025d6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	781a      	ldrb	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	3301      	adds	r3, #1
 80025d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025da:	b29b      	uxth	r3, r3
 80025dc:	3b01      	subs	r3, #1
 80025de:	b29a      	uxth	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1cf      	bne.n	800258e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2200      	movs	r2, #0
 80025f6:	2140      	movs	r1, #64	@ 0x40
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 f810 	bl	800261e <UART_WaitOnFlagUntilTimeout>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e006      	b.n	8002616 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	e000      	b.n	8002616 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002614:	2302      	movs	r3, #2
  }
}
 8002616:	4618      	mov	r0, r3
 8002618:	3720      	adds	r7, #32
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b090      	sub	sp, #64	@ 0x40
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	603b      	str	r3, [r7, #0]
 800262a:	4613      	mov	r3, r2
 800262c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800262e:	e050      	b.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002636:	d04c      	beq.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d007      	beq.n	800264e <UART_WaitOnFlagUntilTimeout+0x30>
 800263e:	f7ff f86d 	bl	800171c <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800264a:	429a      	cmp	r2, r3
 800264c:	d241      	bcs.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	330c      	adds	r3, #12
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002658:	e853 3f00 	ldrex	r3, [r3]
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	330c      	adds	r3, #12
 800266c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800266e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002670:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002672:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002676:	e841 2300 	strex	r3, r2, [r1]
 800267a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800267c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1e5      	bne.n	800264e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	3314      	adds	r3, #20
 8002688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	e853 3f00 	ldrex	r3, [r3]
 8002690:	613b      	str	r3, [r7, #16]
   return(result);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	f023 0301 	bic.w	r3, r3, #1
 8002698:	63bb      	str	r3, [r7, #56]	@ 0x38
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	3314      	adds	r3, #20
 80026a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80026a2:	623a      	str	r2, [r7, #32]
 80026a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a6:	69f9      	ldr	r1, [r7, #28]
 80026a8:	6a3a      	ldr	r2, [r7, #32]
 80026aa:	e841 2300 	strex	r3, r2, [r1]
 80026ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1e5      	bne.n	8002682 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2220      	movs	r2, #32
 80026ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e00f      	b.n	80026f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4013      	ands	r3, r2
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	429a      	cmp	r2, r3
 80026e0:	bf0c      	ite	eq
 80026e2:	2301      	moveq	r3, #1
 80026e4:	2300      	movne	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d09f      	beq.n	8002630 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3740      	adds	r7, #64	@ 0x40
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	4313      	orrs	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002736:	f023 030c 	bic.w	r3, r3, #12
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6812      	ldr	r2, [r2, #0]
 800273e:	68b9      	ldr	r1, [r7, #8]
 8002740:	430b      	orrs	r3, r1
 8002742:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699a      	ldr	r2, [r3, #24]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a2c      	ldr	r2, [pc, #176]	@ (8002810 <UART_SetConfig+0x114>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d103      	bne.n	800276c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002764:	f7ff fe4e 	bl	8002404 <HAL_RCC_GetPCLK2Freq>
 8002768:	60f8      	str	r0, [r7, #12]
 800276a:	e002      	b.n	8002772 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800276c:	f7ff fe36 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8002770:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	009a      	lsls	r2, r3, #2
 800277c:	441a      	add	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	fbb2 f3f3 	udiv	r3, r2, r3
 8002788:	4a22      	ldr	r2, [pc, #136]	@ (8002814 <UART_SetConfig+0x118>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	095b      	lsrs	r3, r3, #5
 8002790:	0119      	lsls	r1, r3, #4
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	009a      	lsls	r2, r3, #2
 800279c:	441a      	add	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80027a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002814 <UART_SetConfig+0x118>)
 80027aa:	fba3 0302 	umull	r0, r3, r3, r2
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	2064      	movs	r0, #100	@ 0x64
 80027b2:	fb00 f303 	mul.w	r3, r0, r3
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	3332      	adds	r3, #50	@ 0x32
 80027bc:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <UART_SetConfig+0x118>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027c8:	4419      	add	r1, r3
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	009a      	lsls	r2, r3, #2
 80027d4:	441a      	add	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <UART_SetConfig+0x118>)
 80027e2:	fba3 0302 	umull	r0, r3, r3, r2
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2064      	movs	r0, #100	@ 0x64
 80027ea:	fb00 f303 	mul.w	r3, r0, r3
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	3332      	adds	r3, #50	@ 0x32
 80027f4:	4a07      	ldr	r2, [pc, #28]	@ (8002814 <UART_SetConfig+0x118>)
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	f003 020f 	and.w	r2, r3, #15
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	440a      	add	r2, r1
 8002806:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002808:	bf00      	nop
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40013800 	.word	0x40013800
 8002814:	51eb851f 	.word	0x51eb851f

08002818 <std>:
 8002818:	2300      	movs	r3, #0
 800281a:	b510      	push	{r4, lr}
 800281c:	4604      	mov	r4, r0
 800281e:	e9c0 3300 	strd	r3, r3, [r0]
 8002822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002826:	6083      	str	r3, [r0, #8]
 8002828:	8181      	strh	r1, [r0, #12]
 800282a:	6643      	str	r3, [r0, #100]	@ 0x64
 800282c:	81c2      	strh	r2, [r0, #14]
 800282e:	6183      	str	r3, [r0, #24]
 8002830:	4619      	mov	r1, r3
 8002832:	2208      	movs	r2, #8
 8002834:	305c      	adds	r0, #92	@ 0x5c
 8002836:	f000 fa03 	bl	8002c40 <memset>
 800283a:	4b0d      	ldr	r3, [pc, #52]	@ (8002870 <std+0x58>)
 800283c:	6224      	str	r4, [r4, #32]
 800283e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002840:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <std+0x5c>)
 8002842:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <std+0x60>)
 8002846:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002848:	4b0c      	ldr	r3, [pc, #48]	@ (800287c <std+0x64>)
 800284a:	6323      	str	r3, [r4, #48]	@ 0x30
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <std+0x68>)
 800284e:	429c      	cmp	r4, r3
 8002850:	d006      	beq.n	8002860 <std+0x48>
 8002852:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002856:	4294      	cmp	r4, r2
 8002858:	d002      	beq.n	8002860 <std+0x48>
 800285a:	33d0      	adds	r3, #208	@ 0xd0
 800285c:	429c      	cmp	r4, r3
 800285e:	d105      	bne.n	800286c <std+0x54>
 8002860:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002868:	f000 ba62 	b.w	8002d30 <__retarget_lock_init_recursive>
 800286c:	bd10      	pop	{r4, pc}
 800286e:	bf00      	nop
 8002870:	08002a7d 	.word	0x08002a7d
 8002874:	08002a9f 	.word	0x08002a9f
 8002878:	08002ad7 	.word	0x08002ad7
 800287c:	08002afb 	.word	0x08002afb
 8002880:	20000fcc 	.word	0x20000fcc

08002884 <stdio_exit_handler>:
 8002884:	4a02      	ldr	r2, [pc, #8]	@ (8002890 <stdio_exit_handler+0xc>)
 8002886:	4903      	ldr	r1, [pc, #12]	@ (8002894 <stdio_exit_handler+0x10>)
 8002888:	4803      	ldr	r0, [pc, #12]	@ (8002898 <stdio_exit_handler+0x14>)
 800288a:	f000 b869 	b.w	8002960 <_fwalk_sglue>
 800288e:	bf00      	nop
 8002890:	20000058 	.word	0x20000058
 8002894:	080035c9 	.word	0x080035c9
 8002898:	20000068 	.word	0x20000068

0800289c <cleanup_stdio>:
 800289c:	6841      	ldr	r1, [r0, #4]
 800289e:	4b0c      	ldr	r3, [pc, #48]	@ (80028d0 <cleanup_stdio+0x34>)
 80028a0:	b510      	push	{r4, lr}
 80028a2:	4299      	cmp	r1, r3
 80028a4:	4604      	mov	r4, r0
 80028a6:	d001      	beq.n	80028ac <cleanup_stdio+0x10>
 80028a8:	f000 fe8e 	bl	80035c8 <_fflush_r>
 80028ac:	68a1      	ldr	r1, [r4, #8]
 80028ae:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <cleanup_stdio+0x38>)
 80028b0:	4299      	cmp	r1, r3
 80028b2:	d002      	beq.n	80028ba <cleanup_stdio+0x1e>
 80028b4:	4620      	mov	r0, r4
 80028b6:	f000 fe87 	bl	80035c8 <_fflush_r>
 80028ba:	68e1      	ldr	r1, [r4, #12]
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <cleanup_stdio+0x3c>)
 80028be:	4299      	cmp	r1, r3
 80028c0:	d004      	beq.n	80028cc <cleanup_stdio+0x30>
 80028c2:	4620      	mov	r0, r4
 80028c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028c8:	f000 be7e 	b.w	80035c8 <_fflush_r>
 80028cc:	bd10      	pop	{r4, pc}
 80028ce:	bf00      	nop
 80028d0:	20000fcc 	.word	0x20000fcc
 80028d4:	20001034 	.word	0x20001034
 80028d8:	2000109c 	.word	0x2000109c

080028dc <global_stdio_init.part.0>:
 80028dc:	b510      	push	{r4, lr}
 80028de:	4b0b      	ldr	r3, [pc, #44]	@ (800290c <global_stdio_init.part.0+0x30>)
 80028e0:	4c0b      	ldr	r4, [pc, #44]	@ (8002910 <global_stdio_init.part.0+0x34>)
 80028e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002914 <global_stdio_init.part.0+0x38>)
 80028e4:	4620      	mov	r0, r4
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	2104      	movs	r1, #4
 80028ea:	2200      	movs	r2, #0
 80028ec:	f7ff ff94 	bl	8002818 <std>
 80028f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80028f4:	2201      	movs	r2, #1
 80028f6:	2109      	movs	r1, #9
 80028f8:	f7ff ff8e 	bl	8002818 <std>
 80028fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002900:	2202      	movs	r2, #2
 8002902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002906:	2112      	movs	r1, #18
 8002908:	f7ff bf86 	b.w	8002818 <std>
 800290c:	20001104 	.word	0x20001104
 8002910:	20000fcc 	.word	0x20000fcc
 8002914:	08002885 	.word	0x08002885

08002918 <__sfp_lock_acquire>:
 8002918:	4801      	ldr	r0, [pc, #4]	@ (8002920 <__sfp_lock_acquire+0x8>)
 800291a:	f000 ba0a 	b.w	8002d32 <__retarget_lock_acquire_recursive>
 800291e:	bf00      	nop
 8002920:	2000110d 	.word	0x2000110d

08002924 <__sfp_lock_release>:
 8002924:	4801      	ldr	r0, [pc, #4]	@ (800292c <__sfp_lock_release+0x8>)
 8002926:	f000 ba05 	b.w	8002d34 <__retarget_lock_release_recursive>
 800292a:	bf00      	nop
 800292c:	2000110d 	.word	0x2000110d

08002930 <__sinit>:
 8002930:	b510      	push	{r4, lr}
 8002932:	4604      	mov	r4, r0
 8002934:	f7ff fff0 	bl	8002918 <__sfp_lock_acquire>
 8002938:	6a23      	ldr	r3, [r4, #32]
 800293a:	b11b      	cbz	r3, 8002944 <__sinit+0x14>
 800293c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002940:	f7ff bff0 	b.w	8002924 <__sfp_lock_release>
 8002944:	4b04      	ldr	r3, [pc, #16]	@ (8002958 <__sinit+0x28>)
 8002946:	6223      	str	r3, [r4, #32]
 8002948:	4b04      	ldr	r3, [pc, #16]	@ (800295c <__sinit+0x2c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f5      	bne.n	800293c <__sinit+0xc>
 8002950:	f7ff ffc4 	bl	80028dc <global_stdio_init.part.0>
 8002954:	e7f2      	b.n	800293c <__sinit+0xc>
 8002956:	bf00      	nop
 8002958:	0800289d 	.word	0x0800289d
 800295c:	20001104 	.word	0x20001104

08002960 <_fwalk_sglue>:
 8002960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002964:	4607      	mov	r7, r0
 8002966:	4688      	mov	r8, r1
 8002968:	4614      	mov	r4, r2
 800296a:	2600      	movs	r6, #0
 800296c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002970:	f1b9 0901 	subs.w	r9, r9, #1
 8002974:	d505      	bpl.n	8002982 <_fwalk_sglue+0x22>
 8002976:	6824      	ldr	r4, [r4, #0]
 8002978:	2c00      	cmp	r4, #0
 800297a:	d1f7      	bne.n	800296c <_fwalk_sglue+0xc>
 800297c:	4630      	mov	r0, r6
 800297e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002982:	89ab      	ldrh	r3, [r5, #12]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d907      	bls.n	8002998 <_fwalk_sglue+0x38>
 8002988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800298c:	3301      	adds	r3, #1
 800298e:	d003      	beq.n	8002998 <_fwalk_sglue+0x38>
 8002990:	4629      	mov	r1, r5
 8002992:	4638      	mov	r0, r7
 8002994:	47c0      	blx	r8
 8002996:	4306      	orrs	r6, r0
 8002998:	3568      	adds	r5, #104	@ 0x68
 800299a:	e7e9      	b.n	8002970 <_fwalk_sglue+0x10>

0800299c <iprintf>:
 800299c:	b40f      	push	{r0, r1, r2, r3}
 800299e:	b507      	push	{r0, r1, r2, lr}
 80029a0:	4906      	ldr	r1, [pc, #24]	@ (80029bc <iprintf+0x20>)
 80029a2:	ab04      	add	r3, sp, #16
 80029a4:	6808      	ldr	r0, [r1, #0]
 80029a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80029aa:	6881      	ldr	r1, [r0, #8]
 80029ac:	9301      	str	r3, [sp, #4]
 80029ae:	f000 fae1 	bl	8002f74 <_vfiprintf_r>
 80029b2:	b003      	add	sp, #12
 80029b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80029b8:	b004      	add	sp, #16
 80029ba:	4770      	bx	lr
 80029bc:	20000064 	.word	0x20000064

080029c0 <_puts_r>:
 80029c0:	6a03      	ldr	r3, [r0, #32]
 80029c2:	b570      	push	{r4, r5, r6, lr}
 80029c4:	4605      	mov	r5, r0
 80029c6:	460e      	mov	r6, r1
 80029c8:	6884      	ldr	r4, [r0, #8]
 80029ca:	b90b      	cbnz	r3, 80029d0 <_puts_r+0x10>
 80029cc:	f7ff ffb0 	bl	8002930 <__sinit>
 80029d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80029d2:	07db      	lsls	r3, r3, #31
 80029d4:	d405      	bmi.n	80029e2 <_puts_r+0x22>
 80029d6:	89a3      	ldrh	r3, [r4, #12]
 80029d8:	0598      	lsls	r0, r3, #22
 80029da:	d402      	bmi.n	80029e2 <_puts_r+0x22>
 80029dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029de:	f000 f9a8 	bl	8002d32 <__retarget_lock_acquire_recursive>
 80029e2:	89a3      	ldrh	r3, [r4, #12]
 80029e4:	0719      	lsls	r1, r3, #28
 80029e6:	d502      	bpl.n	80029ee <_puts_r+0x2e>
 80029e8:	6923      	ldr	r3, [r4, #16]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d135      	bne.n	8002a5a <_puts_r+0x9a>
 80029ee:	4621      	mov	r1, r4
 80029f0:	4628      	mov	r0, r5
 80029f2:	f000 f8cf 	bl	8002b94 <__swsetup_r>
 80029f6:	b380      	cbz	r0, 8002a5a <_puts_r+0x9a>
 80029f8:	f04f 35ff 	mov.w	r5, #4294967295
 80029fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80029fe:	07da      	lsls	r2, r3, #31
 8002a00:	d405      	bmi.n	8002a0e <_puts_r+0x4e>
 8002a02:	89a3      	ldrh	r3, [r4, #12]
 8002a04:	059b      	lsls	r3, r3, #22
 8002a06:	d402      	bmi.n	8002a0e <_puts_r+0x4e>
 8002a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002a0a:	f000 f993 	bl	8002d34 <__retarget_lock_release_recursive>
 8002a0e:	4628      	mov	r0, r5
 8002a10:	bd70      	pop	{r4, r5, r6, pc}
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	da04      	bge.n	8002a20 <_puts_r+0x60>
 8002a16:	69a2      	ldr	r2, [r4, #24]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	dc17      	bgt.n	8002a4c <_puts_r+0x8c>
 8002a1c:	290a      	cmp	r1, #10
 8002a1e:	d015      	beq.n	8002a4c <_puts_r+0x8c>
 8002a20:	6823      	ldr	r3, [r4, #0]
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	6022      	str	r2, [r4, #0]
 8002a26:	7019      	strb	r1, [r3, #0]
 8002a28:	68a3      	ldr	r3, [r4, #8]
 8002a2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	60a3      	str	r3, [r4, #8]
 8002a32:	2900      	cmp	r1, #0
 8002a34:	d1ed      	bne.n	8002a12 <_puts_r+0x52>
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	da11      	bge.n	8002a5e <_puts_r+0x9e>
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	210a      	movs	r1, #10
 8002a3e:	4628      	mov	r0, r5
 8002a40:	f000 f86a 	bl	8002b18 <__swbuf_r>
 8002a44:	3001      	adds	r0, #1
 8002a46:	d0d7      	beq.n	80029f8 <_puts_r+0x38>
 8002a48:	250a      	movs	r5, #10
 8002a4a:	e7d7      	b.n	80029fc <_puts_r+0x3c>
 8002a4c:	4622      	mov	r2, r4
 8002a4e:	4628      	mov	r0, r5
 8002a50:	f000 f862 	bl	8002b18 <__swbuf_r>
 8002a54:	3001      	adds	r0, #1
 8002a56:	d1e7      	bne.n	8002a28 <_puts_r+0x68>
 8002a58:	e7ce      	b.n	80029f8 <_puts_r+0x38>
 8002a5a:	3e01      	subs	r6, #1
 8002a5c:	e7e4      	b.n	8002a28 <_puts_r+0x68>
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	6022      	str	r2, [r4, #0]
 8002a64:	220a      	movs	r2, #10
 8002a66:	701a      	strb	r2, [r3, #0]
 8002a68:	e7ee      	b.n	8002a48 <_puts_r+0x88>
	...

08002a6c <puts>:
 8002a6c:	4b02      	ldr	r3, [pc, #8]	@ (8002a78 <puts+0xc>)
 8002a6e:	4601      	mov	r1, r0
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	f7ff bfa5 	b.w	80029c0 <_puts_r>
 8002a76:	bf00      	nop
 8002a78:	20000064 	.word	0x20000064

08002a7c <__sread>:
 8002a7c:	b510      	push	{r4, lr}
 8002a7e:	460c      	mov	r4, r1
 8002a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a84:	f000 f906 	bl	8002c94 <_read_r>
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	bfab      	itete	ge
 8002a8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002a8e:	89a3      	ldrhlt	r3, [r4, #12]
 8002a90:	181b      	addge	r3, r3, r0
 8002a92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002a96:	bfac      	ite	ge
 8002a98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002a9a:	81a3      	strhlt	r3, [r4, #12]
 8002a9c:	bd10      	pop	{r4, pc}

08002a9e <__swrite>:
 8002a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa2:	461f      	mov	r7, r3
 8002aa4:	898b      	ldrh	r3, [r1, #12]
 8002aa6:	4605      	mov	r5, r0
 8002aa8:	05db      	lsls	r3, r3, #23
 8002aaa:	460c      	mov	r4, r1
 8002aac:	4616      	mov	r6, r2
 8002aae:	d505      	bpl.n	8002abc <__swrite+0x1e>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ab8:	f000 f8da 	bl	8002c70 <_lseek_r>
 8002abc:	89a3      	ldrh	r3, [r4, #12]
 8002abe:	4632      	mov	r2, r6
 8002ac0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ac4:	81a3      	strh	r3, [r4, #12]
 8002ac6:	4628      	mov	r0, r5
 8002ac8:	463b      	mov	r3, r7
 8002aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ad2:	f000 b8f1 	b.w	8002cb8 <_write_r>

08002ad6 <__sseek>:
 8002ad6:	b510      	push	{r4, lr}
 8002ad8:	460c      	mov	r4, r1
 8002ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ade:	f000 f8c7 	bl	8002c70 <_lseek_r>
 8002ae2:	1c43      	adds	r3, r0, #1
 8002ae4:	89a3      	ldrh	r3, [r4, #12]
 8002ae6:	bf15      	itete	ne
 8002ae8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002aea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002aee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002af2:	81a3      	strheq	r3, [r4, #12]
 8002af4:	bf18      	it	ne
 8002af6:	81a3      	strhne	r3, [r4, #12]
 8002af8:	bd10      	pop	{r4, pc}

08002afa <__sclose>:
 8002afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002afe:	f000 b8a7 	b.w	8002c50 <_close_r>
	...

08002b04 <viprintf>:
 8002b04:	460b      	mov	r3, r1
 8002b06:	4903      	ldr	r1, [pc, #12]	@ (8002b14 <viprintf+0x10>)
 8002b08:	4602      	mov	r2, r0
 8002b0a:	6808      	ldr	r0, [r1, #0]
 8002b0c:	6881      	ldr	r1, [r0, #8]
 8002b0e:	f000 ba31 	b.w	8002f74 <_vfiprintf_r>
 8002b12:	bf00      	nop
 8002b14:	20000064 	.word	0x20000064

08002b18 <__swbuf_r>:
 8002b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b1a:	460e      	mov	r6, r1
 8002b1c:	4614      	mov	r4, r2
 8002b1e:	4605      	mov	r5, r0
 8002b20:	b118      	cbz	r0, 8002b2a <__swbuf_r+0x12>
 8002b22:	6a03      	ldr	r3, [r0, #32]
 8002b24:	b90b      	cbnz	r3, 8002b2a <__swbuf_r+0x12>
 8002b26:	f7ff ff03 	bl	8002930 <__sinit>
 8002b2a:	69a3      	ldr	r3, [r4, #24]
 8002b2c:	60a3      	str	r3, [r4, #8]
 8002b2e:	89a3      	ldrh	r3, [r4, #12]
 8002b30:	071a      	lsls	r2, r3, #28
 8002b32:	d501      	bpl.n	8002b38 <__swbuf_r+0x20>
 8002b34:	6923      	ldr	r3, [r4, #16]
 8002b36:	b943      	cbnz	r3, 8002b4a <__swbuf_r+0x32>
 8002b38:	4621      	mov	r1, r4
 8002b3a:	4628      	mov	r0, r5
 8002b3c:	f000 f82a 	bl	8002b94 <__swsetup_r>
 8002b40:	b118      	cbz	r0, 8002b4a <__swbuf_r+0x32>
 8002b42:	f04f 37ff 	mov.w	r7, #4294967295
 8002b46:	4638      	mov	r0, r7
 8002b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b4a:	6823      	ldr	r3, [r4, #0]
 8002b4c:	6922      	ldr	r2, [r4, #16]
 8002b4e:	b2f6      	uxtb	r6, r6
 8002b50:	1a98      	subs	r0, r3, r2
 8002b52:	6963      	ldr	r3, [r4, #20]
 8002b54:	4637      	mov	r7, r6
 8002b56:	4283      	cmp	r3, r0
 8002b58:	dc05      	bgt.n	8002b66 <__swbuf_r+0x4e>
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	4628      	mov	r0, r5
 8002b5e:	f000 fd33 	bl	80035c8 <_fflush_r>
 8002b62:	2800      	cmp	r0, #0
 8002b64:	d1ed      	bne.n	8002b42 <__swbuf_r+0x2a>
 8002b66:	68a3      	ldr	r3, [r4, #8]
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	60a3      	str	r3, [r4, #8]
 8002b6c:	6823      	ldr	r3, [r4, #0]
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	6022      	str	r2, [r4, #0]
 8002b72:	701e      	strb	r6, [r3, #0]
 8002b74:	6962      	ldr	r2, [r4, #20]
 8002b76:	1c43      	adds	r3, r0, #1
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d004      	beq.n	8002b86 <__swbuf_r+0x6e>
 8002b7c:	89a3      	ldrh	r3, [r4, #12]
 8002b7e:	07db      	lsls	r3, r3, #31
 8002b80:	d5e1      	bpl.n	8002b46 <__swbuf_r+0x2e>
 8002b82:	2e0a      	cmp	r6, #10
 8002b84:	d1df      	bne.n	8002b46 <__swbuf_r+0x2e>
 8002b86:	4621      	mov	r1, r4
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f000 fd1d 	bl	80035c8 <_fflush_r>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d0d9      	beq.n	8002b46 <__swbuf_r+0x2e>
 8002b92:	e7d6      	b.n	8002b42 <__swbuf_r+0x2a>

08002b94 <__swsetup_r>:
 8002b94:	b538      	push	{r3, r4, r5, lr}
 8002b96:	4b29      	ldr	r3, [pc, #164]	@ (8002c3c <__swsetup_r+0xa8>)
 8002b98:	4605      	mov	r5, r0
 8002b9a:	6818      	ldr	r0, [r3, #0]
 8002b9c:	460c      	mov	r4, r1
 8002b9e:	b118      	cbz	r0, 8002ba8 <__swsetup_r+0x14>
 8002ba0:	6a03      	ldr	r3, [r0, #32]
 8002ba2:	b90b      	cbnz	r3, 8002ba8 <__swsetup_r+0x14>
 8002ba4:	f7ff fec4 	bl	8002930 <__sinit>
 8002ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bac:	0719      	lsls	r1, r3, #28
 8002bae:	d422      	bmi.n	8002bf6 <__swsetup_r+0x62>
 8002bb0:	06da      	lsls	r2, r3, #27
 8002bb2:	d407      	bmi.n	8002bc4 <__swsetup_r+0x30>
 8002bb4:	2209      	movs	r2, #9
 8002bb6:	602a      	str	r2, [r5, #0]
 8002bb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc0:	81a3      	strh	r3, [r4, #12]
 8002bc2:	e033      	b.n	8002c2c <__swsetup_r+0x98>
 8002bc4:	0758      	lsls	r0, r3, #29
 8002bc6:	d512      	bpl.n	8002bee <__swsetup_r+0x5a>
 8002bc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002bca:	b141      	cbz	r1, 8002bde <__swsetup_r+0x4a>
 8002bcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002bd0:	4299      	cmp	r1, r3
 8002bd2:	d002      	beq.n	8002bda <__swsetup_r+0x46>
 8002bd4:	4628      	mov	r0, r5
 8002bd6:	f000 f8af 	bl	8002d38 <_free_r>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	6363      	str	r3, [r4, #52]	@ 0x34
 8002bde:	89a3      	ldrh	r3, [r4, #12]
 8002be0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002be4:	81a3      	strh	r3, [r4, #12]
 8002be6:	2300      	movs	r3, #0
 8002be8:	6063      	str	r3, [r4, #4]
 8002bea:	6923      	ldr	r3, [r4, #16]
 8002bec:	6023      	str	r3, [r4, #0]
 8002bee:	89a3      	ldrh	r3, [r4, #12]
 8002bf0:	f043 0308 	orr.w	r3, r3, #8
 8002bf4:	81a3      	strh	r3, [r4, #12]
 8002bf6:	6923      	ldr	r3, [r4, #16]
 8002bf8:	b94b      	cbnz	r3, 8002c0e <__swsetup_r+0x7a>
 8002bfa:	89a3      	ldrh	r3, [r4, #12]
 8002bfc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002c00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c04:	d003      	beq.n	8002c0e <__swsetup_r+0x7a>
 8002c06:	4621      	mov	r1, r4
 8002c08:	4628      	mov	r0, r5
 8002c0a:	f000 fd2a 	bl	8003662 <__smakebuf_r>
 8002c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c12:	f013 0201 	ands.w	r2, r3, #1
 8002c16:	d00a      	beq.n	8002c2e <__swsetup_r+0x9a>
 8002c18:	2200      	movs	r2, #0
 8002c1a:	60a2      	str	r2, [r4, #8]
 8002c1c:	6962      	ldr	r2, [r4, #20]
 8002c1e:	4252      	negs	r2, r2
 8002c20:	61a2      	str	r2, [r4, #24]
 8002c22:	6922      	ldr	r2, [r4, #16]
 8002c24:	b942      	cbnz	r2, 8002c38 <__swsetup_r+0xa4>
 8002c26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002c2a:	d1c5      	bne.n	8002bb8 <__swsetup_r+0x24>
 8002c2c:	bd38      	pop	{r3, r4, r5, pc}
 8002c2e:	0799      	lsls	r1, r3, #30
 8002c30:	bf58      	it	pl
 8002c32:	6962      	ldrpl	r2, [r4, #20]
 8002c34:	60a2      	str	r2, [r4, #8]
 8002c36:	e7f4      	b.n	8002c22 <__swsetup_r+0x8e>
 8002c38:	2000      	movs	r0, #0
 8002c3a:	e7f7      	b.n	8002c2c <__swsetup_r+0x98>
 8002c3c:	20000064 	.word	0x20000064

08002c40 <memset>:
 8002c40:	4603      	mov	r3, r0
 8002c42:	4402      	add	r2, r0
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d100      	bne.n	8002c4a <memset+0xa>
 8002c48:	4770      	bx	lr
 8002c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c4e:	e7f9      	b.n	8002c44 <memset+0x4>

08002c50 <_close_r>:
 8002c50:	b538      	push	{r3, r4, r5, lr}
 8002c52:	2300      	movs	r3, #0
 8002c54:	4d05      	ldr	r5, [pc, #20]	@ (8002c6c <_close_r+0x1c>)
 8002c56:	4604      	mov	r4, r0
 8002c58:	4608      	mov	r0, r1
 8002c5a:	602b      	str	r3, [r5, #0]
 8002c5c:	f7fd fe35 	bl	80008ca <_close>
 8002c60:	1c43      	adds	r3, r0, #1
 8002c62:	d102      	bne.n	8002c6a <_close_r+0x1a>
 8002c64:	682b      	ldr	r3, [r5, #0]
 8002c66:	b103      	cbz	r3, 8002c6a <_close_r+0x1a>
 8002c68:	6023      	str	r3, [r4, #0]
 8002c6a:	bd38      	pop	{r3, r4, r5, pc}
 8002c6c:	20001108 	.word	0x20001108

08002c70 <_lseek_r>:
 8002c70:	b538      	push	{r3, r4, r5, lr}
 8002c72:	4604      	mov	r4, r0
 8002c74:	4608      	mov	r0, r1
 8002c76:	4611      	mov	r1, r2
 8002c78:	2200      	movs	r2, #0
 8002c7a:	4d05      	ldr	r5, [pc, #20]	@ (8002c90 <_lseek_r+0x20>)
 8002c7c:	602a      	str	r2, [r5, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f7fd fe47 	bl	8000912 <_lseek>
 8002c84:	1c43      	adds	r3, r0, #1
 8002c86:	d102      	bne.n	8002c8e <_lseek_r+0x1e>
 8002c88:	682b      	ldr	r3, [r5, #0]
 8002c8a:	b103      	cbz	r3, 8002c8e <_lseek_r+0x1e>
 8002c8c:	6023      	str	r3, [r4, #0]
 8002c8e:	bd38      	pop	{r3, r4, r5, pc}
 8002c90:	20001108 	.word	0x20001108

08002c94 <_read_r>:
 8002c94:	b538      	push	{r3, r4, r5, lr}
 8002c96:	4604      	mov	r4, r0
 8002c98:	4608      	mov	r0, r1
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	4d05      	ldr	r5, [pc, #20]	@ (8002cb4 <_read_r+0x20>)
 8002ca0:	602a      	str	r2, [r5, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f7fd fdf4 	bl	8000890 <_read>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	d102      	bne.n	8002cb2 <_read_r+0x1e>
 8002cac:	682b      	ldr	r3, [r5, #0]
 8002cae:	b103      	cbz	r3, 8002cb2 <_read_r+0x1e>
 8002cb0:	6023      	str	r3, [r4, #0]
 8002cb2:	bd38      	pop	{r3, r4, r5, pc}
 8002cb4:	20001108 	.word	0x20001108

08002cb8 <_write_r>:
 8002cb8:	b538      	push	{r3, r4, r5, lr}
 8002cba:	4604      	mov	r4, r0
 8002cbc:	4608      	mov	r0, r1
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	4d05      	ldr	r5, [pc, #20]	@ (8002cd8 <_write_r+0x20>)
 8002cc4:	602a      	str	r2, [r5, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f7fe fbd6 	bl	8001478 <_write>
 8002ccc:	1c43      	adds	r3, r0, #1
 8002cce:	d102      	bne.n	8002cd6 <_write_r+0x1e>
 8002cd0:	682b      	ldr	r3, [r5, #0]
 8002cd2:	b103      	cbz	r3, 8002cd6 <_write_r+0x1e>
 8002cd4:	6023      	str	r3, [r4, #0]
 8002cd6:	bd38      	pop	{r3, r4, r5, pc}
 8002cd8:	20001108 	.word	0x20001108

08002cdc <__errno>:
 8002cdc:	4b01      	ldr	r3, [pc, #4]	@ (8002ce4 <__errno+0x8>)
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000064 	.word	0x20000064

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	2600      	movs	r6, #0
 8002cec:	4d0c      	ldr	r5, [pc, #48]	@ (8002d20 <__libc_init_array+0x38>)
 8002cee:	4c0d      	ldr	r4, [pc, #52]	@ (8002d24 <__libc_init_array+0x3c>)
 8002cf0:	1b64      	subs	r4, r4, r5
 8002cf2:	10a4      	asrs	r4, r4, #2
 8002cf4:	42a6      	cmp	r6, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	f000 fd30 	bl	800375c <_init>
 8002cfc:	2600      	movs	r6, #0
 8002cfe:	4d0a      	ldr	r5, [pc, #40]	@ (8002d28 <__libc_init_array+0x40>)
 8002d00:	4c0a      	ldr	r4, [pc, #40]	@ (8002d2c <__libc_init_array+0x44>)
 8002d02:	1b64      	subs	r4, r4, r5
 8002d04:	10a4      	asrs	r4, r4, #2
 8002d06:	42a6      	cmp	r6, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d10:	4798      	blx	r3
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1a:	4798      	blx	r3
 8002d1c:	3601      	adds	r6, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08003858 	.word	0x08003858
 8002d24:	08003858 	.word	0x08003858
 8002d28:	08003858 	.word	0x08003858
 8002d2c:	0800385c 	.word	0x0800385c

08002d30 <__retarget_lock_init_recursive>:
 8002d30:	4770      	bx	lr

08002d32 <__retarget_lock_acquire_recursive>:
 8002d32:	4770      	bx	lr

08002d34 <__retarget_lock_release_recursive>:
 8002d34:	4770      	bx	lr
	...

08002d38 <_free_r>:
 8002d38:	b538      	push	{r3, r4, r5, lr}
 8002d3a:	4605      	mov	r5, r0
 8002d3c:	2900      	cmp	r1, #0
 8002d3e:	d040      	beq.n	8002dc2 <_free_r+0x8a>
 8002d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d44:	1f0c      	subs	r4, r1, #4
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	bfb8      	it	lt
 8002d4a:	18e4      	addlt	r4, r4, r3
 8002d4c:	f000 f8de 	bl	8002f0c <__malloc_lock>
 8002d50:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc4 <_free_r+0x8c>)
 8002d52:	6813      	ldr	r3, [r2, #0]
 8002d54:	b933      	cbnz	r3, 8002d64 <_free_r+0x2c>
 8002d56:	6063      	str	r3, [r4, #4]
 8002d58:	6014      	str	r4, [r2, #0]
 8002d5a:	4628      	mov	r0, r5
 8002d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d60:	f000 b8da 	b.w	8002f18 <__malloc_unlock>
 8002d64:	42a3      	cmp	r3, r4
 8002d66:	d908      	bls.n	8002d7a <_free_r+0x42>
 8002d68:	6820      	ldr	r0, [r4, #0]
 8002d6a:	1821      	adds	r1, r4, r0
 8002d6c:	428b      	cmp	r3, r1
 8002d6e:	bf01      	itttt	eq
 8002d70:	6819      	ldreq	r1, [r3, #0]
 8002d72:	685b      	ldreq	r3, [r3, #4]
 8002d74:	1809      	addeq	r1, r1, r0
 8002d76:	6021      	streq	r1, [r4, #0]
 8002d78:	e7ed      	b.n	8002d56 <_free_r+0x1e>
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	b10b      	cbz	r3, 8002d84 <_free_r+0x4c>
 8002d80:	42a3      	cmp	r3, r4
 8002d82:	d9fa      	bls.n	8002d7a <_free_r+0x42>
 8002d84:	6811      	ldr	r1, [r2, #0]
 8002d86:	1850      	adds	r0, r2, r1
 8002d88:	42a0      	cmp	r0, r4
 8002d8a:	d10b      	bne.n	8002da4 <_free_r+0x6c>
 8002d8c:	6820      	ldr	r0, [r4, #0]
 8002d8e:	4401      	add	r1, r0
 8002d90:	1850      	adds	r0, r2, r1
 8002d92:	4283      	cmp	r3, r0
 8002d94:	6011      	str	r1, [r2, #0]
 8002d96:	d1e0      	bne.n	8002d5a <_free_r+0x22>
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4408      	add	r0, r1
 8002d9e:	6010      	str	r0, [r2, #0]
 8002da0:	6053      	str	r3, [r2, #4]
 8002da2:	e7da      	b.n	8002d5a <_free_r+0x22>
 8002da4:	d902      	bls.n	8002dac <_free_r+0x74>
 8002da6:	230c      	movs	r3, #12
 8002da8:	602b      	str	r3, [r5, #0]
 8002daa:	e7d6      	b.n	8002d5a <_free_r+0x22>
 8002dac:	6820      	ldr	r0, [r4, #0]
 8002dae:	1821      	adds	r1, r4, r0
 8002db0:	428b      	cmp	r3, r1
 8002db2:	bf01      	itttt	eq
 8002db4:	6819      	ldreq	r1, [r3, #0]
 8002db6:	685b      	ldreq	r3, [r3, #4]
 8002db8:	1809      	addeq	r1, r1, r0
 8002dba:	6021      	streq	r1, [r4, #0]
 8002dbc:	6063      	str	r3, [r4, #4]
 8002dbe:	6054      	str	r4, [r2, #4]
 8002dc0:	e7cb      	b.n	8002d5a <_free_r+0x22>
 8002dc2:	bd38      	pop	{r3, r4, r5, pc}
 8002dc4:	20001114 	.word	0x20001114

08002dc8 <sbrk_aligned>:
 8002dc8:	b570      	push	{r4, r5, r6, lr}
 8002dca:	4e0f      	ldr	r6, [pc, #60]	@ (8002e08 <sbrk_aligned+0x40>)
 8002dcc:	460c      	mov	r4, r1
 8002dce:	6831      	ldr	r1, [r6, #0]
 8002dd0:	4605      	mov	r5, r0
 8002dd2:	b911      	cbnz	r1, 8002dda <sbrk_aligned+0x12>
 8002dd4:	f000 fca4 	bl	8003720 <_sbrk_r>
 8002dd8:	6030      	str	r0, [r6, #0]
 8002dda:	4621      	mov	r1, r4
 8002ddc:	4628      	mov	r0, r5
 8002dde:	f000 fc9f 	bl	8003720 <_sbrk_r>
 8002de2:	1c43      	adds	r3, r0, #1
 8002de4:	d103      	bne.n	8002dee <sbrk_aligned+0x26>
 8002de6:	f04f 34ff 	mov.w	r4, #4294967295
 8002dea:	4620      	mov	r0, r4
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	1cc4      	adds	r4, r0, #3
 8002df0:	f024 0403 	bic.w	r4, r4, #3
 8002df4:	42a0      	cmp	r0, r4
 8002df6:	d0f8      	beq.n	8002dea <sbrk_aligned+0x22>
 8002df8:	1a21      	subs	r1, r4, r0
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	f000 fc90 	bl	8003720 <_sbrk_r>
 8002e00:	3001      	adds	r0, #1
 8002e02:	d1f2      	bne.n	8002dea <sbrk_aligned+0x22>
 8002e04:	e7ef      	b.n	8002de6 <sbrk_aligned+0x1e>
 8002e06:	bf00      	nop
 8002e08:	20001110 	.word	0x20001110

08002e0c <_malloc_r>:
 8002e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e10:	1ccd      	adds	r5, r1, #3
 8002e12:	f025 0503 	bic.w	r5, r5, #3
 8002e16:	3508      	adds	r5, #8
 8002e18:	2d0c      	cmp	r5, #12
 8002e1a:	bf38      	it	cc
 8002e1c:	250c      	movcc	r5, #12
 8002e1e:	2d00      	cmp	r5, #0
 8002e20:	4606      	mov	r6, r0
 8002e22:	db01      	blt.n	8002e28 <_malloc_r+0x1c>
 8002e24:	42a9      	cmp	r1, r5
 8002e26:	d904      	bls.n	8002e32 <_malloc_r+0x26>
 8002e28:	230c      	movs	r3, #12
 8002e2a:	6033      	str	r3, [r6, #0]
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f08 <_malloc_r+0xfc>
 8002e36:	f000 f869 	bl	8002f0c <__malloc_lock>
 8002e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8002e3e:	461c      	mov	r4, r3
 8002e40:	bb44      	cbnz	r4, 8002e94 <_malloc_r+0x88>
 8002e42:	4629      	mov	r1, r5
 8002e44:	4630      	mov	r0, r6
 8002e46:	f7ff ffbf 	bl	8002dc8 <sbrk_aligned>
 8002e4a:	1c43      	adds	r3, r0, #1
 8002e4c:	4604      	mov	r4, r0
 8002e4e:	d158      	bne.n	8002f02 <_malloc_r+0xf6>
 8002e50:	f8d8 4000 	ldr.w	r4, [r8]
 8002e54:	4627      	mov	r7, r4
 8002e56:	2f00      	cmp	r7, #0
 8002e58:	d143      	bne.n	8002ee2 <_malloc_r+0xd6>
 8002e5a:	2c00      	cmp	r4, #0
 8002e5c:	d04b      	beq.n	8002ef6 <_malloc_r+0xea>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	4639      	mov	r1, r7
 8002e62:	4630      	mov	r0, r6
 8002e64:	eb04 0903 	add.w	r9, r4, r3
 8002e68:	f000 fc5a 	bl	8003720 <_sbrk_r>
 8002e6c:	4581      	cmp	r9, r0
 8002e6e:	d142      	bne.n	8002ef6 <_malloc_r+0xea>
 8002e70:	6821      	ldr	r1, [r4, #0]
 8002e72:	4630      	mov	r0, r6
 8002e74:	1a6d      	subs	r5, r5, r1
 8002e76:	4629      	mov	r1, r5
 8002e78:	f7ff ffa6 	bl	8002dc8 <sbrk_aligned>
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d03a      	beq.n	8002ef6 <_malloc_r+0xea>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	442b      	add	r3, r5
 8002e84:	6023      	str	r3, [r4, #0]
 8002e86:	f8d8 3000 	ldr.w	r3, [r8]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	bb62      	cbnz	r2, 8002ee8 <_malloc_r+0xdc>
 8002e8e:	f8c8 7000 	str.w	r7, [r8]
 8002e92:	e00f      	b.n	8002eb4 <_malloc_r+0xa8>
 8002e94:	6822      	ldr	r2, [r4, #0]
 8002e96:	1b52      	subs	r2, r2, r5
 8002e98:	d420      	bmi.n	8002edc <_malloc_r+0xd0>
 8002e9a:	2a0b      	cmp	r2, #11
 8002e9c:	d917      	bls.n	8002ece <_malloc_r+0xc2>
 8002e9e:	1961      	adds	r1, r4, r5
 8002ea0:	42a3      	cmp	r3, r4
 8002ea2:	6025      	str	r5, [r4, #0]
 8002ea4:	bf18      	it	ne
 8002ea6:	6059      	strne	r1, [r3, #4]
 8002ea8:	6863      	ldr	r3, [r4, #4]
 8002eaa:	bf08      	it	eq
 8002eac:	f8c8 1000 	streq.w	r1, [r8]
 8002eb0:	5162      	str	r2, [r4, r5]
 8002eb2:	604b      	str	r3, [r1, #4]
 8002eb4:	4630      	mov	r0, r6
 8002eb6:	f000 f82f 	bl	8002f18 <__malloc_unlock>
 8002eba:	f104 000b 	add.w	r0, r4, #11
 8002ebe:	1d23      	adds	r3, r4, #4
 8002ec0:	f020 0007 	bic.w	r0, r0, #7
 8002ec4:	1ac2      	subs	r2, r0, r3
 8002ec6:	bf1c      	itt	ne
 8002ec8:	1a1b      	subne	r3, r3, r0
 8002eca:	50a3      	strne	r3, [r4, r2]
 8002ecc:	e7af      	b.n	8002e2e <_malloc_r+0x22>
 8002ece:	6862      	ldr	r2, [r4, #4]
 8002ed0:	42a3      	cmp	r3, r4
 8002ed2:	bf0c      	ite	eq
 8002ed4:	f8c8 2000 	streq.w	r2, [r8]
 8002ed8:	605a      	strne	r2, [r3, #4]
 8002eda:	e7eb      	b.n	8002eb4 <_malloc_r+0xa8>
 8002edc:	4623      	mov	r3, r4
 8002ede:	6864      	ldr	r4, [r4, #4]
 8002ee0:	e7ae      	b.n	8002e40 <_malloc_r+0x34>
 8002ee2:	463c      	mov	r4, r7
 8002ee4:	687f      	ldr	r7, [r7, #4]
 8002ee6:	e7b6      	b.n	8002e56 <_malloc_r+0x4a>
 8002ee8:	461a      	mov	r2, r3
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d1fb      	bne.n	8002ee8 <_malloc_r+0xdc>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	6053      	str	r3, [r2, #4]
 8002ef4:	e7de      	b.n	8002eb4 <_malloc_r+0xa8>
 8002ef6:	230c      	movs	r3, #12
 8002ef8:	4630      	mov	r0, r6
 8002efa:	6033      	str	r3, [r6, #0]
 8002efc:	f000 f80c 	bl	8002f18 <__malloc_unlock>
 8002f00:	e794      	b.n	8002e2c <_malloc_r+0x20>
 8002f02:	6005      	str	r5, [r0, #0]
 8002f04:	e7d6      	b.n	8002eb4 <_malloc_r+0xa8>
 8002f06:	bf00      	nop
 8002f08:	20001114 	.word	0x20001114

08002f0c <__malloc_lock>:
 8002f0c:	4801      	ldr	r0, [pc, #4]	@ (8002f14 <__malloc_lock+0x8>)
 8002f0e:	f7ff bf10 	b.w	8002d32 <__retarget_lock_acquire_recursive>
 8002f12:	bf00      	nop
 8002f14:	2000110c 	.word	0x2000110c

08002f18 <__malloc_unlock>:
 8002f18:	4801      	ldr	r0, [pc, #4]	@ (8002f20 <__malloc_unlock+0x8>)
 8002f1a:	f7ff bf0b 	b.w	8002d34 <__retarget_lock_release_recursive>
 8002f1e:	bf00      	nop
 8002f20:	2000110c 	.word	0x2000110c

08002f24 <__sfputc_r>:
 8002f24:	6893      	ldr	r3, [r2, #8]
 8002f26:	b410      	push	{r4}
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	6093      	str	r3, [r2, #8]
 8002f2e:	da07      	bge.n	8002f40 <__sfputc_r+0x1c>
 8002f30:	6994      	ldr	r4, [r2, #24]
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	db01      	blt.n	8002f3a <__sfputc_r+0x16>
 8002f36:	290a      	cmp	r1, #10
 8002f38:	d102      	bne.n	8002f40 <__sfputc_r+0x1c>
 8002f3a:	bc10      	pop	{r4}
 8002f3c:	f7ff bdec 	b.w	8002b18 <__swbuf_r>
 8002f40:	6813      	ldr	r3, [r2, #0]
 8002f42:	1c58      	adds	r0, r3, #1
 8002f44:	6010      	str	r0, [r2, #0]
 8002f46:	7019      	strb	r1, [r3, #0]
 8002f48:	4608      	mov	r0, r1
 8002f4a:	bc10      	pop	{r4}
 8002f4c:	4770      	bx	lr

08002f4e <__sfputs_r>:
 8002f4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f50:	4606      	mov	r6, r0
 8002f52:	460f      	mov	r7, r1
 8002f54:	4614      	mov	r4, r2
 8002f56:	18d5      	adds	r5, r2, r3
 8002f58:	42ac      	cmp	r4, r5
 8002f5a:	d101      	bne.n	8002f60 <__sfputs_r+0x12>
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	e007      	b.n	8002f70 <__sfputs_r+0x22>
 8002f60:	463a      	mov	r2, r7
 8002f62:	4630      	mov	r0, r6
 8002f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f68:	f7ff ffdc 	bl	8002f24 <__sfputc_r>
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	d1f3      	bne.n	8002f58 <__sfputs_r+0xa>
 8002f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f74 <_vfiprintf_r>:
 8002f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f78:	460d      	mov	r5, r1
 8002f7a:	4614      	mov	r4, r2
 8002f7c:	4698      	mov	r8, r3
 8002f7e:	4606      	mov	r6, r0
 8002f80:	b09d      	sub	sp, #116	@ 0x74
 8002f82:	b118      	cbz	r0, 8002f8c <_vfiprintf_r+0x18>
 8002f84:	6a03      	ldr	r3, [r0, #32]
 8002f86:	b90b      	cbnz	r3, 8002f8c <_vfiprintf_r+0x18>
 8002f88:	f7ff fcd2 	bl	8002930 <__sinit>
 8002f8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f8e:	07d9      	lsls	r1, r3, #31
 8002f90:	d405      	bmi.n	8002f9e <_vfiprintf_r+0x2a>
 8002f92:	89ab      	ldrh	r3, [r5, #12]
 8002f94:	059a      	lsls	r2, r3, #22
 8002f96:	d402      	bmi.n	8002f9e <_vfiprintf_r+0x2a>
 8002f98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f9a:	f7ff feca 	bl	8002d32 <__retarget_lock_acquire_recursive>
 8002f9e:	89ab      	ldrh	r3, [r5, #12]
 8002fa0:	071b      	lsls	r3, r3, #28
 8002fa2:	d501      	bpl.n	8002fa8 <_vfiprintf_r+0x34>
 8002fa4:	692b      	ldr	r3, [r5, #16]
 8002fa6:	b99b      	cbnz	r3, 8002fd0 <_vfiprintf_r+0x5c>
 8002fa8:	4629      	mov	r1, r5
 8002faa:	4630      	mov	r0, r6
 8002fac:	f7ff fdf2 	bl	8002b94 <__swsetup_r>
 8002fb0:	b170      	cbz	r0, 8002fd0 <_vfiprintf_r+0x5c>
 8002fb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002fb4:	07dc      	lsls	r4, r3, #31
 8002fb6:	d504      	bpl.n	8002fc2 <_vfiprintf_r+0x4e>
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fbc:	b01d      	add	sp, #116	@ 0x74
 8002fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc2:	89ab      	ldrh	r3, [r5, #12]
 8002fc4:	0598      	lsls	r0, r3, #22
 8002fc6:	d4f7      	bmi.n	8002fb8 <_vfiprintf_r+0x44>
 8002fc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002fca:	f7ff feb3 	bl	8002d34 <__retarget_lock_release_recursive>
 8002fce:	e7f3      	b.n	8002fb8 <_vfiprintf_r+0x44>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fda:	2330      	movs	r3, #48	@ 0x30
 8002fdc:	f04f 0901 	mov.w	r9, #1
 8002fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fe4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003190 <_vfiprintf_r+0x21c>
 8002fe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fec:	4623      	mov	r3, r4
 8002fee:	469a      	mov	sl, r3
 8002ff0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ff4:	b10a      	cbz	r2, 8002ffa <_vfiprintf_r+0x86>
 8002ff6:	2a25      	cmp	r2, #37	@ 0x25
 8002ff8:	d1f9      	bne.n	8002fee <_vfiprintf_r+0x7a>
 8002ffa:	ebba 0b04 	subs.w	fp, sl, r4
 8002ffe:	d00b      	beq.n	8003018 <_vfiprintf_r+0xa4>
 8003000:	465b      	mov	r3, fp
 8003002:	4622      	mov	r2, r4
 8003004:	4629      	mov	r1, r5
 8003006:	4630      	mov	r0, r6
 8003008:	f7ff ffa1 	bl	8002f4e <__sfputs_r>
 800300c:	3001      	adds	r0, #1
 800300e:	f000 80a7 	beq.w	8003160 <_vfiprintf_r+0x1ec>
 8003012:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003014:	445a      	add	r2, fp
 8003016:	9209      	str	r2, [sp, #36]	@ 0x24
 8003018:	f89a 3000 	ldrb.w	r3, [sl]
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 809f 	beq.w	8003160 <_vfiprintf_r+0x1ec>
 8003022:	2300      	movs	r3, #0
 8003024:	f04f 32ff 	mov.w	r2, #4294967295
 8003028:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800302c:	f10a 0a01 	add.w	sl, sl, #1
 8003030:	9304      	str	r3, [sp, #16]
 8003032:	9307      	str	r3, [sp, #28]
 8003034:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003038:	931a      	str	r3, [sp, #104]	@ 0x68
 800303a:	4654      	mov	r4, sl
 800303c:	2205      	movs	r2, #5
 800303e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003042:	4853      	ldr	r0, [pc, #332]	@ (8003190 <_vfiprintf_r+0x21c>)
 8003044:	f000 fb7c 	bl	8003740 <memchr>
 8003048:	9a04      	ldr	r2, [sp, #16]
 800304a:	b9d8      	cbnz	r0, 8003084 <_vfiprintf_r+0x110>
 800304c:	06d1      	lsls	r1, r2, #27
 800304e:	bf44      	itt	mi
 8003050:	2320      	movmi	r3, #32
 8003052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003056:	0713      	lsls	r3, r2, #28
 8003058:	bf44      	itt	mi
 800305a:	232b      	movmi	r3, #43	@ 0x2b
 800305c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003060:	f89a 3000 	ldrb.w	r3, [sl]
 8003064:	2b2a      	cmp	r3, #42	@ 0x2a
 8003066:	d015      	beq.n	8003094 <_vfiprintf_r+0x120>
 8003068:	4654      	mov	r4, sl
 800306a:	2000      	movs	r0, #0
 800306c:	f04f 0c0a 	mov.w	ip, #10
 8003070:	9a07      	ldr	r2, [sp, #28]
 8003072:	4621      	mov	r1, r4
 8003074:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003078:	3b30      	subs	r3, #48	@ 0x30
 800307a:	2b09      	cmp	r3, #9
 800307c:	d94b      	bls.n	8003116 <_vfiprintf_r+0x1a2>
 800307e:	b1b0      	cbz	r0, 80030ae <_vfiprintf_r+0x13a>
 8003080:	9207      	str	r2, [sp, #28]
 8003082:	e014      	b.n	80030ae <_vfiprintf_r+0x13a>
 8003084:	eba0 0308 	sub.w	r3, r0, r8
 8003088:	fa09 f303 	lsl.w	r3, r9, r3
 800308c:	4313      	orrs	r3, r2
 800308e:	46a2      	mov	sl, r4
 8003090:	9304      	str	r3, [sp, #16]
 8003092:	e7d2      	b.n	800303a <_vfiprintf_r+0xc6>
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	1d19      	adds	r1, r3, #4
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	9103      	str	r1, [sp, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	bfbb      	ittet	lt
 80030a0:	425b      	neglt	r3, r3
 80030a2:	f042 0202 	orrlt.w	r2, r2, #2
 80030a6:	9307      	strge	r3, [sp, #28]
 80030a8:	9307      	strlt	r3, [sp, #28]
 80030aa:	bfb8      	it	lt
 80030ac:	9204      	strlt	r2, [sp, #16]
 80030ae:	7823      	ldrb	r3, [r4, #0]
 80030b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80030b2:	d10a      	bne.n	80030ca <_vfiprintf_r+0x156>
 80030b4:	7863      	ldrb	r3, [r4, #1]
 80030b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80030b8:	d132      	bne.n	8003120 <_vfiprintf_r+0x1ac>
 80030ba:	9b03      	ldr	r3, [sp, #12]
 80030bc:	3402      	adds	r4, #2
 80030be:	1d1a      	adds	r2, r3, #4
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	9203      	str	r2, [sp, #12]
 80030c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030c8:	9305      	str	r3, [sp, #20]
 80030ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003194 <_vfiprintf_r+0x220>
 80030ce:	2203      	movs	r2, #3
 80030d0:	4650      	mov	r0, sl
 80030d2:	7821      	ldrb	r1, [r4, #0]
 80030d4:	f000 fb34 	bl	8003740 <memchr>
 80030d8:	b138      	cbz	r0, 80030ea <_vfiprintf_r+0x176>
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	9b04      	ldr	r3, [sp, #16]
 80030de:	eba0 000a 	sub.w	r0, r0, sl
 80030e2:	4082      	lsls	r2, r0
 80030e4:	4313      	orrs	r3, r2
 80030e6:	3401      	adds	r4, #1
 80030e8:	9304      	str	r3, [sp, #16]
 80030ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030ee:	2206      	movs	r2, #6
 80030f0:	4829      	ldr	r0, [pc, #164]	@ (8003198 <_vfiprintf_r+0x224>)
 80030f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030f6:	f000 fb23 	bl	8003740 <memchr>
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d03f      	beq.n	800317e <_vfiprintf_r+0x20a>
 80030fe:	4b27      	ldr	r3, [pc, #156]	@ (800319c <_vfiprintf_r+0x228>)
 8003100:	bb1b      	cbnz	r3, 800314a <_vfiprintf_r+0x1d6>
 8003102:	9b03      	ldr	r3, [sp, #12]
 8003104:	3307      	adds	r3, #7
 8003106:	f023 0307 	bic.w	r3, r3, #7
 800310a:	3308      	adds	r3, #8
 800310c:	9303      	str	r3, [sp, #12]
 800310e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003110:	443b      	add	r3, r7
 8003112:	9309      	str	r3, [sp, #36]	@ 0x24
 8003114:	e76a      	b.n	8002fec <_vfiprintf_r+0x78>
 8003116:	460c      	mov	r4, r1
 8003118:	2001      	movs	r0, #1
 800311a:	fb0c 3202 	mla	r2, ip, r2, r3
 800311e:	e7a8      	b.n	8003072 <_vfiprintf_r+0xfe>
 8003120:	2300      	movs	r3, #0
 8003122:	f04f 0c0a 	mov.w	ip, #10
 8003126:	4619      	mov	r1, r3
 8003128:	3401      	adds	r4, #1
 800312a:	9305      	str	r3, [sp, #20]
 800312c:	4620      	mov	r0, r4
 800312e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003132:	3a30      	subs	r2, #48	@ 0x30
 8003134:	2a09      	cmp	r2, #9
 8003136:	d903      	bls.n	8003140 <_vfiprintf_r+0x1cc>
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0c6      	beq.n	80030ca <_vfiprintf_r+0x156>
 800313c:	9105      	str	r1, [sp, #20]
 800313e:	e7c4      	b.n	80030ca <_vfiprintf_r+0x156>
 8003140:	4604      	mov	r4, r0
 8003142:	2301      	movs	r3, #1
 8003144:	fb0c 2101 	mla	r1, ip, r1, r2
 8003148:	e7f0      	b.n	800312c <_vfiprintf_r+0x1b8>
 800314a:	ab03      	add	r3, sp, #12
 800314c:	9300      	str	r3, [sp, #0]
 800314e:	462a      	mov	r2, r5
 8003150:	4630      	mov	r0, r6
 8003152:	4b13      	ldr	r3, [pc, #76]	@ (80031a0 <_vfiprintf_r+0x22c>)
 8003154:	a904      	add	r1, sp, #16
 8003156:	f3af 8000 	nop.w
 800315a:	4607      	mov	r7, r0
 800315c:	1c78      	adds	r0, r7, #1
 800315e:	d1d6      	bne.n	800310e <_vfiprintf_r+0x19a>
 8003160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003162:	07d9      	lsls	r1, r3, #31
 8003164:	d405      	bmi.n	8003172 <_vfiprintf_r+0x1fe>
 8003166:	89ab      	ldrh	r3, [r5, #12]
 8003168:	059a      	lsls	r2, r3, #22
 800316a:	d402      	bmi.n	8003172 <_vfiprintf_r+0x1fe>
 800316c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800316e:	f7ff fde1 	bl	8002d34 <__retarget_lock_release_recursive>
 8003172:	89ab      	ldrh	r3, [r5, #12]
 8003174:	065b      	lsls	r3, r3, #25
 8003176:	f53f af1f 	bmi.w	8002fb8 <_vfiprintf_r+0x44>
 800317a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800317c:	e71e      	b.n	8002fbc <_vfiprintf_r+0x48>
 800317e:	ab03      	add	r3, sp, #12
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	462a      	mov	r2, r5
 8003184:	4630      	mov	r0, r6
 8003186:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <_vfiprintf_r+0x22c>)
 8003188:	a904      	add	r1, sp, #16
 800318a:	f000 f87d 	bl	8003288 <_printf_i>
 800318e:	e7e4      	b.n	800315a <_vfiprintf_r+0x1e6>
 8003190:	08003822 	.word	0x08003822
 8003194:	08003828 	.word	0x08003828
 8003198:	0800382c 	.word	0x0800382c
 800319c:	00000000 	.word	0x00000000
 80031a0:	08002f4f 	.word	0x08002f4f

080031a4 <_printf_common>:
 80031a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031a8:	4616      	mov	r6, r2
 80031aa:	4698      	mov	r8, r3
 80031ac:	688a      	ldr	r2, [r1, #8]
 80031ae:	690b      	ldr	r3, [r1, #16]
 80031b0:	4607      	mov	r7, r0
 80031b2:	4293      	cmp	r3, r2
 80031b4:	bfb8      	it	lt
 80031b6:	4613      	movlt	r3, r2
 80031b8:	6033      	str	r3, [r6, #0]
 80031ba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80031be:	460c      	mov	r4, r1
 80031c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80031c4:	b10a      	cbz	r2, 80031ca <_printf_common+0x26>
 80031c6:	3301      	adds	r3, #1
 80031c8:	6033      	str	r3, [r6, #0]
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	0699      	lsls	r1, r3, #26
 80031ce:	bf42      	ittt	mi
 80031d0:	6833      	ldrmi	r3, [r6, #0]
 80031d2:	3302      	addmi	r3, #2
 80031d4:	6033      	strmi	r3, [r6, #0]
 80031d6:	6825      	ldr	r5, [r4, #0]
 80031d8:	f015 0506 	ands.w	r5, r5, #6
 80031dc:	d106      	bne.n	80031ec <_printf_common+0x48>
 80031de:	f104 0a19 	add.w	sl, r4, #25
 80031e2:	68e3      	ldr	r3, [r4, #12]
 80031e4:	6832      	ldr	r2, [r6, #0]
 80031e6:	1a9b      	subs	r3, r3, r2
 80031e8:	42ab      	cmp	r3, r5
 80031ea:	dc2b      	bgt.n	8003244 <_printf_common+0xa0>
 80031ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	3b00      	subs	r3, #0
 80031f4:	bf18      	it	ne
 80031f6:	2301      	movne	r3, #1
 80031f8:	0692      	lsls	r2, r2, #26
 80031fa:	d430      	bmi.n	800325e <_printf_common+0xba>
 80031fc:	4641      	mov	r1, r8
 80031fe:	4638      	mov	r0, r7
 8003200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003204:	47c8      	blx	r9
 8003206:	3001      	adds	r0, #1
 8003208:	d023      	beq.n	8003252 <_printf_common+0xae>
 800320a:	6823      	ldr	r3, [r4, #0]
 800320c:	6922      	ldr	r2, [r4, #16]
 800320e:	f003 0306 	and.w	r3, r3, #6
 8003212:	2b04      	cmp	r3, #4
 8003214:	bf14      	ite	ne
 8003216:	2500      	movne	r5, #0
 8003218:	6833      	ldreq	r3, [r6, #0]
 800321a:	f04f 0600 	mov.w	r6, #0
 800321e:	bf08      	it	eq
 8003220:	68e5      	ldreq	r5, [r4, #12]
 8003222:	f104 041a 	add.w	r4, r4, #26
 8003226:	bf08      	it	eq
 8003228:	1aed      	subeq	r5, r5, r3
 800322a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800322e:	bf08      	it	eq
 8003230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003234:	4293      	cmp	r3, r2
 8003236:	bfc4      	itt	gt
 8003238:	1a9b      	subgt	r3, r3, r2
 800323a:	18ed      	addgt	r5, r5, r3
 800323c:	42b5      	cmp	r5, r6
 800323e:	d11a      	bne.n	8003276 <_printf_common+0xd2>
 8003240:	2000      	movs	r0, #0
 8003242:	e008      	b.n	8003256 <_printf_common+0xb2>
 8003244:	2301      	movs	r3, #1
 8003246:	4652      	mov	r2, sl
 8003248:	4641      	mov	r1, r8
 800324a:	4638      	mov	r0, r7
 800324c:	47c8      	blx	r9
 800324e:	3001      	adds	r0, #1
 8003250:	d103      	bne.n	800325a <_printf_common+0xb6>
 8003252:	f04f 30ff 	mov.w	r0, #4294967295
 8003256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800325a:	3501      	adds	r5, #1
 800325c:	e7c1      	b.n	80031e2 <_printf_common+0x3e>
 800325e:	2030      	movs	r0, #48	@ 0x30
 8003260:	18e1      	adds	r1, r4, r3
 8003262:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003266:	1c5a      	adds	r2, r3, #1
 8003268:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800326c:	4422      	add	r2, r4
 800326e:	3302      	adds	r3, #2
 8003270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003274:	e7c2      	b.n	80031fc <_printf_common+0x58>
 8003276:	2301      	movs	r3, #1
 8003278:	4622      	mov	r2, r4
 800327a:	4641      	mov	r1, r8
 800327c:	4638      	mov	r0, r7
 800327e:	47c8      	blx	r9
 8003280:	3001      	adds	r0, #1
 8003282:	d0e6      	beq.n	8003252 <_printf_common+0xae>
 8003284:	3601      	adds	r6, #1
 8003286:	e7d9      	b.n	800323c <_printf_common+0x98>

08003288 <_printf_i>:
 8003288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800328c:	7e0f      	ldrb	r7, [r1, #24]
 800328e:	4691      	mov	r9, r2
 8003290:	2f78      	cmp	r7, #120	@ 0x78
 8003292:	4680      	mov	r8, r0
 8003294:	460c      	mov	r4, r1
 8003296:	469a      	mov	sl, r3
 8003298:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800329a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800329e:	d807      	bhi.n	80032b0 <_printf_i+0x28>
 80032a0:	2f62      	cmp	r7, #98	@ 0x62
 80032a2:	d80a      	bhi.n	80032ba <_printf_i+0x32>
 80032a4:	2f00      	cmp	r7, #0
 80032a6:	f000 80d3 	beq.w	8003450 <_printf_i+0x1c8>
 80032aa:	2f58      	cmp	r7, #88	@ 0x58
 80032ac:	f000 80ba 	beq.w	8003424 <_printf_i+0x19c>
 80032b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80032b8:	e03a      	b.n	8003330 <_printf_i+0xa8>
 80032ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80032be:	2b15      	cmp	r3, #21
 80032c0:	d8f6      	bhi.n	80032b0 <_printf_i+0x28>
 80032c2:	a101      	add	r1, pc, #4	@ (adr r1, 80032c8 <_printf_i+0x40>)
 80032c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032c8:	08003321 	.word	0x08003321
 80032cc:	08003335 	.word	0x08003335
 80032d0:	080032b1 	.word	0x080032b1
 80032d4:	080032b1 	.word	0x080032b1
 80032d8:	080032b1 	.word	0x080032b1
 80032dc:	080032b1 	.word	0x080032b1
 80032e0:	08003335 	.word	0x08003335
 80032e4:	080032b1 	.word	0x080032b1
 80032e8:	080032b1 	.word	0x080032b1
 80032ec:	080032b1 	.word	0x080032b1
 80032f0:	080032b1 	.word	0x080032b1
 80032f4:	08003437 	.word	0x08003437
 80032f8:	0800335f 	.word	0x0800335f
 80032fc:	080033f1 	.word	0x080033f1
 8003300:	080032b1 	.word	0x080032b1
 8003304:	080032b1 	.word	0x080032b1
 8003308:	08003459 	.word	0x08003459
 800330c:	080032b1 	.word	0x080032b1
 8003310:	0800335f 	.word	0x0800335f
 8003314:	080032b1 	.word	0x080032b1
 8003318:	080032b1 	.word	0x080032b1
 800331c:	080033f9 	.word	0x080033f9
 8003320:	6833      	ldr	r3, [r6, #0]
 8003322:	1d1a      	adds	r2, r3, #4
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6032      	str	r2, [r6, #0]
 8003328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800332c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003330:	2301      	movs	r3, #1
 8003332:	e09e      	b.n	8003472 <_printf_i+0x1ea>
 8003334:	6833      	ldr	r3, [r6, #0]
 8003336:	6820      	ldr	r0, [r4, #0]
 8003338:	1d19      	adds	r1, r3, #4
 800333a:	6031      	str	r1, [r6, #0]
 800333c:	0606      	lsls	r6, r0, #24
 800333e:	d501      	bpl.n	8003344 <_printf_i+0xbc>
 8003340:	681d      	ldr	r5, [r3, #0]
 8003342:	e003      	b.n	800334c <_printf_i+0xc4>
 8003344:	0645      	lsls	r5, r0, #25
 8003346:	d5fb      	bpl.n	8003340 <_printf_i+0xb8>
 8003348:	f9b3 5000 	ldrsh.w	r5, [r3]
 800334c:	2d00      	cmp	r5, #0
 800334e:	da03      	bge.n	8003358 <_printf_i+0xd0>
 8003350:	232d      	movs	r3, #45	@ 0x2d
 8003352:	426d      	negs	r5, r5
 8003354:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003358:	230a      	movs	r3, #10
 800335a:	4859      	ldr	r0, [pc, #356]	@ (80034c0 <_printf_i+0x238>)
 800335c:	e011      	b.n	8003382 <_printf_i+0xfa>
 800335e:	6821      	ldr	r1, [r4, #0]
 8003360:	6833      	ldr	r3, [r6, #0]
 8003362:	0608      	lsls	r0, r1, #24
 8003364:	f853 5b04 	ldr.w	r5, [r3], #4
 8003368:	d402      	bmi.n	8003370 <_printf_i+0xe8>
 800336a:	0649      	lsls	r1, r1, #25
 800336c:	bf48      	it	mi
 800336e:	b2ad      	uxthmi	r5, r5
 8003370:	2f6f      	cmp	r7, #111	@ 0x6f
 8003372:	6033      	str	r3, [r6, #0]
 8003374:	bf14      	ite	ne
 8003376:	230a      	movne	r3, #10
 8003378:	2308      	moveq	r3, #8
 800337a:	4851      	ldr	r0, [pc, #324]	@ (80034c0 <_printf_i+0x238>)
 800337c:	2100      	movs	r1, #0
 800337e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003382:	6866      	ldr	r6, [r4, #4]
 8003384:	2e00      	cmp	r6, #0
 8003386:	bfa8      	it	ge
 8003388:	6821      	ldrge	r1, [r4, #0]
 800338a:	60a6      	str	r6, [r4, #8]
 800338c:	bfa4      	itt	ge
 800338e:	f021 0104 	bicge.w	r1, r1, #4
 8003392:	6021      	strge	r1, [r4, #0]
 8003394:	b90d      	cbnz	r5, 800339a <_printf_i+0x112>
 8003396:	2e00      	cmp	r6, #0
 8003398:	d04b      	beq.n	8003432 <_printf_i+0x1aa>
 800339a:	4616      	mov	r6, r2
 800339c:	fbb5 f1f3 	udiv	r1, r5, r3
 80033a0:	fb03 5711 	mls	r7, r3, r1, r5
 80033a4:	5dc7      	ldrb	r7, [r0, r7]
 80033a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033aa:	462f      	mov	r7, r5
 80033ac:	42bb      	cmp	r3, r7
 80033ae:	460d      	mov	r5, r1
 80033b0:	d9f4      	bls.n	800339c <_printf_i+0x114>
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d10b      	bne.n	80033ce <_printf_i+0x146>
 80033b6:	6823      	ldr	r3, [r4, #0]
 80033b8:	07df      	lsls	r7, r3, #31
 80033ba:	d508      	bpl.n	80033ce <_printf_i+0x146>
 80033bc:	6923      	ldr	r3, [r4, #16]
 80033be:	6861      	ldr	r1, [r4, #4]
 80033c0:	4299      	cmp	r1, r3
 80033c2:	bfde      	ittt	le
 80033c4:	2330      	movle	r3, #48	@ 0x30
 80033c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80033ce:	1b92      	subs	r2, r2, r6
 80033d0:	6122      	str	r2, [r4, #16]
 80033d2:	464b      	mov	r3, r9
 80033d4:	4621      	mov	r1, r4
 80033d6:	4640      	mov	r0, r8
 80033d8:	f8cd a000 	str.w	sl, [sp]
 80033dc:	aa03      	add	r2, sp, #12
 80033de:	f7ff fee1 	bl	80031a4 <_printf_common>
 80033e2:	3001      	adds	r0, #1
 80033e4:	d14a      	bne.n	800347c <_printf_i+0x1f4>
 80033e6:	f04f 30ff 	mov.w	r0, #4294967295
 80033ea:	b004      	add	sp, #16
 80033ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f0:	6823      	ldr	r3, [r4, #0]
 80033f2:	f043 0320 	orr.w	r3, r3, #32
 80033f6:	6023      	str	r3, [r4, #0]
 80033f8:	2778      	movs	r7, #120	@ 0x78
 80033fa:	4832      	ldr	r0, [pc, #200]	@ (80034c4 <_printf_i+0x23c>)
 80033fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	6831      	ldr	r1, [r6, #0]
 8003404:	061f      	lsls	r7, r3, #24
 8003406:	f851 5b04 	ldr.w	r5, [r1], #4
 800340a:	d402      	bmi.n	8003412 <_printf_i+0x18a>
 800340c:	065f      	lsls	r7, r3, #25
 800340e:	bf48      	it	mi
 8003410:	b2ad      	uxthmi	r5, r5
 8003412:	6031      	str	r1, [r6, #0]
 8003414:	07d9      	lsls	r1, r3, #31
 8003416:	bf44      	itt	mi
 8003418:	f043 0320 	orrmi.w	r3, r3, #32
 800341c:	6023      	strmi	r3, [r4, #0]
 800341e:	b11d      	cbz	r5, 8003428 <_printf_i+0x1a0>
 8003420:	2310      	movs	r3, #16
 8003422:	e7ab      	b.n	800337c <_printf_i+0xf4>
 8003424:	4826      	ldr	r0, [pc, #152]	@ (80034c0 <_printf_i+0x238>)
 8003426:	e7e9      	b.n	80033fc <_printf_i+0x174>
 8003428:	6823      	ldr	r3, [r4, #0]
 800342a:	f023 0320 	bic.w	r3, r3, #32
 800342e:	6023      	str	r3, [r4, #0]
 8003430:	e7f6      	b.n	8003420 <_printf_i+0x198>
 8003432:	4616      	mov	r6, r2
 8003434:	e7bd      	b.n	80033b2 <_printf_i+0x12a>
 8003436:	6833      	ldr	r3, [r6, #0]
 8003438:	6825      	ldr	r5, [r4, #0]
 800343a:	1d18      	adds	r0, r3, #4
 800343c:	6961      	ldr	r1, [r4, #20]
 800343e:	6030      	str	r0, [r6, #0]
 8003440:	062e      	lsls	r6, r5, #24
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	d501      	bpl.n	800344a <_printf_i+0x1c2>
 8003446:	6019      	str	r1, [r3, #0]
 8003448:	e002      	b.n	8003450 <_printf_i+0x1c8>
 800344a:	0668      	lsls	r0, r5, #25
 800344c:	d5fb      	bpl.n	8003446 <_printf_i+0x1be>
 800344e:	8019      	strh	r1, [r3, #0]
 8003450:	2300      	movs	r3, #0
 8003452:	4616      	mov	r6, r2
 8003454:	6123      	str	r3, [r4, #16]
 8003456:	e7bc      	b.n	80033d2 <_printf_i+0x14a>
 8003458:	6833      	ldr	r3, [r6, #0]
 800345a:	2100      	movs	r1, #0
 800345c:	1d1a      	adds	r2, r3, #4
 800345e:	6032      	str	r2, [r6, #0]
 8003460:	681e      	ldr	r6, [r3, #0]
 8003462:	6862      	ldr	r2, [r4, #4]
 8003464:	4630      	mov	r0, r6
 8003466:	f000 f96b 	bl	8003740 <memchr>
 800346a:	b108      	cbz	r0, 8003470 <_printf_i+0x1e8>
 800346c:	1b80      	subs	r0, r0, r6
 800346e:	6060      	str	r0, [r4, #4]
 8003470:	6863      	ldr	r3, [r4, #4]
 8003472:	6123      	str	r3, [r4, #16]
 8003474:	2300      	movs	r3, #0
 8003476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800347a:	e7aa      	b.n	80033d2 <_printf_i+0x14a>
 800347c:	4632      	mov	r2, r6
 800347e:	4649      	mov	r1, r9
 8003480:	4640      	mov	r0, r8
 8003482:	6923      	ldr	r3, [r4, #16]
 8003484:	47d0      	blx	sl
 8003486:	3001      	adds	r0, #1
 8003488:	d0ad      	beq.n	80033e6 <_printf_i+0x15e>
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	079b      	lsls	r3, r3, #30
 800348e:	d413      	bmi.n	80034b8 <_printf_i+0x230>
 8003490:	68e0      	ldr	r0, [r4, #12]
 8003492:	9b03      	ldr	r3, [sp, #12]
 8003494:	4298      	cmp	r0, r3
 8003496:	bfb8      	it	lt
 8003498:	4618      	movlt	r0, r3
 800349a:	e7a6      	b.n	80033ea <_printf_i+0x162>
 800349c:	2301      	movs	r3, #1
 800349e:	4632      	mov	r2, r6
 80034a0:	4649      	mov	r1, r9
 80034a2:	4640      	mov	r0, r8
 80034a4:	47d0      	blx	sl
 80034a6:	3001      	adds	r0, #1
 80034a8:	d09d      	beq.n	80033e6 <_printf_i+0x15e>
 80034aa:	3501      	adds	r5, #1
 80034ac:	68e3      	ldr	r3, [r4, #12]
 80034ae:	9903      	ldr	r1, [sp, #12]
 80034b0:	1a5b      	subs	r3, r3, r1
 80034b2:	42ab      	cmp	r3, r5
 80034b4:	dcf2      	bgt.n	800349c <_printf_i+0x214>
 80034b6:	e7eb      	b.n	8003490 <_printf_i+0x208>
 80034b8:	2500      	movs	r5, #0
 80034ba:	f104 0619 	add.w	r6, r4, #25
 80034be:	e7f5      	b.n	80034ac <_printf_i+0x224>
 80034c0:	08003833 	.word	0x08003833
 80034c4:	08003844 	.word	0x08003844

080034c8 <__sflush_r>:
 80034c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ce:	0716      	lsls	r6, r2, #28
 80034d0:	4605      	mov	r5, r0
 80034d2:	460c      	mov	r4, r1
 80034d4:	d454      	bmi.n	8003580 <__sflush_r+0xb8>
 80034d6:	684b      	ldr	r3, [r1, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	dc02      	bgt.n	80034e2 <__sflush_r+0x1a>
 80034dc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80034de:	2b00      	cmp	r3, #0
 80034e0:	dd48      	ble.n	8003574 <__sflush_r+0xac>
 80034e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034e4:	2e00      	cmp	r6, #0
 80034e6:	d045      	beq.n	8003574 <__sflush_r+0xac>
 80034e8:	2300      	movs	r3, #0
 80034ea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80034ee:	682f      	ldr	r7, [r5, #0]
 80034f0:	6a21      	ldr	r1, [r4, #32]
 80034f2:	602b      	str	r3, [r5, #0]
 80034f4:	d030      	beq.n	8003558 <__sflush_r+0x90>
 80034f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034f8:	89a3      	ldrh	r3, [r4, #12]
 80034fa:	0759      	lsls	r1, r3, #29
 80034fc:	d505      	bpl.n	800350a <__sflush_r+0x42>
 80034fe:	6863      	ldr	r3, [r4, #4]
 8003500:	1ad2      	subs	r2, r2, r3
 8003502:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003504:	b10b      	cbz	r3, 800350a <__sflush_r+0x42>
 8003506:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003508:	1ad2      	subs	r2, r2, r3
 800350a:	2300      	movs	r3, #0
 800350c:	4628      	mov	r0, r5
 800350e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003510:	6a21      	ldr	r1, [r4, #32]
 8003512:	47b0      	blx	r6
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	89a3      	ldrh	r3, [r4, #12]
 8003518:	d106      	bne.n	8003528 <__sflush_r+0x60>
 800351a:	6829      	ldr	r1, [r5, #0]
 800351c:	291d      	cmp	r1, #29
 800351e:	d82b      	bhi.n	8003578 <__sflush_r+0xb0>
 8003520:	4a28      	ldr	r2, [pc, #160]	@ (80035c4 <__sflush_r+0xfc>)
 8003522:	410a      	asrs	r2, r1
 8003524:	07d6      	lsls	r6, r2, #31
 8003526:	d427      	bmi.n	8003578 <__sflush_r+0xb0>
 8003528:	2200      	movs	r2, #0
 800352a:	6062      	str	r2, [r4, #4]
 800352c:	6922      	ldr	r2, [r4, #16]
 800352e:	04d9      	lsls	r1, r3, #19
 8003530:	6022      	str	r2, [r4, #0]
 8003532:	d504      	bpl.n	800353e <__sflush_r+0x76>
 8003534:	1c42      	adds	r2, r0, #1
 8003536:	d101      	bne.n	800353c <__sflush_r+0x74>
 8003538:	682b      	ldr	r3, [r5, #0]
 800353a:	b903      	cbnz	r3, 800353e <__sflush_r+0x76>
 800353c:	6560      	str	r0, [r4, #84]	@ 0x54
 800353e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003540:	602f      	str	r7, [r5, #0]
 8003542:	b1b9      	cbz	r1, 8003574 <__sflush_r+0xac>
 8003544:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003548:	4299      	cmp	r1, r3
 800354a:	d002      	beq.n	8003552 <__sflush_r+0x8a>
 800354c:	4628      	mov	r0, r5
 800354e:	f7ff fbf3 	bl	8002d38 <_free_r>
 8003552:	2300      	movs	r3, #0
 8003554:	6363      	str	r3, [r4, #52]	@ 0x34
 8003556:	e00d      	b.n	8003574 <__sflush_r+0xac>
 8003558:	2301      	movs	r3, #1
 800355a:	4628      	mov	r0, r5
 800355c:	47b0      	blx	r6
 800355e:	4602      	mov	r2, r0
 8003560:	1c50      	adds	r0, r2, #1
 8003562:	d1c9      	bne.n	80034f8 <__sflush_r+0x30>
 8003564:	682b      	ldr	r3, [r5, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0c6      	beq.n	80034f8 <__sflush_r+0x30>
 800356a:	2b1d      	cmp	r3, #29
 800356c:	d001      	beq.n	8003572 <__sflush_r+0xaa>
 800356e:	2b16      	cmp	r3, #22
 8003570:	d11d      	bne.n	80035ae <__sflush_r+0xe6>
 8003572:	602f      	str	r7, [r5, #0]
 8003574:	2000      	movs	r0, #0
 8003576:	e021      	b.n	80035bc <__sflush_r+0xf4>
 8003578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800357c:	b21b      	sxth	r3, r3
 800357e:	e01a      	b.n	80035b6 <__sflush_r+0xee>
 8003580:	690f      	ldr	r7, [r1, #16]
 8003582:	2f00      	cmp	r7, #0
 8003584:	d0f6      	beq.n	8003574 <__sflush_r+0xac>
 8003586:	0793      	lsls	r3, r2, #30
 8003588:	bf18      	it	ne
 800358a:	2300      	movne	r3, #0
 800358c:	680e      	ldr	r6, [r1, #0]
 800358e:	bf08      	it	eq
 8003590:	694b      	ldreq	r3, [r1, #20]
 8003592:	1bf6      	subs	r6, r6, r7
 8003594:	600f      	str	r7, [r1, #0]
 8003596:	608b      	str	r3, [r1, #8]
 8003598:	2e00      	cmp	r6, #0
 800359a:	ddeb      	ble.n	8003574 <__sflush_r+0xac>
 800359c:	4633      	mov	r3, r6
 800359e:	463a      	mov	r2, r7
 80035a0:	4628      	mov	r0, r5
 80035a2:	6a21      	ldr	r1, [r4, #32]
 80035a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80035a8:	47e0      	blx	ip
 80035aa:	2800      	cmp	r0, #0
 80035ac:	dc07      	bgt.n	80035be <__sflush_r+0xf6>
 80035ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b6:	f04f 30ff 	mov.w	r0, #4294967295
 80035ba:	81a3      	strh	r3, [r4, #12]
 80035bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035be:	4407      	add	r7, r0
 80035c0:	1a36      	subs	r6, r6, r0
 80035c2:	e7e9      	b.n	8003598 <__sflush_r+0xd0>
 80035c4:	dfbffffe 	.word	0xdfbffffe

080035c8 <_fflush_r>:
 80035c8:	b538      	push	{r3, r4, r5, lr}
 80035ca:	690b      	ldr	r3, [r1, #16]
 80035cc:	4605      	mov	r5, r0
 80035ce:	460c      	mov	r4, r1
 80035d0:	b913      	cbnz	r3, 80035d8 <_fflush_r+0x10>
 80035d2:	2500      	movs	r5, #0
 80035d4:	4628      	mov	r0, r5
 80035d6:	bd38      	pop	{r3, r4, r5, pc}
 80035d8:	b118      	cbz	r0, 80035e2 <_fflush_r+0x1a>
 80035da:	6a03      	ldr	r3, [r0, #32]
 80035dc:	b90b      	cbnz	r3, 80035e2 <_fflush_r+0x1a>
 80035de:	f7ff f9a7 	bl	8002930 <__sinit>
 80035e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0f3      	beq.n	80035d2 <_fflush_r+0xa>
 80035ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80035ec:	07d0      	lsls	r0, r2, #31
 80035ee:	d404      	bmi.n	80035fa <_fflush_r+0x32>
 80035f0:	0599      	lsls	r1, r3, #22
 80035f2:	d402      	bmi.n	80035fa <_fflush_r+0x32>
 80035f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035f6:	f7ff fb9c 	bl	8002d32 <__retarget_lock_acquire_recursive>
 80035fa:	4628      	mov	r0, r5
 80035fc:	4621      	mov	r1, r4
 80035fe:	f7ff ff63 	bl	80034c8 <__sflush_r>
 8003602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003604:	4605      	mov	r5, r0
 8003606:	07da      	lsls	r2, r3, #31
 8003608:	d4e4      	bmi.n	80035d4 <_fflush_r+0xc>
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	059b      	lsls	r3, r3, #22
 800360e:	d4e1      	bmi.n	80035d4 <_fflush_r+0xc>
 8003610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003612:	f7ff fb8f 	bl	8002d34 <__retarget_lock_release_recursive>
 8003616:	e7dd      	b.n	80035d4 <_fflush_r+0xc>

08003618 <__swhatbuf_r>:
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	460c      	mov	r4, r1
 800361c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003620:	4615      	mov	r5, r2
 8003622:	2900      	cmp	r1, #0
 8003624:	461e      	mov	r6, r3
 8003626:	b096      	sub	sp, #88	@ 0x58
 8003628:	da0c      	bge.n	8003644 <__swhatbuf_r+0x2c>
 800362a:	89a3      	ldrh	r3, [r4, #12]
 800362c:	2100      	movs	r1, #0
 800362e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003632:	bf14      	ite	ne
 8003634:	2340      	movne	r3, #64	@ 0x40
 8003636:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800363a:	2000      	movs	r0, #0
 800363c:	6031      	str	r1, [r6, #0]
 800363e:	602b      	str	r3, [r5, #0]
 8003640:	b016      	add	sp, #88	@ 0x58
 8003642:	bd70      	pop	{r4, r5, r6, pc}
 8003644:	466a      	mov	r2, sp
 8003646:	f000 f849 	bl	80036dc <_fstat_r>
 800364a:	2800      	cmp	r0, #0
 800364c:	dbed      	blt.n	800362a <__swhatbuf_r+0x12>
 800364e:	9901      	ldr	r1, [sp, #4]
 8003650:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003654:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003658:	4259      	negs	r1, r3
 800365a:	4159      	adcs	r1, r3
 800365c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003660:	e7eb      	b.n	800363a <__swhatbuf_r+0x22>

08003662 <__smakebuf_r>:
 8003662:	898b      	ldrh	r3, [r1, #12]
 8003664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003666:	079d      	lsls	r5, r3, #30
 8003668:	4606      	mov	r6, r0
 800366a:	460c      	mov	r4, r1
 800366c:	d507      	bpl.n	800367e <__smakebuf_r+0x1c>
 800366e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003672:	6023      	str	r3, [r4, #0]
 8003674:	6123      	str	r3, [r4, #16]
 8003676:	2301      	movs	r3, #1
 8003678:	6163      	str	r3, [r4, #20]
 800367a:	b003      	add	sp, #12
 800367c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800367e:	466a      	mov	r2, sp
 8003680:	ab01      	add	r3, sp, #4
 8003682:	f7ff ffc9 	bl	8003618 <__swhatbuf_r>
 8003686:	9f00      	ldr	r7, [sp, #0]
 8003688:	4605      	mov	r5, r0
 800368a:	4639      	mov	r1, r7
 800368c:	4630      	mov	r0, r6
 800368e:	f7ff fbbd 	bl	8002e0c <_malloc_r>
 8003692:	b948      	cbnz	r0, 80036a8 <__smakebuf_r+0x46>
 8003694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003698:	059a      	lsls	r2, r3, #22
 800369a:	d4ee      	bmi.n	800367a <__smakebuf_r+0x18>
 800369c:	f023 0303 	bic.w	r3, r3, #3
 80036a0:	f043 0302 	orr.w	r3, r3, #2
 80036a4:	81a3      	strh	r3, [r4, #12]
 80036a6:	e7e2      	b.n	800366e <__smakebuf_r+0xc>
 80036a8:	89a3      	ldrh	r3, [r4, #12]
 80036aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80036ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036b2:	81a3      	strh	r3, [r4, #12]
 80036b4:	9b01      	ldr	r3, [sp, #4]
 80036b6:	6020      	str	r0, [r4, #0]
 80036b8:	b15b      	cbz	r3, 80036d2 <__smakebuf_r+0x70>
 80036ba:	4630      	mov	r0, r6
 80036bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036c0:	f000 f81e 	bl	8003700 <_isatty_r>
 80036c4:	b128      	cbz	r0, 80036d2 <__smakebuf_r+0x70>
 80036c6:	89a3      	ldrh	r3, [r4, #12]
 80036c8:	f023 0303 	bic.w	r3, r3, #3
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	81a3      	strh	r3, [r4, #12]
 80036d2:	89a3      	ldrh	r3, [r4, #12]
 80036d4:	431d      	orrs	r5, r3
 80036d6:	81a5      	strh	r5, [r4, #12]
 80036d8:	e7cf      	b.n	800367a <__smakebuf_r+0x18>
	...

080036dc <_fstat_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	2300      	movs	r3, #0
 80036e0:	4d06      	ldr	r5, [pc, #24]	@ (80036fc <_fstat_r+0x20>)
 80036e2:	4604      	mov	r4, r0
 80036e4:	4608      	mov	r0, r1
 80036e6:	4611      	mov	r1, r2
 80036e8:	602b      	str	r3, [r5, #0]
 80036ea:	f7fd f8f9 	bl	80008e0 <_fstat>
 80036ee:	1c43      	adds	r3, r0, #1
 80036f0:	d102      	bne.n	80036f8 <_fstat_r+0x1c>
 80036f2:	682b      	ldr	r3, [r5, #0]
 80036f4:	b103      	cbz	r3, 80036f8 <_fstat_r+0x1c>
 80036f6:	6023      	str	r3, [r4, #0]
 80036f8:	bd38      	pop	{r3, r4, r5, pc}
 80036fa:	bf00      	nop
 80036fc:	20001108 	.word	0x20001108

08003700 <_isatty_r>:
 8003700:	b538      	push	{r3, r4, r5, lr}
 8003702:	2300      	movs	r3, #0
 8003704:	4d05      	ldr	r5, [pc, #20]	@ (800371c <_isatty_r+0x1c>)
 8003706:	4604      	mov	r4, r0
 8003708:	4608      	mov	r0, r1
 800370a:	602b      	str	r3, [r5, #0]
 800370c:	f7fd f8f7 	bl	80008fe <_isatty>
 8003710:	1c43      	adds	r3, r0, #1
 8003712:	d102      	bne.n	800371a <_isatty_r+0x1a>
 8003714:	682b      	ldr	r3, [r5, #0]
 8003716:	b103      	cbz	r3, 800371a <_isatty_r+0x1a>
 8003718:	6023      	str	r3, [r4, #0]
 800371a:	bd38      	pop	{r3, r4, r5, pc}
 800371c:	20001108 	.word	0x20001108

08003720 <_sbrk_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	2300      	movs	r3, #0
 8003724:	4d05      	ldr	r5, [pc, #20]	@ (800373c <_sbrk_r+0x1c>)
 8003726:	4604      	mov	r4, r0
 8003728:	4608      	mov	r0, r1
 800372a:	602b      	str	r3, [r5, #0]
 800372c:	f7fd f8fe 	bl	800092c <_sbrk>
 8003730:	1c43      	adds	r3, r0, #1
 8003732:	d102      	bne.n	800373a <_sbrk_r+0x1a>
 8003734:	682b      	ldr	r3, [r5, #0]
 8003736:	b103      	cbz	r3, 800373a <_sbrk_r+0x1a>
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	bd38      	pop	{r3, r4, r5, pc}
 800373c:	20001108 	.word	0x20001108

08003740 <memchr>:
 8003740:	4603      	mov	r3, r0
 8003742:	b510      	push	{r4, lr}
 8003744:	b2c9      	uxtb	r1, r1
 8003746:	4402      	add	r2, r0
 8003748:	4293      	cmp	r3, r2
 800374a:	4618      	mov	r0, r3
 800374c:	d101      	bne.n	8003752 <memchr+0x12>
 800374e:	2000      	movs	r0, #0
 8003750:	e003      	b.n	800375a <memchr+0x1a>
 8003752:	7804      	ldrb	r4, [r0, #0]
 8003754:	3301      	adds	r3, #1
 8003756:	428c      	cmp	r4, r1
 8003758:	d1f6      	bne.n	8003748 <memchr+0x8>
 800375a:	bd10      	pop	{r4, pc}

0800375c <_init>:
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	bf00      	nop
 8003760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003762:	bc08      	pop	{r3}
 8003764:	469e      	mov	lr, r3
 8003766:	4770      	bx	lr

08003768 <_fini>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	bf00      	nop
 800376c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376e:	bc08      	pop	{r3}
 8003770:	469e      	mov	lr, r3
 8003772:	4770      	bx	lr
