// Seed: 199028430
module module_0;
  wire id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
);
  always_latch @(1'h0) begin
    id_1 <= !id_0;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  supply1 id_3;
  initial begin
    if (id_3)
      if (id_3) begin
        force id_3.id_3 = id_1[1];
      end
  end
  always @(1) begin
    wait (id_2);
  end
  wor id_4;
  tri id_5 = id_3 + id_5 * (id_4) + 1;
  string id_6, id_7, id_8;
  uwire id_9 = 1'b0;
  id_10(
      .id_0(id_9), .id_1((id_3))
  );
  assign id_7 = "";
  reg id_11 = 1;
  id_12 :
  assert property (@(posedge 1) id_2)
  else $display(1'b0, id_3, 1,, 1);
  always @(posedge id_1) begin
    if (1 < 1) id_12 <= id_11;
  end
  wire id_13;
  module_0();
endmodule
