<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <meta http-equiv="Content-Style-Type" content="text/css">
  <title></title>
  <meta name="Generator" content="Cocoa HTML Writer">
  <meta name="CocoaVersion" content="1138.47">
  <style type="text/css">
    p.p1 {margin-left: 0.5cm; line-height: 5.0px; font: 14.0px Helvetica; min-height: 13.0px;}
    p.p2 { margin-left: 0.5cm; text-align: center; font: 16.0px sans-serif; color: #ffff00;}
    p.p3 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 12.0px sans-serif; color: #ffff00; min-height: 10.0px;}
    p.p4 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 12.0px sans-serif; color: #ffff00;}
    p.p5 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 16.0px Helvetica; color: #ffff00;}
    p.p6 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 14.0px Helvetica; color: #ffff00;}
    p.p7 {margin-left: 0.5cm; line-height: 5.0px; font: 14.0px Helvetica; color: #ffff00;}
    p.p9 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 14.0px Helvetica; min-height: 13.0px;}
    li.li6 {margin-left: 0.5cm; line-height: 5.0px; text-align: justify; font: 14.0px Helvetica; color: #ffff00;}
    li.li8 {margin-left: 0.5cm; line-height: 5.0px; font: 14.0px Helvetica; color: #ffff00;}
    span.s1 {text-decoration: underline}
    span.Apple-tab-span {white-space:pre}
    table.t1 {width: 760px; border: solid; border-width: 1px; border-color: #000000;}
    td.td1 {vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #355e00;}
    td.td2 {width: 69.2px; border-style: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
    td.td3 {width: 363.0px; border-style: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
    ol.ol1 {list-style-type: decimal}
  </style>
</head>
<body>
<p class="p1"><br></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="top" class="td1">
        <p class="p2"><b>Saturday - September 01st</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3"><br></p>
        <p class="p3"><br></p>
        <p class="p4">8:30 - 10:10</p>
      </td>
      <td valign="top" class="td3">
        <p class="p5"><b>SFORUM I</b></p>
        <p class="p6">Chair: TBD</p>
        <p class="p1"><br></p>
        <p class="p6"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p1"><br></p>
        <p class="p6">A 40 mV/4 uW CMOS Colpitts Oscillator with Additional Positive Feedback at 2.12 GHz</p>
        <p class="p6"><span class="s1">Rodrigo Eduardo Rottava</span> and Fernando Rangel de Sousa</p>
        <p class="p6"><i>Universidade Federal de Santa Catarina - UFSC, SC, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">A 6-bit, 0.1-V DAC Based on an M-2M Ladder Network in IBM 130 nm CMOS</p>
        <p class="p6">Adan Kvitschal, <span class="s1">Carlyle Câmara Santos Júnior</span>, Leonardo Kessler Slongo, Ronaldo Martins da Ponte and Carlos Galup-Montoro</p>
        <p class="p6"><i>Universidade Federal de Santa Catarina - UFSC, SC, Brazil</i></p>
        <p class="p7"><i>Chipus Microelectronics, SC, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">A Comparison Between High Throughput Configurable FFT/IFFT Processors</p>
        <p class="p6">Renan Netto, <span class="s1">Pedro Michel</span> and José Güntzel</p>
        <p class="p6"><i>Universidade Federal de Santa Catarina - UFSC, SC, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Boolean Representation Code – An Efficient Method to Represent Boolean Functions</p>
        <p class="p6"><span class="s1">Vinicius Possani</span>, Renato Souza, Julio Domingues, Felipe Marques and Leomar Rosa</p>
        <p class="p6"><i>Universidade Federal de Pelotas - UFPel, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p6"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p1"><br></p>
        <p class="p6">Ramp Generator for ADC Built-In-Self Test</p>
        <p class="p6"><span class="s1">Bruno Winkeler</span> and Raimundo Freire</p>
        <p class="p6"><i>Universidade Federal de Campina Grande – UFCG, PB, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">2D Numerical Modeling of Hall Effect Devices</p>
        <p class="p6"><span class="s1">Fabio Geronimo da Costa</span>, Luis Gustavo Bonifácio Gomes and Marcus Vinicius Batistuta</p>
        <p class="p6"><i>Universidade de Brasilia – UNB, DF, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Design Methodology for Class E Power Oscillators</p>
        <p class="p6"><span class="s1">Rafael Mendes Duarte</span>, Rodrigo Luiz de Oliveira Pinto and Fernando Rangel de Sousa</p>
        <p class="p6"><i>Universidade Federal de Santa Catarina - UFSC, SC, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Energy Evaluation of Nanometer CMOS Technologies</p>
        <p class="p6">Cícero Nunes, Cristina Meinhardt and Paulo F. Butzen</p>
        <p class="p6"><i>Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</i></p>
        <p class="p6"><i>Universidade Federal do Rio Grande - FURG, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Evaluating Technology Mapping Methods for QCA Devices</p>
        <p class="p6">Stéphano Gonçalves, <span class="s1">Julio S. Domingues Jr</span>, Melissa S.R. Colvara, Leomar S. da Rosa Jr and Felipe S. Marques</p>
        <p class="p6"><i>Universidade Federal de Pelotas - UFPel, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">A New Module of Switchcraft Tool to Incorporate Delay and Power Consumption Estimatives</p>
        <p class="p6">Oendel Merlo, Alberto Junior, <span class="s1">Felipe Marranghello</span>, Renato Ribas and André Reis</p>
        <p class="p6"><i>Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p6">** SFORUM I poster session guidelines:</p>
        <ol class="ol1">
          <li class="li6">1.<span class="Apple-tab-span">	</span>08:00 am - 08:30 am - Authors place posters on boards;</li>
          <li class="li6">2.<span class="Apple-tab-span">	</span>08:30 am - 10:10 am - Posters open for viewing;</li>
          <li class="li8">3.<span class="Apple-tab-span">	</span>10:10 am - 10:30 am – A<b>uthor must be present in front of the poster;</b></li>
          <li class="li6">4.<span class="Apple-tab-span">	</span>10:30 am - 12:10 am - Posters open for viewing;</li>
          <li class="li8">5.<span class="Apple-tab-span">	</span>12:10 am - 12:40 am - Authors remove posters from boards.</li>
        </ol>
      </td>
    </tr>
  </tbody>
</table>
<p class="p6"></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="top" class="td1">
        <p class="p2"><b>Saturday - September 01st</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3"><br></p>
        <p class="p3"><br></p>
        <p class="p4">14:00 - 15:40</p>
      </td>
      <td valign="top" class="td3">
        <p class="p5"><b>SFORUM II</b></p>
        <p class="p6">Chair: TBD</p>
        <p class="p1"><br></p>
        <p class="p6"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p1"><b></b><br></p>
        <p class="p6">Analysis of Photocurrent and Quantum Efficiency of PIN CMOS and PIN SOI Photodiodes</p>
        <p class="p6"><span class="s1">Carla Novo</span> and Renato Giacomini</p>
        <p class="p6"><i>Centro Universitário da FEI, SP, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Power Conditioning for Solar Panels</p>
        <p class="p6"><span class="s1">Lays Alves Fernades de Faria</span>, Gustavo Vinicius Martins Arvelos and Marcus Vinicius Batistuta</p>
        <p class="p6"><i>Universidade de Brasilia – UNB, DF, Brazil</i></p>
        <p class="p1"><b></b><br></p>
        <p class="p6">Zero-Threshold-Voltage MOSFETs: A Survey</p>
        <p class="p6">Carlyle Câmara Santos Júnior, Diego Deotti, <span class="s1">Ronaldo Martins da Ponte</span>, Márcio Bender Machado and Márcio Cherem Schneider</p>
        <p class="p6"><i>Universidade Federal de Santa Catarina - UFSC, SC, Brazil</i></p>
        <p class="p7"><i>Floripa Design House, SC, Brazil</i></p>
        <p class="p1"><b></b><br></p>
        <p class="p6">Study of Low Temperature Influence on the Operation of Current Mirrors Using Graded-Channel SOI MOSFET</p>
        <p class="p6"><span class="s1">Bruna Paz</span>, Michelly Souza and Marcelo Pavanello</p>
        <p class="p6"><i>Centro Universitário da FEI, SP, Brazil</i></p>
        <p class="p1"><b></b><br></p>
        <p class="p1"><b></b><br></p>
        <p class="p6"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p1"><b></b><br></p>
        <p class="p6">Evaluation of data flow experiments in the IPNoSys NoC<span class="Apple-converted-space"> </span></p>
        <p class="p6">Jefferson Lemos, <span class="s1">Jonathan Mesquita</span>, Edgard Correa, Sílvio Fernandes and Márcio Kreutz</p>
        <p class="p6"><i>Univeridade Federal do Rio Grande do Norte – UFRN, RN, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Functional Verification of Verilog Design using a VERISC Methodology Testbench Approach</p>
        <p class="p6">Adriana Ferreira de Brito, <span class="s1">Raphael de Souza Neves</span> and Karina Rocha Gomes da Silva</p>
        <p class="p6"><i>Universidade Federal de Goiás - UFG, GO, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Graphical Environment Tool for Testbench Conception</p>
        <p class="p6">Marcelo Pereira Barros, Alex Mendes Martins, Karina Rocha Gomes da Silva, Cássio Leonardo Rodrigues and Adriano César Santana</p>
        <p class="p6"><i>Universidade Federal de Goiás - UFG, GO, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Simulation Domains for Networked Embedded Systems</p>
        <p class="p6"><span class="s1">Hugo Bitencourt</span>, Adriano da Cunha and Diogenes da Silva</p>
        <p class="p6">Universidade Federal de Minas Gerais – UFMG, MG, Brazil</p>
        <p class="p1"><br></p>
        <p class="p6">Full Adder Cells Evaluation for Subthreshold Operation on 32nm CMOS Technology</p>
        <p class="p6">Augusto Neutzling, Cristina Meinhardt and Paulo Butzen</p>
        <p class="p6"><i>Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</i></p>
        <p class="p6"><i>Universidade Federal do Rio Grande - FURG, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p6">** SFORUM II session guidelines:</p>
        <ol class="ol1">
          <li class="li6">1.<span class="Apple-tab-span">	</span>13:30 pm - 14:00 pm - Authors place posters on boards;</li>
          <li class="li6">2.<span class="Apple-tab-span">	</span>14:00 pm - 15:40 pm - Posters open for viewing;</li>
          <li class="li8">3.<span class="Apple-tab-span">	</span>15:40 pm - 16:10 pm – A<b>uthor must be present in front of the poster;</b></li>
          <li class="li6">4.<span class="Apple-tab-span">	</span>16:10 pm - 17:50 pm - Posters open for viewing;</li>
          <li class="li6">5.<span class="Apple-tab-span">	</span>17:50 pm - 18:20 pm - Authors remove posters from boards.</li>
        </ol>
        <p class="p1"><br></p>
      </td>
    </tr>
  </tbody>
</table>
<p class="p1"><br></p>
<p class="p6"></p>
<p class="p1"><br></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="top" class="td1">
        <p class="p2"><b>Sunday - September 02nd</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3"><br></p>
        <p class="p3"><br></p>
        <p class="p4">8:30 - 10:10</p>
      </td>
      <td valign="top" class="td3">
        <p class="p5"><b>SFORUM III</b></p>
        <p class="p6">Chair: TBD</p>
        <p class="p1"><br></p>
        <p class="p6"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p1"><br></p>
        <p class="p6">A Hardware-assisted Modulo Scheduling, Placement and Routing Algorithm for Stream Computation in Coarse-Grained Reconfigurable Architectures</p>
        <p class="p6"><span class="s1">Waldir Meireles</span> and Ricardo Ferreira</p>
        <p class="p6"><i>Universidade Federal de Viçosa - UFV, MG, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">New Quarter Random Search Motion Estimation Algorithm: A Great Quality-Cost Trade-Off</p>
        <p class="p6">Cássio Cristani, <span class="s1">Pargles Dall'Oglio</span>, Marcelo Porto and Luciano Agostini</p>
        <p class="p6"><i>Universidade Federal de Pelotas - UFPel, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">P-Matching for Read-Once Functions</p>
        <p class="p6"><span class="s1">Anderson Santos da Silva</span>, Vinicius Callegaro, Renato Ribas and André Reis</p>
        <p class="p6"><i>Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</i></p>
        <p class="p1"><b></b><br></p>
        <p class="p6">Automatic OTA Miller Design by Optimization Procedure Using Simulated Annealing</p>
        <p class="p6"><span class="s1">Lucas Severo</span>, Dionatas Longaretti and Alessandro Girardi</p>
        <p class="p6"><i>Universidade Federal do Pampa – UNIPAMPA, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p6"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p1"><br></p>
        <p class="p6">A FPGA-based Robotics Platform: Sensing and Control Aspects</p>
        <p class="p6"><span class="s1">Marcel Danilo Alves Siqueira</span>, Julio Conforto and Marcos Banheti Rabello Vallim</p>
        <p class="p6"><i>Universidade Tecnológica Federal do Paraná – UTFPR, PR, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Microprocessors Datapath Design: Evaluating Complexity, Performance and Area</p>
        <p class="p6">Thiago R. B. da Silva Soares, Laysson Oliveira Luz, Ramon Santos Nepomuceno</p>
        <p class="p6"><i>Universidade Federal do Piauí – UFPI, PI, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">MARISCO: A Multi-Core Platform</p>
        <p class="p6">Laysson Oliveira Luz and Thiago R. B. da Silva Soares</p>
        <p class="p6"><i>Universidade Federal do Piauí – UFPI, PI, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Project of DMT modulator in Multicore DSP with FFT Coprocessor</p>
        <p class="p6"><span class="s1">Marcus Ribeiro</span>, Fabricio Silva, Leonardo Ramalho and Aldebaro Klautau</p>
        <p class="p6"><i>Universidade Federal do Pará – UFPA, PA, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p6">Software Solution for Hardware Optimization of 1-D DCT of the HEVC</p>
        <p class="p6"><span class="s1">Ruhan Conceição</span>, Ricardo Jeske, Luciano Agostini and Julio C. B. Mattos</p>
        <p class="p6"><i>Universidade Federal de Pelotas - UFPel, RS, Brazil</i></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p1"><br></p>
        <p class="p6">** SFORUM III poster session guidelines:</p>
        <ol class="ol1">
          <li class="li6">1.<span class="Apple-tab-span">	</span>08:00 am - 08:30 am - Authors place posters on boards;</li>
          <li class="li6">2.<span class="Apple-tab-span">	</span>08:30 am - 10:10 am - Posters open for viewing;</li>
          <li class="li8">3.<span class="Apple-tab-span">	</span>10:10 am - 10:30 am – A<b>uthor must be present in front of the poster;</b></li>
          <li class="li6">4.<span class="Apple-tab-span">	</span>10:30 am - 12:10 am - Posters open for viewing;</li>
          <li class="li6">5.<span class="Apple-tab-span">	</span>12:10 am - 12:40 am - Authors remove posters from boards.</li>
        </ol>
        <p class="p9"><br></p>
      </td>
    </tr>
  </tbody>
</table>
<p class="p1"><br></p>
</body>
</html>
