{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555740925334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555740925335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:15:25 2019 " "Processing started: Fri Apr 19 23:15:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555740925335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740925335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cirno -c cirno " "Command: quartus_map --read_settings_files=on --write_settings_files=off cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740925335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555740925635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555740925635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.sv(11) " "Verilog HDL information at register.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cirno/register.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555740935565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/cirno/register.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "../src/cirno/proc.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dm.sv(32) " "Verilog HDL warning at dm.sv(32): extended using \"x\" or \"z\"" {  } { { "../src/cirno/dm.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "../src/cirno/dm.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/cirno/memory.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog123_tb " "Found entity 1: prog123_tb" {  } { { "../src/cirno/prog123_tb.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/cirno/alu.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/cirno/top_level.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../src/cirno/tb.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555740935624 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.sv(57) " "Verilog HDL Case Statement information at top_level.sv(57): all case item expressions in this case statement are onehot" {  } { { "../src/cirno/top_level.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1555740935628 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "../src/cirno/top_level.sv" "decoder" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935640 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "decoder.sv(44) " "Verilog HDL Casex/Casez warning at decoder.sv(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1555740935641 "|top_level|decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "decoder.sv(95) " "Verilog HDL Casex/Casez warning at decoder.sv(95): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 95 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1555740935641 "|top_level|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:dm1 " "Elaborating entity \"memory\" for hierarchy \"memory:dm1\"" {  } { { "../src/cirno/top_level.sv" "dm1" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Instantiated megafunction \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555740935721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "/home/tedi2/playground/cirno-processing-unit/quartus/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0q1 memory:dm1\|altsyncram:core\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated " "Elaborating entity \"altsyncram_m0q1\" for hierarchy \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tedi2/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register " "Elaborating entity \"register\" for hierarchy \"register:register\"" {  } { { "../src/cirno/top_level.sv" "register" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../src/cirno/top_level.sv" "alu" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:fetch_unit " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:fetch_unit\"" {  } { { "../src/cirno/top_level.sv" "fetch_unit" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fetch_unit.sv(22) " "Verilog HDL assignment warning at fetch_unit.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555740935782 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fetch_unit.sv(43) " "Verilog HDL assignment warning at fetch_unit.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555740935782 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prog fetch_unit.sv(48) " "Verilog HDL Always Construct warning at fetch_unit.sv(48): variable \"prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935783 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom1 fetch_unit.sv(49) " "Verilog HDL Always Construct warning at fetch_unit.sv(49): variable \"rom1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935783 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom2 fetch_unit.sv(50) " "Verilog HDL Always Construct warning at fetch_unit.sv(50): variable \"rom2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935785 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom3 fetch_unit.sv(51) " "Verilog HDL Always Construct warning at fetch_unit.sv(51): variable \"rom3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935787 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fetch_unit.sv(48) " "Verilog HDL Case Statement warning at fetch_unit.sv(48): incomplete case statement has no default case item" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1555740935788 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst fetch_unit.sv(47) " "Verilog HDL Always Construct warning at fetch_unit.sv(47): inferring latch(es) for variable \"inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555740935788 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1\[511..139\] 0 fetch_unit.sv(14) " "Net \"rom1\[511..139\]\" at fetch_unit.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935879 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2\[511..185\] 0 fetch_unit.sv(15) " "Net \"rom2\[511..185\]\" at fetch_unit.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935880 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom3\[511..226\] 0 fetch_unit.sv(16) " "Net \"rom3\[511..226\]\" at fetch_unit.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935880 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[0\] fetch_unit.sv(47) " "Inferred latch for \"inst\[0\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935898 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[1\] fetch_unit.sv(47) " "Inferred latch for \"inst\[1\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935899 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[2\] fetch_unit.sv(47) " "Inferred latch for \"inst\[2\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935899 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[3\] fetch_unit.sv(47) " "Inferred latch for \"inst\[3\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935900 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[4\] fetch_unit.sv(47) " "Inferred latch for \"inst\[4\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935901 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[5\] fetch_unit.sv(47) " "Inferred latch for \"inst\[5\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935902 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[6\] fetch_unit.sv(47) " "Inferred latch for \"inst\[6\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935903 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[7\] fetch_unit.sv(47) " "Inferred latch for \"inst\[7\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935903 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[8\] fetch_unit.sv(47) " "Inferred latch for \"inst\[8\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935904 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[1\] " "Latch fetch_unit:fetch_unit\|inst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[2\] " "Latch fetch_unit:fetch_unit\|inst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[3\] " "Latch fetch_unit:fetch_unit\|inst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[4\] " "Latch fetch_unit:fetch_unit\|inst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[5\] " "Latch fetch_unit:fetch_unit\|inst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[6\] " "Latch fetch_unit:fetch_unit\|inst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[7\] " "Latch fetch_unit:fetch_unit\|inst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[8\] " "Latch fetch_unit:fetch_unit\|inst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[0\] " "Latch fetch_unit:fetch_unit\|inst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555740937303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555740938491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tedi2/playground/cirno-processing-unit/quartus/output_files/cirno.map.smsg " "Generated suppressed messages file /home/tedi2/playground/cirno-processing-unit/quartus/output_files/cirno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740938509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555740938600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740938600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555740938664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555740938664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:15:38 2019 " "Processing ended: Fri Apr 19 23:15:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740938675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555740939467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555740939468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:15:39 2019 " "Processing started: Fri Apr 19 23:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555740939468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555740939468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cirno -c cirno " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555740939468 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1555740939496 ""}
{ "Info" "0" "" "Project  = cirno" {  } {  } 0 0 "Project  = cirno" 0 0 "Fitter" 0 0 1555740939496 ""}
{ "Info" "0" "" "Revision = cirno" {  } {  } 0 0 "Revision = cirno" 0 0 "Fitter" 0 0 1555740939497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555740939615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555740939616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cirno 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"cirno\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555740939624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555740939675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555740939675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555740940131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555740940149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555740940210 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555740940219 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1555740940371 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1555740948910 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 117 global CLKCTRL_G10 " "clk~inputCLKENA0 with 117 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555740949067 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1555740949067 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740949067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555740949072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555740949073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555740949074 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555740949075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555740949075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555740949076 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1555740949898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cirno.sdc " "Synopsys Design Constraints File file not found: 'cirno.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555740949901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555740949903 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555740949911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555740949912 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555740949912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555740949926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1555740949927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555740949927 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740949956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555740955477 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1555740955671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740957382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555740959658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555740961758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740961758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555740962970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "/home/tedi2/playground/cirno-processing-unit/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555740970668 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555740970668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1555740986090 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555740986090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740986093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555740987418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555740987452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555740988042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555740988042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555740989125 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555740991668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2615 " "Peak virtual memory: 2615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555740992419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:16:32 2019 " "Processing ended: Fri Apr 19 23:16:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555740992419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555740992419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555740992419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555740992419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555740993785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555740993785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:16:33 2019 " "Processing started: Fri Apr 19 23:16:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555740993785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555740993785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cirno -c cirno " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555740993786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1555740994406 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555741000324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555741000762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:16:40 2019 " "Processing ended: Fri Apr 19 23:16:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555741000762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555741000762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555741000762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555741000762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555741000899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555741001642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555741001643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:16:41 2019 " "Processing started: Fri Apr 19 23:16:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555741001643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741001643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cirno -c cirno " "Command: quartus_sta cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741001643 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741001690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cirno.sdc " "Synopsys Design Constraints File file not found: 'cirno.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555741002774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch_unit:fetch_unit\|prog\[0\] fetch_unit:fetch_unit\|prog\[0\] " "create_clock -period 1.000 -name fetch_unit:fetch_unit\|prog\[0\] fetch_unit:fetch_unit\|prog\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555741002774 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002774 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741002778 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741002781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555741002804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.195 " "Worst-case setup slack is -9.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.195             -76.103 fetch_unit:fetch_unit\|prog\[0\]  " "   -9.195             -76.103 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448            -408.077 clk  " "   -4.448            -408.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.072               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 clk  " "    0.505               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -294.468 clk  " "   -4.555            -294.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.114               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741002810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002810 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741002825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741002871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555741004996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.507 " "Worst-case setup slack is -9.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.507             -77.687 fetch_unit:fetch_unit\|prog\[0\]  " "   -9.507             -77.687 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.609            -399.144 clk  " "   -4.609            -399.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.050 " "Worst-case hold slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 fetch_unit:fetch_unit\|prog\[0\]  " "   -0.050              -0.050 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk  " "    0.326               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741004998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741004999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741005000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741005000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -294.870 clk  " "   -4.555            -294.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741005000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.110               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741005000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741005000 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741005013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741005242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555741006376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.649 " "Worst-case setup slack is -3.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649             -29.713 fetch_unit:fetch_unit\|prog\[0\]  " "   -3.649             -29.713 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295            -135.706 clk  " "   -2.295            -135.706 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.047               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -105.399 clk  " "   -2.636            -105.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.214               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006382 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1555741006394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1555741006570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.361 " "Worst-case setup slack is -3.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361             -27.551 fetch_unit:fetch_unit\|prog\[0\]  " "   -3.361             -27.551 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848            -110.855 clk  " "   -1.848            -110.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.022               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk  " "    0.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -105.435 clk  " "   -2.636            -105.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 fetch_unit:fetch_unit\|prog\[0\]  " "    0.265               0.000 fetch_unit:fetch_unit\|prog\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555741006575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741006575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741007663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741007663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555741007682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:16:47 2019 " "Processing ended: Fri Apr 19 23:16:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555741007682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555741007682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555741007682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741007682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1555741008544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555741008545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:16:48 2019 " "Processing started: Fri Apr 19 23:16:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555741008545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555741008545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cirno -c cirno " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555741008545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1555741009230 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1555741009259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cirno.svo /home/tedi2/playground/cirno-processing-unit/quartus/simulation/modelsim/ simulation " "Generated file cirno.svo in folder \"/home/tedi2/playground/cirno-processing-unit/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555741009514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555741009559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:16:49 2019 " "Processing ended: Fri Apr 19 23:16:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555741009559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555741009559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555741009559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555741009559 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555741009706 ""}
