{
  "module_name": "phy_int.h",
  "hash_id": "640108cd87d69ac6dce250770191c9d724d9d55f1baff60c08e0d56cfbbc9804",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/phy_int.h",
  "human_readable_source": "\n \n\n#ifndef _BRCM_PHY_INT_H_\n#define _BRCM_PHY_INT_H_\n\n#include <types.h>\n#include <brcmu_utils.h>\n#include <brcmu_wifi.h>\n\n#define\tPHY_VERSION\t\t\t{ 1, 82, 8, 0 }\n\n#define LCNXN_BASEREV\t\t16\n\nstruct phy_shim_info;\n\nstruct brcms_phy_srom_fem {\n\t \n\tu8 tssipos;\n\t \n\tu8 extpagain;\n\t \n\tu8 pdetrange;\n\t \n\tu8 triso;\n\t \n\tu8 antswctrllut;\n};\n\n#define ISNPHY(pi)\tPHYTYPE_IS((pi)->pubpi.phy_type, PHY_TYPE_N)\n#define ISLCNPHY(pi)\tPHYTYPE_IS((pi)->pubpi.phy_type, PHY_TYPE_LCN)\n\n#define PHY_GET_RFATTN(rfgain)\t((rfgain) & 0x0f)\n#define PHY_GET_PADMIX(rfgain)\t(((rfgain) & 0x10) >> 4)\n#define PHY_GET_RFGAINID(rfattn, padmix, width)\t((rfattn) + ((padmix)*(width)))\n#define PHY_SAT(x, n)\t\t((x) > ((1<<((n)-1))-1) ? ((1<<((n)-1))-1) : \\\n\t\t\t\t((x) < -(1<<((n)-1)) ? -(1<<((n)-1)) : (x)))\n#define PHY_SHIFT_ROUND(x, n)\t((x) >= 0 ? ((x)+(1<<((n)-1)))>>(n) : (x)>>(n))\n#define PHY_HW_ROUND(x, s)\t\t((x >> s) + ((x >> (s-1)) & (s != 0)))\n\n#define CH_5G_GROUP\t3\n#define A_LOW_CHANS\t0\n#define A_MID_CHANS\t1\n#define A_HIGH_CHANS\t2\n#define CH_2G_GROUP\t1\n#define G_ALL_CHANS\t0\n\n#define FIRST_REF5_CHANNUM\t149\n#define LAST_REF5_CHANNUM\t165\n#define\tFIRST_5G_CHAN\t\t14\n#define\tLAST_5G_CHAN\t\t50\n#define\tFIRST_MID_5G_CHAN\t14\n#define\tLAST_MID_5G_CHAN\t35\n#define\tFIRST_HIGH_5G_CHAN\t36\n#define\tLAST_HIGH_5G_CHAN\t41\n#define\tFIRST_LOW_5G_CHAN\t42\n#define\tLAST_LOW_5G_CHAN\t50\n\n#define BASE_LOW_5G_CHAN\t4900\n#define BASE_MID_5G_CHAN\t5100\n#define BASE_HIGH_5G_CHAN\t5500\n\n#define CHAN5G_FREQ(chan)  (5000 + chan*5)\n#define CHAN2G_FREQ(chan)  (2407 + chan*5)\n\n#define TXP_FIRST_CCK\t\t0\n#define TXP_LAST_CCK\t\t3\n#define TXP_FIRST_OFDM\t\t4\n#define TXP_LAST_OFDM\t\t11\n#define TXP_FIRST_OFDM_20_CDD\t12\n#define TXP_LAST_OFDM_20_CDD\t19\n#define TXP_FIRST_MCS_20_SISO\t20\n#define TXP_LAST_MCS_20_SISO\t27\n#define TXP_FIRST_MCS_20_CDD\t28\n#define TXP_LAST_MCS_20_CDD\t35\n#define TXP_FIRST_MCS_20_STBC\t36\n#define TXP_LAST_MCS_20_STBC\t43\n#define TXP_FIRST_MCS_20_SDM\t44\n#define TXP_LAST_MCS_20_SDM\t51\n#define TXP_FIRST_OFDM_40_SISO\t52\n#define TXP_LAST_OFDM_40_SISO\t59\n#define TXP_FIRST_OFDM_40_CDD\t60\n#define TXP_LAST_OFDM_40_CDD\t67\n#define TXP_FIRST_MCS_40_SISO\t68\n#define TXP_LAST_MCS_40_SISO\t75\n#define TXP_FIRST_MCS_40_CDD\t76\n#define TXP_LAST_MCS_40_CDD\t83\n#define TXP_FIRST_MCS_40_STBC\t84\n#define TXP_LAST_MCS_40_STBC\t91\n#define TXP_FIRST_MCS_40_SDM\t92\n#define TXP_LAST_MCS_40_SDM\t99\n#define TXP_MCS_32\t        100\n#define TXP_NUM_RATES\t\t101\n#define ADJ_PWR_TBL_LEN\t\t84\n\n#define TXP_FIRST_SISO_MCS_20\t20\n#define TXP_LAST_SISO_MCS_20\t27\n\n#define PHY_CORE_NUM_1\t1\n#define PHY_CORE_NUM_2\t2\n#define PHY_CORE_NUM_3\t3\n#define PHY_CORE_NUM_4\t4\n#define PHY_CORE_MAX\tPHY_CORE_NUM_4\n#define PHY_CORE_0\t0\n#define PHY_CORE_1\t1\n#define PHY_CORE_2\t2\n#define PHY_CORE_3\t3\n\n#define MA_WINDOW_SZ\t\t8\n\n#define PHY_NOISE_SAMPLE_MON\t\t1\n#define PHY_NOISE_SAMPLE_EXTERNAL\t2\n#define PHY_NOISE_WINDOW_SZ\t16\n#define PHY_NOISE_GLITCH_INIT_MA 10\n#define PHY_NOISE_GLITCH_INIT_MA_BADPlCP 10\n#define PHY_NOISE_STATE_MON\t\t0x1\n#define PHY_NOISE_STATE_EXTERNAL\t0x2\n#define PHY_NOISE_SAMPLE_LOG_NUM_NPHY\t10\n#define PHY_NOISE_SAMPLE_LOG_NUM_UCODE\t9\n\n#define PHY_NOISE_OFFSETFACT_4322  (-103)\n#define PHY_NOISE_MA_WINDOW_SZ\t2\n\n#define\tPHY_RSSI_TABLE_SIZE\t64\n#define RSSI_ANT_MERGE_MAX\t0\n#define RSSI_ANT_MERGE_MIN\t1\n#define RSSI_ANT_MERGE_AVG\t2\n\n#define\tPHY_TSSI_TABLE_SIZE\t64\n#define\tAPHY_TSSI_TABLE_SIZE\t256\n#define\tTX_GAIN_TABLE_LENGTH\t64\n#define\tDEFAULT_11A_TXP_IDX\t24\n#define NUM_TSSI_FRAMES        4\n#define\tNULL_TSSI\t\t0x7f\n#define\tNULL_TSSI_W\t\t0x7f7f\n\n#define PHY_PAPD_EPS_TBL_SIZE_LCNPHY 64\n\n#define LCNPHY_PERICAL_TEMPBASED_TXPWRCTRL 9\n\n#define PHY_TXPWR_MIN\t\t10\n#define PHY_TXPWR_MIN_NPHY\t8\n#define RADIOPWR_OVERRIDE_DEF\t(-1)\n\n#define PWRTBL_NUM_COEFF\t3\n\n#define SPURAVOID_DISABLE\t0\n#define SPURAVOID_AUTO\t\t1\n#define SPURAVOID_FORCEON\t2\n#define SPURAVOID_FORCEON2\t3\n\n#define PHY_SW_TIMER_FAST\t\t15\n#define PHY_SW_TIMER_SLOW\t\t60\n#define PHY_SW_TIMER_GLACIAL\t120\n\n#define PHY_PERICAL_AUTO\t0\n#define PHY_PERICAL_FULL\t1\n#define PHY_PERICAL_PARTIAL\t2\n\n#define PHY_PERICAL_NODELAY\t0\n#define PHY_PERICAL_INIT_DELAY\t5\n#define PHY_PERICAL_ASSOC_DELAY\t5\n#define PHY_PERICAL_WDOG_DELAY\t5\n\n#define MPHASE_TXCAL_NUMCMDS\t2\n\n#define PHY_PERICAL_MPHASE_PENDING(pi) \\\n\t(pi->mphase_cal_phase_id > MPHASE_CAL_STATE_IDLE)\n\nenum {\n\tMPHASE_CAL_STATE_IDLE = 0,\n\tMPHASE_CAL_STATE_INIT = 1,\n\tMPHASE_CAL_STATE_TXPHASE0,\n\tMPHASE_CAL_STATE_TXPHASE1,\n\tMPHASE_CAL_STATE_TXPHASE2,\n\tMPHASE_CAL_STATE_TXPHASE3,\n\tMPHASE_CAL_STATE_TXPHASE4,\n\tMPHASE_CAL_STATE_TXPHASE5,\n\tMPHASE_CAL_STATE_PAPDCAL,\n\tMPHASE_CAL_STATE_RXCAL,\n\tMPHASE_CAL_STATE_RSSICAL,\n\tMPHASE_CAL_STATE_IDLETSSI\n};\n\nenum phy_cal_mode {\n\tCAL_FULL,\n\tCAL_RECAL,\n\tCAL_CURRECAL,\n\tCAL_DIGCAL,\n\tCAL_GCTRL,\n\tCAL_SOFT,\n\tCAL_DIGLO\n};\n\n#define RDR_NTIERS  1\n#define RDR_TIER_SIZE 64\n#define RDR_LIST_SIZE (512/3)\n#define RDR_EPOCH_SIZE 40\n#define RDR_NANTENNAS 2\n#define RDR_NTIER_SIZE  RDR_LIST_SIZE\n#define RDR_LP_BUFFER_SIZE 64\n#define LP_LEN_HIS_SIZE 10\n\n#define STATIC_NUM_RF 32\n#define STATIC_NUM_BB 9\n\n#define BB_MULT_MASK\t\t0x0000ffff\n#define BB_MULT_VALID_MASK\t0x80000000\n\n#define PHY_CHAIN_TX_DISABLE_TEMP\t115\n#define PHY_HYSTERESIS_DELTATEMP\t5\n\n#define SCAN_INPROG_PHY(pi) \\\n\t(mboolisset(pi->measure_hold, PHY_HOLD_FOR_SCAN))\n\n#define PLT_INPROG_PHY(pi)      (mboolisset(pi->measure_hold, PHY_HOLD_FOR_PLT))\n\n#define ASSOC_INPROG_PHY(pi) \\\n\t(mboolisset(pi->measure_hold, PHY_HOLD_FOR_ASSOC))\n\n#define SCAN_RM_IN_PROGRESS(pi) \\\n\t(mboolisset(pi->measure_hold, PHY_HOLD_FOR_SCAN | PHY_HOLD_FOR_RM))\n\n#define PHY_MUTED(pi) \\\n\t(mboolisset(pi->measure_hold, PHY_HOLD_FOR_MUTE))\n\n#define PUB_NOT_ASSOC(pi) \\\n\t(mboolisset(pi->measure_hold, PHY_HOLD_FOR_NOT_ASSOC))\n\nstruct phy_table_info {\n\tuint table;\n\tint q;\n\tuint max;\n};\n\nstruct phytbl_info {\n\tconst void *tbl_ptr;\n\tu32 tbl_len;\n\tu32 tbl_id;\n\tu32 tbl_offset;\n\tu32 tbl_width;\n};\n\nstruct interference_info {\n\tu8 curr_home_channel;\n\tu16 crsminpwrthld_40_stored;\n\tu16 crsminpwrthld_20L_stored;\n\tu16 crsminpwrthld_20U_stored;\n\tu16 init_gain_code_core1_stored;\n\tu16 init_gain_code_core2_stored;\n\tu16 init_gain_codeb_core1_stored;\n\tu16 init_gain_codeb_core2_stored;\n\tu16 init_gain_table_stored[4];\n\n\tu16 clip1_hi_gain_code_core1_stored;\n\tu16 clip1_hi_gain_code_core2_stored;\n\tu16 clip1_hi_gain_codeb_core1_stored;\n\tu16 clip1_hi_gain_codeb_core2_stored;\n\tu16 nb_clip_thresh_core1_stored;\n\tu16 nb_clip_thresh_core2_stored;\n\tu16 init_ofdmlna2gainchange_stored[4];\n\tu16 init_ccklna2gainchange_stored[4];\n\tu16 clip1_lo_gain_code_core1_stored;\n\tu16 clip1_lo_gain_code_core2_stored;\n\tu16 clip1_lo_gain_codeb_core1_stored;\n\tu16 clip1_lo_gain_codeb_core2_stored;\n\tu16 w1_clip_thresh_core1_stored;\n\tu16 w1_clip_thresh_core2_stored;\n\tu16 radio_2056_core1_rssi_gain_stored;\n\tu16 radio_2056_core2_rssi_gain_stored;\n\tu16 energy_drop_timeout_len_stored;\n\n\tu16 ed_crs40_assertthld0_stored;\n\tu16 ed_crs40_assertthld1_stored;\n\tu16 ed_crs40_deassertthld0_stored;\n\tu16 ed_crs40_deassertthld1_stored;\n\tu16 ed_crs20L_assertthld0_stored;\n\tu16 ed_crs20L_assertthld1_stored;\n\tu16 ed_crs20L_deassertthld0_stored;\n\tu16 ed_crs20L_deassertthld1_stored;\n\tu16 ed_crs20U_assertthld0_stored;\n\tu16 ed_crs20U_assertthld1_stored;\n\tu16 ed_crs20U_deassertthld0_stored;\n\tu16 ed_crs20U_deassertthld1_stored;\n\n\tu16 badplcp_ma;\n\tu16 badplcp_ma_previous;\n\tu16 badplcp_ma_total;\n\tu16 badplcp_ma_list[MA_WINDOW_SZ];\n\tint badplcp_ma_index;\n\ts16 pre_badplcp_cnt;\n\ts16 bphy_pre_badplcp_cnt;\n\n\tu16 init_gain_core1;\n\tu16 init_gain_core2;\n\tu16 init_gainb_core1;\n\tu16 init_gainb_core2;\n\tu16 init_gain_rfseq[4];\n\n\tu16 crsminpwr0;\n\tu16 crsminpwrl0;\n\tu16 crsminpwru0;\n\n\ts16 crsminpwr_index;\n\n\tu16 radio_2057_core1_rssi_wb1a_gc_stored;\n\tu16 radio_2057_core2_rssi_wb1a_gc_stored;\n\tu16 radio_2057_core1_rssi_wb1g_gc_stored;\n\tu16 radio_2057_core2_rssi_wb1g_gc_stored;\n\tu16 radio_2057_core1_rssi_wb2_gc_stored;\n\tu16 radio_2057_core2_rssi_wb2_gc_stored;\n\tu16 radio_2057_core1_rssi_nb_gc_stored;\n\tu16 radio_2057_core2_rssi_nb_gc_stored;\n};\n\nstruct aci_save_gphy {\n\tu16 rc_cal_ovr;\n\tu16 phycrsth1;\n\tu16 phycrsth2;\n\tu16 init_n1p1_gain;\n\tu16 p1_p2_gain;\n\tu16 n1_n2_gain;\n\tu16 n1_p1_gain;\n\tu16 div_search_gain;\n\tu16 div_p1_p2_gain;\n\tu16 div_search_gn_change;\n\tu16 table_7_2;\n\tu16 table_7_3;\n\tu16 cckshbits_gnref;\n\tu16 clip_thresh;\n\tu16 clip2_thresh;\n\tu16 clip3_thresh;\n\tu16 clip_p2_thresh;\n\tu16 clip_pwdn_thresh;\n\tu16 clip_n1p1_thresh;\n\tu16 clip_n1_pwdn_thresh;\n\tu16 bbconfig;\n\tu16 cthr_sthr_shdin;\n\tu16 energy;\n\tu16 clip_p1_p2_thresh;\n\tu16 threshold;\n\tu16 reg15;\n\tu16 reg16;\n\tu16 reg17;\n\tu16 div_srch_idx;\n\tu16 div_srch_p1_p2;\n\tu16 div_srch_gn_back;\n\tu16 ant_dwell;\n\tu16 ant_wr_settle;\n};\n\nstruct lo_complex_abgphy_info {\n\ts8 i;\n\ts8 q;\n};\n\nstruct nphy_iq_comp {\n\ts16 a0;\n\ts16 b0;\n\ts16 a1;\n\ts16 b1;\n};\n\nstruct nphy_txpwrindex {\n\ts8 index;\n\ts8 index_internal;\n\ts8 index_internal_save;\n\tu16 AfectrlOverride;\n\tu16 AfeCtrlDacGain;\n\tu16 rad_gain;\n\tu8 bbmult;\n\tu16 iqcomp_a;\n\tu16 iqcomp_b;\n\tu16 locomp;\n};\n\nstruct txiqcal_cache {\n\n\tu16 txcal_coeffs_2G[8];\n\tu16 txcal_radio_regs_2G[8];\n\tstruct nphy_iq_comp rxcal_coeffs_2G;\n\n\tu16 txcal_coeffs_5G[8];\n\tu16 txcal_radio_regs_5G[8];\n\tstruct nphy_iq_comp rxcal_coeffs_5G;\n};\n\nstruct nphy_pwrctrl {\n\ts8 max_pwr_2g;\n\ts8 idle_targ_2g;\n\ts16 pwrdet_2g_a1;\n\ts16 pwrdet_2g_b0;\n\ts16 pwrdet_2g_b1;\n\ts8 max_pwr_5gm;\n\ts8 idle_targ_5gm;\n\ts8 max_pwr_5gh;\n\ts8 max_pwr_5gl;\n\ts16 pwrdet_5gm_a1;\n\ts16 pwrdet_5gm_b0;\n\ts16 pwrdet_5gm_b1;\n\ts16 pwrdet_5gl_a1;\n\ts16 pwrdet_5gl_b0;\n\ts16 pwrdet_5gl_b1;\n\ts16 pwrdet_5gh_a1;\n\ts16 pwrdet_5gh_b0;\n\ts16 pwrdet_5gh_b1;\n\ts8 idle_targ_5gl;\n\ts8 idle_targ_5gh;\n\ts8 idle_tssi_2g;\n\ts8 idle_tssi_5g;\n\ts8 idle_tssi;\n\ts16 a1;\n\ts16 b0;\n\ts16 b1;\n};\n\nstruct nphy_txgains {\n\tu16 txlpf[2];\n\tu16 txgm[2];\n\tu16 pga[2];\n\tu16 pad[2];\n\tu16 ipa[2];\n};\n\n#define PHY_NOISEVAR_BUFSIZE 10\n\nstruct nphy_noisevar_buf {\n\tint bufcount;\n\tint tone_id[PHY_NOISEVAR_BUFSIZE];\n\tu32 noise_vars[PHY_NOISEVAR_BUFSIZE];\n\tu32 min_noise_vars[PHY_NOISEVAR_BUFSIZE];\n};\n\nstruct rssical_cache {\n\tu16 rssical_radio_regs_2G[2];\n\tu16 rssical_phyregs_2G[12];\n\n\tu16 rssical_radio_regs_5G[2];\n\tu16 rssical_phyregs_5G[12];\n};\n\nstruct lcnphy_cal_results {\n\n\tu16 txiqlocal_a;\n\tu16 txiqlocal_b;\n\tu16 txiqlocal_didq;\n\tu8 txiqlocal_ei0;\n\tu8 txiqlocal_eq0;\n\tu8 txiqlocal_fi0;\n\tu8 txiqlocal_fq0;\n\n\tu16 txiqlocal_bestcoeffs[11];\n\tu16 txiqlocal_bestcoeffs_valid;\n\n\tu32 papd_eps_tbl[PHY_PAPD_EPS_TBL_SIZE_LCNPHY];\n\tu16 analog_gain_ref;\n\tu16 lut_begin;\n\tu16 lut_end;\n\tu16 lut_step;\n\tu16 rxcompdbm;\n\tu16 papdctrl;\n\tu16 sslpnCalibClkEnCtrl;\n\n\tu16 rxiqcal_coeff_a0;\n\tu16 rxiqcal_coeff_b0;\n};\n\nstruct shared_phy {\n\tstruct brcms_phy *phy_head;\n\tuint unit;\n\tstruct phy_shim_info *physhim;\n\tuint corerev;\n\tu32 machwcap;\n\tbool up;\n\tbool clk;\n\tuint now;\n\tu16 vid;\n\tu16 did;\n\tuint chip;\n\tuint chiprev;\n\tuint chippkg;\n\tuint sromrev;\n\tuint boardtype;\n\tuint boardrev;\n\tu32 boardflags;\n\tu32 boardflags2;\n\tuint fast_timer;\n\tuint slow_timer;\n\tuint glacial_timer;\n\tu8 rx_antdiv;\n\ts8 phy_noise_window[MA_WINDOW_SZ];\n\tuint phy_noise_index;\n\tu8 hw_phytxchain;\n\tu8 hw_phyrxchain;\n\tu8 phytxchain;\n\tu8 phyrxchain;\n\tu8 rssi_mode;\n\tbool _rifs_phy;\n};\n\nstruct brcms_phy_pub {\n\tuint phy_type;\n\tuint phy_rev;\n\tu8 phy_corenum;\n\tu16 radioid;\n\tu8 radiorev;\n\tu8 radiover;\n\n\tuint coreflags;\n\tuint ana_rev;\n\tbool abgphy_encore;\n};\n\nstruct phy_func_ptr {\n\tvoid (*init)(struct brcms_phy *);\n\tvoid (*calinit)(struct brcms_phy *);\n\tvoid (*chanset)(struct brcms_phy *, u16 chanspec);\n\tvoid (*txpwrrecalc)(struct brcms_phy *);\n\tint (*longtrn)(struct brcms_phy *, int);\n\tvoid (*txiqccget)(struct brcms_phy *, u16 *, u16 *);\n\tvoid (*txiqccset)(struct brcms_phy *, u16, u16);\n\tu16 (*txloccget)(struct brcms_phy *);\n\tvoid (*radioloftget)(struct brcms_phy *, u8 *, u8 *, u8 *, u8 *);\n\tvoid (*carrsuppr)(struct brcms_phy *);\n\ts32 (*rxsigpwr)(struct brcms_phy *, s32);\n\tvoid (*detach)(struct brcms_phy *);\n};\n\nstruct brcms_phy {\n\tstruct brcms_phy_pub pubpi_ro;\n\tstruct shared_phy *sh;\n\tstruct phy_func_ptr pi_fptr;\n\n\tunion {\n\t\tstruct brcms_phy_lcnphy *pi_lcnphy;\n\t} u;\n\tbool user_txpwr_at_rfport;\n\n\tstruct bcma_device *d11core;\n\tstruct brcms_phy *next;\n\tstruct brcms_phy_pub pubpi;\n\n\tbool do_initcal;\n\tbool phytest_on;\n\tbool ofdm_rateset_war;\n\tbool bf_preempt_4306;\n\tu16 radio_chanspec;\n\tu8 antsel_type;\n\tu16 bw;\n\tu8 txpwr_percent;\n\tbool phy_init_por;\n\n\tbool init_in_progress;\n\tbool initialized;\n\tbool sbtml_gm;\n\tuint refcnt;\n\tbool watchdog_override;\n\tu8 phynoise_state;\n\tuint phynoise_now;\n\tint phynoise_chan_watchdog;\n\tbool phynoise_polling;\n\tbool disable_percal;\n\tu32 measure_hold;\n\n\ts16 txpa_2g[PWRTBL_NUM_COEFF];\n\ts16 txpa_2g_low_temp[PWRTBL_NUM_COEFF];\n\ts16 txpa_2g_high_temp[PWRTBL_NUM_COEFF];\n\ts16 txpa_5g_low[PWRTBL_NUM_COEFF];\n\ts16 txpa_5g_mid[PWRTBL_NUM_COEFF];\n\ts16 txpa_5g_hi[PWRTBL_NUM_COEFF];\n\n\tu8 tx_srom_max_2g;\n\tu8 tx_srom_max_5g_low;\n\tu8 tx_srom_max_5g_mid;\n\tu8 tx_srom_max_5g_hi;\n\tu8 tx_srom_max_rate_2g[TXP_NUM_RATES];\n\tu8 tx_srom_max_rate_5g_low[TXP_NUM_RATES];\n\tu8 tx_srom_max_rate_5g_mid[TXP_NUM_RATES];\n\tu8 tx_srom_max_rate_5g_hi[TXP_NUM_RATES];\n\tu8 tx_user_target[TXP_NUM_RATES];\n\ts8 tx_power_offset[TXP_NUM_RATES];\n\tu8 tx_power_target[TXP_NUM_RATES];\n\n\tstruct brcms_phy_srom_fem srom_fem2g;\n\tstruct brcms_phy_srom_fem srom_fem5g;\n\n\tu8 tx_power_max;\n\tu8 tx_power_max_rate_ind;\n\tbool hwpwrctrl;\n\tu8 nphy_txpwrctrl;\n\ts8 nphy_txrx_chain;\n\tbool phy_5g_pwrgain;\n\n\tu16 phy_wreg;\n\tu16 phy_wreg_limit;\n\n\ts8 n_preamble_override;\n\tu8 antswitch;\n\tu8 aa2g, aa5g;\n\n\ts8 idle_tssi[CH_5G_GROUP];\n\ts8 target_idle_tssi;\n\ts8 txpwr_est_Pout;\n\tu8 tx_power_min;\n\tu8 txpwr_limit[TXP_NUM_RATES];\n\tu8 txpwr_env_limit[TXP_NUM_RATES];\n\tu8 adj_pwr_tbl_nphy[ADJ_PWR_TBL_LEN];\n\n\tbool channel_14_wide_filter;\n\n\tbool txpwroverride;\n\tbool txpwridx_override_aphy;\n\ts16 radiopwr_override;\n\tu16 hwpwr_txcur;\n\tu8 saved_txpwr_idx;\n\n\tbool edcrs_threshold_lock;\n\n\tu32 tr_R_gain_val;\n\tu32 tr_T_gain_val;\n\n\ts16 ofdm_analog_filt_bw_override;\n\ts16 cck_analog_filt_bw_override;\n\ts16 ofdm_rccal_override;\n\ts16 cck_rccal_override;\n\tu16 extlna_type;\n\n\tuint interference_mode_crs_time;\n\tu16 crsglitch_prev;\n\tbool interference_mode_crs;\n\n\tu32 phy_tx_tone_freq;\n\tuint phy_lastcal;\n\tbool phy_forcecal;\n\tbool phy_fixed_noise;\n\tu32 xtalfreq;\n\tu8 pdiv;\n\ts8 carrier_suppr_disable;\n\n\tbool phy_bphy_evm;\n\tbool phy_bphy_rfcs;\n\ts8 phy_scraminit;\n\tu8 phy_gpiosel;\n\n\ts16 phy_txcore_disable_temp;\n\ts16 phy_txcore_enable_temp;\n\ts8 phy_tempsense_offset;\n\tbool phy_txcore_heatedup;\n\n\tu16 radiopwr;\n\tu16 bb_atten;\n\tu16 txctl1;\n\n\tu16 mintxbias;\n\tu16 mintxmag;\n\tstruct lo_complex_abgphy_info gphy_locomp_iq\n\t\t\t[STATIC_NUM_RF][STATIC_NUM_BB];\n\ts8 stats_11b_txpower[STATIC_NUM_RF][STATIC_NUM_BB];\n\tu16 gain_table[TX_GAIN_TABLE_LENGTH];\n\tbool loopback_gain;\n\ts16 max_lpback_gain_hdB;\n\ts16 trsw_rx_gain_hdB;\n\tu8 power_vec[8];\n\n\tu16 rc_cal;\n\tint nrssi_table_delta;\n\tint nrssi_slope_scale;\n\tint nrssi_slope_offset;\n\tint min_rssi;\n\tint max_rssi;\n\n\ts8 txpwridx;\n\tu8 min_txpower;\n\n\tu8 a_band_high_disable;\n\n\tu16 tx_vos;\n\tu16 global_tx_bb_dc_bias_loft;\n\n\tint rf_max;\n\tint bb_max;\n\tint rf_list_size;\n\tint bb_list_size;\n\tu16 *rf_attn_list;\n\tu16 *bb_attn_list;\n\tu16 padmix_mask;\n\tu16 padmix_reg;\n\tu16 *txmag_list;\n\tuint txmag_len;\n\tbool txmag_enable;\n\n\ts8 *a_tssi_to_dbm;\n\ts8 *m_tssi_to_dbm;\n\ts8 *l_tssi_to_dbm;\n\ts8 *h_tssi_to_dbm;\n\tu8 *hwtxpwr;\n\n\tu16 freqtrack_saved_regs[2];\n\tint cur_interference_mode;\n\tbool hwpwrctrl_capable;\n\tbool temppwrctrl_capable;\n\n\tuint phycal_nslope;\n\tuint phycal_noffset;\n\tuint phycal_mlo;\n\tuint phycal_txpower;\n\n\tu8 phy_aa2g;\n\n\tbool nphy_tableloaded;\n\ts8 nphy_rssisel;\n\tu32 nphy_bb_mult_save;\n\tu16 nphy_txiqlocal_bestc[11];\n\tbool nphy_txiqlocal_coeffsvalid;\n\tstruct nphy_txpwrindex nphy_txpwrindex[PHY_CORE_NUM_2];\n\tstruct nphy_pwrctrl nphy_pwrctrl_info[PHY_CORE_NUM_2];\n\tu16 cck2gpo;\n\tu32 ofdm2gpo;\n\tu32 ofdm5gpo;\n\tu32 ofdm5glpo;\n\tu32 ofdm5ghpo;\n\tu8 bw402gpo;\n\tu8 bw405gpo;\n\tu8 bw405glpo;\n\tu8 bw405ghpo;\n\tu8 cdd2gpo;\n\tu8 cdd5gpo;\n\tu8 cdd5glpo;\n\tu8 cdd5ghpo;\n\tu8 stbc2gpo;\n\tu8 stbc5gpo;\n\tu8 stbc5glpo;\n\tu8 stbc5ghpo;\n\tu8 bwdup2gpo;\n\tu8 bwdup5gpo;\n\tu8 bwdup5glpo;\n\tu8 bwdup5ghpo;\n\tu16 mcs2gpo[8];\n\tu16 mcs5gpo[8];\n\tu16 mcs5glpo[8];\n\tu16 mcs5ghpo[8];\n\tu32 nphy_rxcalparams;\n\n\tu8 phy_spuravoid;\n\tbool phy_isspuravoid;\n\n\tu8 phy_pabias;\n\tu8 nphy_papd_skip;\n\tu8 nphy_tssi_slope;\n\n\ts16 nphy_noise_win[PHY_CORE_MAX][PHY_NOISE_WINDOW_SZ];\n\tu8 nphy_noise_index;\n\n\tbool nphy_gain_boost;\n\tbool nphy_elna_gain_config;\n\tu16 old_bphy_test;\n\tu16 old_bphy_testcontrol;\n\n\tbool phyhang_avoid;\n\n\tbool rssical_nphy;\n\tu8 nphy_perical;\n\tuint nphy_perical_last;\n\tu8 cal_type_override;\n\tu8 mphase_cal_phase_id;\n\tu8 mphase_txcal_cmdidx;\n\tu8 mphase_txcal_numcmds;\n\tu16 mphase_txcal_bestcoeffs[11];\n\tu16 nphy_txiqlocal_chanspec;\n\tu16 nphy_iqcal_chanspec_2G;\n\tu16 nphy_iqcal_chanspec_5G;\n\tu16 nphy_rssical_chanspec_2G;\n\tu16 nphy_rssical_chanspec_5G;\n\tstruct wlapi_timer *phycal_timer;\n\tbool use_int_tx_iqlo_cal_nphy;\n\tbool internal_tx_iqlo_cal_tapoff_intpa_nphy;\n\ts16 nphy_lastcal_temp;\n\n\tstruct txiqcal_cache calibration_cache;\n\tstruct rssical_cache rssical_cache;\n\n\tu8 nphy_txpwr_idx[2];\n\tu8 nphy_papd_cal_type;\n\tuint nphy_papd_last_cal;\n\tu16 nphy_papd_tx_gain_at_last_cal[2];\n\tu8 nphy_papd_cal_gain_index[2];\n\ts16 nphy_papd_epsilon_offset[2];\n\tbool nphy_papd_recal_enable;\n\tu32 nphy_papd_recal_counter;\n\tbool nphy_force_papd_cal;\n\tbool nphy_papdcomp;\n\tbool ipa2g_on;\n\tbool ipa5g_on;\n\n\tu16 classifier_state;\n\tu16 clip_state[2];\n\tuint nphy_deaf_count;\n\tu8 rxiq_samps;\n\tu8 rxiq_antsel;\n\n\tu16 rfctrlIntc1_save;\n\tu16 rfctrlIntc2_save;\n\tbool first_cal_after_assoc;\n\tu16 tx_rx_cal_radio_saveregs[22];\n\tu16 tx_rx_cal_phy_saveregs[15];\n\n\tu8 nphy_cal_orig_pwr_idx[2];\n\tu8 nphy_txcal_pwr_idx[2];\n\tu8 nphy_rxcal_pwr_idx[2];\n\tu16 nphy_cal_orig_tx_gain[2];\n\tstruct nphy_txgains nphy_cal_target_gain;\n\tu16 nphy_txcal_bbmult;\n\tu16 nphy_gmval;\n\n\tu16 nphy_saved_bbconf;\n\n\tbool nphy_gband_spurwar_en;\n\tbool nphy_gband_spurwar2_en;\n\tbool nphy_aband_spurwar_en;\n\tu16 nphy_rccal_value;\n\tu16 nphy_crsminpwr[3];\n\tstruct nphy_noisevar_buf nphy_saved_noisevars;\n\tbool nphy_anarxlpf_adjusted;\n\tbool nphy_crsminpwr_adjusted;\n\tbool nphy_noisevars_adjusted;\n\n\tbool nphy_rxcal_active;\n\tu16 radar_percal_mask;\n\tbool dfs_lp_buffer_nphy;\n\n\tu16 nphy_fineclockgatecontrol;\n\n\ts8 rx2tx_biasentry;\n\n\tu16 crsminpwr0;\n\tu16 crsminpwrl0;\n\tu16 crsminpwru0;\n\ts16 noise_crsminpwr_index;\n\tu16 init_gain_core1;\n\tu16 init_gain_core2;\n\tu16 init_gainb_core1;\n\tu16 init_gainb_core2;\n\tu8 aci_noise_curr_channel;\n\tu16 init_gain_rfseq[4];\n\n\tbool radio_is_on;\n\n\tbool nphy_sample_play_lpf_bw_ctl_ovr;\n\n\tu16 tbl_data_hi;\n\tu16 tbl_data_lo;\n\tu16 tbl_addr;\n\n\tuint tbl_save_id;\n\tuint tbl_save_offset;\n\n\tu8 txpwrctrl;\n\ts8 txpwrindex[PHY_CORE_MAX];\n\n\tu8 phycal_tempdelta;\n\tu32 mcs20_po;\n\tu32 mcs40_po;\n\tstruct wiphy *wiphy;\n};\n\nstruct cs32 {\n\ts32 q;\n\ts32 i;\n};\n\nstruct radio_regs {\n\tu16 address;\n\tu32 init_a;\n\tu32 init_g;\n\tu8 do_init_a;\n\tu8 do_init_g;\n};\n\nstruct radio_20xx_regs {\n\tu16 address;\n\tu8 init;\n\tu8 do_init;\n};\n\nstruct lcnphy_radio_regs {\n\tu16 address;\n\tu8 init_a;\n\tu8 init_g;\n\tu8 do_init_a;\n\tu8 do_init_g;\n};\n\nu16 read_phy_reg(struct brcms_phy *pi, u16 addr);\nvoid write_phy_reg(struct brcms_phy *pi, u16 addr, u16 val);\nvoid and_phy_reg(struct brcms_phy *pi, u16 addr, u16 val);\nvoid or_phy_reg(struct brcms_phy *pi, u16 addr, u16 val);\nvoid mod_phy_reg(struct brcms_phy *pi, u16 addr, u16 mask, u16 val);\n\nu16 read_radio_reg(struct brcms_phy *pi, u16 addr);\nvoid or_radio_reg(struct brcms_phy *pi, u16 addr, u16 val);\nvoid and_radio_reg(struct brcms_phy *pi, u16 addr, u16 val);\nvoid mod_radio_reg(struct brcms_phy *pi, u16 addr, u16 mask, u16 val);\nvoid xor_radio_reg(struct brcms_phy *pi, u16 addr, u16 mask);\n\nvoid write_radio_reg(struct brcms_phy *pi, u16 addr, u16 val);\n\nvoid wlc_phyreg_enter(struct brcms_phy_pub *pih);\nvoid wlc_phyreg_exit(struct brcms_phy_pub *pih);\nvoid wlc_radioreg_enter(struct brcms_phy_pub *pih);\nvoid wlc_radioreg_exit(struct brcms_phy_pub *pih);\n\nvoid wlc_phy_read_table(struct brcms_phy *pi,\n\t\t\tconst struct phytbl_info *ptbl_info,\n\t\t\tu16 tblAddr, u16 tblDataHi, u16 tblDatalo);\nvoid wlc_phy_write_table(struct brcms_phy *pi,\n\t\t\t const struct phytbl_info *ptbl_info,\n\t\t\t u16 tblAddr, u16 tblDataHi, u16 tblDatalo);\nvoid wlc_phy_table_addr(struct brcms_phy *pi, uint tbl_id, uint tbl_offset,\n\t\t\tu16 tblAddr, u16 tblDataHi, u16 tblDataLo);\nvoid wlc_phy_table_data_write(struct brcms_phy *pi, uint width, u32 val);\n\nvoid write_phy_channel_reg(struct brcms_phy *pi, uint val);\nvoid wlc_phy_txpower_update_shm(struct brcms_phy *pi);\n\nu8 wlc_phy_nbits(s32 value);\nvoid wlc_phy_compute_dB(u32 *cmplx_pwr, s8 *p_dB, u8 core);\n\nuint wlc_phy_init_radio_regs_allbands(struct brcms_phy *pi,\n\t\t\t\t      struct radio_20xx_regs *radioregs);\nuint wlc_phy_init_radio_regs(struct brcms_phy *pi,\n\t\t\t     const struct radio_regs *radioregs,\n\t\t\t     u16 core_offset);\n\nvoid wlc_phy_txpower_ipa_upd(struct brcms_phy *pi);\n\nvoid wlc_phy_do_dummy_tx(struct brcms_phy *pi, bool ofdm, bool pa_on);\nvoid wlc_phy_papd_decode_epsilon(u32 epsilon, s32 *eps_real, s32 *eps_imag);\n\nvoid wlc_phy_cal_perical_mphase_reset(struct brcms_phy *pi);\nvoid wlc_phy_cal_perical_mphase_restart(struct brcms_phy *pi);\n\nbool wlc_phy_attach_nphy(struct brcms_phy *pi);\nbool wlc_phy_attach_lcnphy(struct brcms_phy *pi);\n\nvoid wlc_phy_detach_lcnphy(struct brcms_phy *pi);\n\nvoid wlc_phy_init_nphy(struct brcms_phy *pi);\nvoid wlc_phy_init_lcnphy(struct brcms_phy *pi);\n\nvoid wlc_phy_cal_init_nphy(struct brcms_phy *pi);\nvoid wlc_phy_cal_init_lcnphy(struct brcms_phy *pi);\n\nvoid wlc_phy_chanspec_set_nphy(struct brcms_phy *pi, u16 chanspec);\nvoid wlc_phy_chanspec_set_lcnphy(struct brcms_phy *pi, u16 chanspec);\nvoid wlc_phy_chanspec_set_fixup_lcnphy(struct brcms_phy *pi, u16 chanspec);\nint wlc_phy_channel2freq(uint channel);\nint wlc_phy_chanspec_freq2bandrange_lpssn(uint);\nint wlc_phy_chanspec_bandrange_get(struct brcms_phy *, u16 chanspec);\n\nvoid wlc_lcnphy_set_tx_pwr_ctrl(struct brcms_phy *pi, u16 mode);\ns8 wlc_lcnphy_get_current_tx_pwr_idx(struct brcms_phy *pi);\n\nvoid wlc_phy_txpower_recalc_target_nphy(struct brcms_phy *pi);\nvoid wlc_lcnphy_txpower_recalc_target(struct brcms_phy *pi);\nvoid wlc_phy_txpower_recalc_target_lcnphy(struct brcms_phy *pi);\n\nvoid wlc_lcnphy_set_tx_pwr_by_index(struct brcms_phy *pi, int index);\nvoid wlc_lcnphy_tx_pu(struct brcms_phy *pi, bool bEnable);\nvoid wlc_lcnphy_stop_tx_tone(struct brcms_phy *pi);\nvoid wlc_lcnphy_start_tx_tone(struct brcms_phy *pi, s32 f_kHz, u16 max_val,\n\t\t\t      bool iqcalmode);\n\nvoid wlc_phy_txpower_sromlimit_get_nphy(struct brcms_phy *pi, uint chan,\n\t\t\t\t\tu8 *max_pwr, u8 rate_id);\nvoid wlc_phy_ofdm_to_mcs_powers_nphy(u8 *power, u8 rate_mcs_start,\n\t\t\t\t     u8 rate_mcs_end, u8 rate_ofdm_start);\nvoid wlc_phy_mcs_to_ofdm_powers_nphy(u8 *power, u8 rate_ofdm_start,\n\t\t\t\t     u8 rate_ofdm_end, u8 rate_mcs_start);\n\nu16 wlc_lcnphy_tempsense(struct brcms_phy *pi, bool mode);\ns16 wlc_lcnphy_tempsense_new(struct brcms_phy *pi, bool mode);\ns8 wlc_lcnphy_tempsense_degree(struct brcms_phy *pi, bool mode);\ns8 wlc_lcnphy_vbatsense(struct brcms_phy *pi, bool mode);\nvoid wlc_phy_carrier_suppress_lcnphy(struct brcms_phy *pi);\nvoid wlc_lcnphy_crsuprs(struct brcms_phy *pi, int channel);\nvoid wlc_lcnphy_epa_switch(struct brcms_phy *pi, bool mode);\nvoid wlc_2064_vco_cal(struct brcms_phy *pi);\n\nvoid wlc_phy_txpower_recalc_target(struct brcms_phy *pi);\n\n#define LCNPHY_TBL_ID_PAPDCOMPDELTATBL\t0x18\n#define LCNPHY_TX_POWER_TABLE_SIZE\t128\n#define LCNPHY_MAX_TX_POWER_INDEX\t(LCNPHY_TX_POWER_TABLE_SIZE - 1)\n#define LCNPHY_TBL_ID_TXPWRCTL\t0x07\n#define LCNPHY_TX_PWR_CTRL_OFF\t0\n#define LCNPHY_TX_PWR_CTRL_SW\t\t(0x1 << 15)\n#define LCNPHY_TX_PWR_CTRL_HW         ((0x1 << 15) | \\\n\t\t\t\t\t(0x1 << 14) | \\\n\t\t\t\t\t(0x1 << 13))\n\n#define LCNPHY_TX_PWR_CTRL_TEMPBASED\t0xE001\n\nvoid wlc_lcnphy_write_table(struct brcms_phy *pi,\n\t\t\t    const struct phytbl_info *pti);\nvoid wlc_lcnphy_read_table(struct brcms_phy *pi, struct phytbl_info *pti);\nvoid wlc_lcnphy_set_tx_iqcc(struct brcms_phy *pi, u16 a, u16 b);\nvoid wlc_lcnphy_set_tx_locc(struct brcms_phy *pi, u16 didq);\nvoid wlc_lcnphy_get_tx_iqcc(struct brcms_phy *pi, u16 *a, u16 *b);\nu16 wlc_lcnphy_get_tx_locc(struct brcms_phy *pi);\nvoid wlc_lcnphy_get_radio_loft(struct brcms_phy *pi, u8 *ei0, u8 *eq0, u8 *fi0,\n\t\t\t       u8 *fq0);\nvoid wlc_lcnphy_calib_modes(struct brcms_phy *pi, uint mode);\nvoid wlc_lcnphy_deaf_mode(struct brcms_phy *pi, bool mode);\nbool wlc_phy_tpc_isenabled_lcnphy(struct brcms_phy *pi);\nvoid wlc_lcnphy_tx_pwr_update_npt(struct brcms_phy *pi);\ns32 wlc_lcnphy_tssi2dbm(s32 tssi, s32 a1, s32 b0, s32 b1);\nvoid wlc_lcnphy_get_tssi(struct brcms_phy *pi, s8 *ofdm_pwr, s8 *cck_pwr);\nvoid wlc_lcnphy_tx_power_adjustment(struct brcms_phy_pub *ppi);\n\ns32 wlc_lcnphy_rx_signal_power(struct brcms_phy *pi, s32 gain_index);\n\n#define NPHY_MAX_HPVGA1_INDEX\t\t10\n#define NPHY_DEF_HPVGA1_INDEXLIMIT\t7\n\nstruct phy_iq_est {\n\ts32 iq_prod;\n\tu32 i_pwr;\n\tu32 q_pwr;\n};\n\nvoid wlc_phy_stay_in_carriersearch_nphy(struct brcms_phy *pi, bool enable);\nvoid wlc_nphy_deaf_mode(struct brcms_phy *pi, bool mode);\n\n#define wlc_phy_write_table_nphy(pi, pti) \\\n\twlc_phy_write_table(pi, pti, 0x72, 0x74, 0x73)\n\n#define wlc_phy_read_table_nphy(pi, pti) \\\n\twlc_phy_read_table(pi, pti, 0x72, 0x74, 0x73)\n\n#define wlc_nphy_table_addr(pi, id, off) \\\n\twlc_phy_table_addr((pi), (id), (off), 0x72, 0x74, 0x73)\n\n#define wlc_nphy_table_data_write(pi, w, v) \\\n\twlc_phy_table_data_write((pi), (w), (v))\n\nvoid wlc_phy_table_read_nphy(struct brcms_phy *pi, u32, u32 l, u32 o, u32 w,\n\t\t\t     void *d);\nvoid wlc_phy_table_write_nphy(struct brcms_phy *pi, u32, u32, u32, u32,\n\t\t\t      const void *);\n\n#define\tPHY_IPA(pi) \\\n\t((pi->ipa2g_on && CHSPEC_IS2G(pi->radio_chanspec)) || \\\n\t (pi->ipa5g_on && CHSPEC_IS5G(pi->radio_chanspec)))\n\n#define BRCMS_PHY_WAR_PR51571(pi) \\\n\tif (NREV_LT((pi)->pubpi.phy_rev, 3)) \\\n\t\t(void)bcma_read32(pi->d11core, D11REGOFFS(maccontrol))\n\nvoid wlc_phy_cal_perical_nphy_run(struct brcms_phy *pi, u8 caltype);\nvoid wlc_phy_aci_reset_nphy(struct brcms_phy *pi);\nvoid wlc_phy_pa_override_nphy(struct brcms_phy *pi, bool en);\n\nu8 wlc_phy_get_chan_freq_range_nphy(struct brcms_phy *pi, uint chan);\nvoid wlc_phy_switch_radio_nphy(struct brcms_phy *pi, bool on);\n\nvoid wlc_phy_stf_chain_upd_nphy(struct brcms_phy *pi);\n\nvoid wlc_phy_force_rfseq_nphy(struct brcms_phy *pi, u8 cmd);\ns16 wlc_phy_tempsense_nphy(struct brcms_phy *pi);\n\nu16 wlc_phy_classifier_nphy(struct brcms_phy *pi, u16 mask, u16 val);\n\nvoid wlc_phy_rx_iq_est_nphy(struct brcms_phy *pi, struct phy_iq_est *est,\n\t\t\t    u16 num_samps, u8 wait_time, u8 wait_for_crs);\n\nvoid wlc_phy_rx_iq_coeffs_nphy(struct brcms_phy *pi, u8 write,\n\t\t\t       struct nphy_iq_comp *comp);\nvoid wlc_phy_aci_and_noise_reduction_nphy(struct brcms_phy *pi);\n\nvoid wlc_phy_rxcore_setstate_nphy(struct brcms_phy_pub *pih, u8 rxcore_bitmask);\nu8 wlc_phy_rxcore_getstate_nphy(struct brcms_phy_pub *pih);\n\nvoid wlc_phy_txpwrctrl_enable_nphy(struct brcms_phy *pi, u8 ctrl_type);\nvoid wlc_phy_txpwr_fixpower_nphy(struct brcms_phy *pi);\nvoid wlc_phy_txpwr_apply_nphy(struct brcms_phy *pi);\nvoid wlc_phy_txpwr_papd_cal_nphy(struct brcms_phy *pi);\nu16 wlc_phy_txpwr_idx_get_nphy(struct brcms_phy *pi);\n\nstruct nphy_txgains wlc_phy_get_tx_gain_nphy(struct brcms_phy *pi);\nint wlc_phy_cal_txiqlo_nphy(struct brcms_phy *pi,\n\t\t\t    struct nphy_txgains target_gain, bool full, bool m);\nint wlc_phy_cal_rxiq_nphy(struct brcms_phy *pi, struct nphy_txgains target_gain,\n\t\t\t  u8 type, bool d);\nvoid wlc_phy_txpwr_index_nphy(struct brcms_phy *pi, u8 core_mask,\n\t\t\t      s8 txpwrindex, bool res);\nvoid wlc_phy_rssisel_nphy(struct brcms_phy *pi, u8 core, u8 rssi_type);\nint wlc_phy_poll_rssi_nphy(struct brcms_phy *pi, u8 rssi_type,\n\t\t\t   s32 *rssi_buf, u8 nsamps);\nvoid wlc_phy_rssi_cal_nphy(struct brcms_phy *pi);\nint wlc_phy_aci_scan_nphy(struct brcms_phy *pi);\nvoid wlc_phy_cal_txgainctrl_nphy(struct brcms_phy *pi, s32 dBm_targetpower,\n\t\t\t\t bool debug);\nint wlc_phy_tx_tone_nphy(struct brcms_phy *pi, u32 f_kHz, u16 max_val, u8 mode,\n\t\t\t u8, bool);\nvoid wlc_phy_stopplayback_nphy(struct brcms_phy *pi);\nvoid wlc_phy_est_tonepwr_nphy(struct brcms_phy *pi, s32 *qdBm_pwrbuf,\n\t\t\t      u8 num_samps);\nvoid wlc_phy_radio205x_vcocal_nphy(struct brcms_phy *pi);\n\nint wlc_phy_rssi_compute_nphy(struct brcms_phy *pi, struct d11rxhdr *rxh);\n\n#define NPHY_TESTPATTERN_BPHY_EVM   0\n#define NPHY_TESTPATTERN_BPHY_RFCS  1\n\nvoid wlc_phy_nphy_tkip_rifs_war(struct brcms_phy *pi, u8 rifs);\n\nvoid wlc_phy_get_pwrdet_offsets(struct brcms_phy *pi, s8 *cckoffset,\n\t\t\t\ts8 *ofdmoffset);\ns8 wlc_phy_upd_rssi_offset(struct brcms_phy *pi, s8 rssi, u16 chanspec);\n\nbool wlc_phy_n_txpower_ipa_ison(struct brcms_phy *pih);\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}