
---------- Begin Simulation Statistics ----------
final_tick                               1256450887482                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225714                       # Simulator instruction rate (inst/s)
host_mem_usage                              135238180                       # Number of bytes of host memory used
host_op_rate                                   263509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 84786.52                       # Real time elapsed on the host
host_tick_rate                                3737653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 19137499074                       # Number of instructions simulated
sim_ops                                   22342008923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.316903                       # Number of seconds simulated
sim_ticks                                316902552561                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                  85                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls               21930                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                  72                       # Number of system calls
system.cpu19.committedInsts                         0                       # Number of instructions committed
system.cpu19.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.idle_fraction                          0                       # Percentage of idle cycles
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu19.numCycles                              0                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles                        0                       # Number of busy cycles
system.cpu19.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                         0                       # number of times a function call or return occured
system.cpu19.num_idle_cycles                        0                       # Number of idle cycles
system.cpu19.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu19.num_int_insts                          0                       # number of integer instructions
system.cpu19.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu19.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu19.num_load_insts                         0                       # Number of load instructions
system.cpu19.num_mem_refs                           0                       # number of memory refs
system.cpu19.num_store_insts                        0                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu19.num_vec_insts                          0                       # number of vector instructions
system.cpu19.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu19.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu19.op_class::IntMult                      0                       # Class of executed instruction
system.cpu19.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu19.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu19.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu19.op_class::MemRead                      0                       # Class of executed instruction
system.cpu19.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu19.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu19.op_class::total                        0                       # Class of executed instruction
system.cpu19.workload.numSyscalls                 129                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     47672940                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22174810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      86631109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    44.019675                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits      94985943                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    215780656                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect       176785                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    195203224                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits      5730654                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups      5732044                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses         1390                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     244723499                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      18283742                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       437717532                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      408603369                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts       176493                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        242777799                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events     79954641                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     12592777                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts      4750875                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1139053508                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   1325301657                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples    759276048                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.745481                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.648456                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    413503679     54.46%     54.46% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1     91259135     12.02%     66.48% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     74831323      9.86%     76.34% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     18837632      2.48%     78.82% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     48152808      6.34%     85.16% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     11666652      1.54%     86.69% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     10205886      1.34%     88.04% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     10864292      1.43%     89.47% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8     79954641     10.53%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total    759276048                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     18235321                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1180783469                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           257505900                       # Number of loads committed
system.switch_cpus00.commit.membars          13991743                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu    821040777     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     51767627      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    257505900     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    194987353     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   1325301657                       # Class of committed instruction
system.switch_cpus00.commit.refs            452493253                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts        21514541                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1139053508                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          1325301657                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.667184                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.667184                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles    487361891                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved     94845905                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   1332628362                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles       70130177                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       152887121                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles       186566                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts         1194                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     49389095                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         244723499                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       138848652                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles           620785388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes         8007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           1147904415                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles        373716                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.322022                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    138982319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    119000339                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.510484                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples    759954857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.757084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.853677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0      495327647     65.18%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       37807917      4.98%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       26964261      3.55%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       19240158      2.53%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       28034330      3.69%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       23052873      3.03%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       34038501      4.48%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7        9698515      1.28%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8       85790655     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total    759954857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  3302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts       265403                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      243039201                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.759870                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          463076201                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        195238187                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      20512587                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    258420291                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     12636685                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts         1511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    195538188                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   1330052666                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    267838014                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts       279213                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   1337427393                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       358173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      3652843                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles       186566                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      5301115                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked          170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     51981996                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          496                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        14487                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      9796057                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads       914358                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores       550805                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        14487                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect         2646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect       262757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      1301330689                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          1327352441                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.570741                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers       742722231                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.746613                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           1327435876                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     1635560734                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes     949736479                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.498837                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.498837                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu    822719487     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     51772379      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    267893737     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    195321000     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   1337706606                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          25167637                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.018814                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       2783182     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult      2798216     11.12%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     22.18% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead      9072533     36.05%     58.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     10513706     41.77%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   1331560304                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   3399312009                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   1305834463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   1313272895                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       1317415980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      1337706606                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     12636686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined      4750873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued         3854                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved        43909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined      4143678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples    759954857                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.760245                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.146197                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0    327277890     43.07%     43.07% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    128010099     16.84%     59.91% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2     88062309     11.59%     71.50% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     48259506      6.35%     77.85% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     54306156      7.15%     84.99% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     52700331      6.93%     91.93% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     34058851      4.48%     96.41% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     14523734      1.91%     98.32% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     12755981      1.68%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total    759954857                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.760237                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses     31313939                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads     61227551                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses     21517978                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes     21545094                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     12047385                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores      9653680                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    258420291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    195538188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    1407536431                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes     50370768                       # number of misc regfile writes
system.switch_cpus00.numCycles              759958159                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles      46367622                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   1388211140                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     70768229                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles       90089297                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents     33048360                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents          371                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   2135254919                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   1331156181                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   1394367290                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       181109009                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     18946015                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles       186566                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    130685838                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps        6156011                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   1630082578                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles    311516518                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     15479199                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       283489369                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     12636692                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups     14354166                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         2009372834                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        2660784266                       # The number of ROB writes
system.switch_cpus00.timesIdled                    13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads       14345561                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes       7172418                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    89.543168                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      58561819                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     65400656                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect      1275713                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted    150273578                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits      6272337                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups      6281611                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses         9274                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups     183418045                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       7810795                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       261669294                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      237583002                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts      1275189                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches        168859320                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     42647400                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls     17531679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     40646752                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    749960309                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    854895374                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    752692265                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.135783                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.184697                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    487149307     64.72%     64.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1    108785746     14.45%     79.17% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     38698651      5.14%     84.32% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3     29022176      3.86%     88.17% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4     19544693      2.60%     90.77% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      7145208      0.95%     91.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6     11331802      1.51%     93.22% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      8367282      1.11%     94.33% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     42647400      5.67%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    752692265                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      7483404                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       765758438                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads           182889836                       # Number of loads committed
system.switch_cpus01.commit.membars          25938512                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    520176541     60.85%     60.85% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult      2926898      0.34%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.19% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead    182889836     21.39%     82.58% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite    148902099     17.42%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    854895374                       # Class of committed instruction
system.switch_cpus01.commit.refs            331791935                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts           46566                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         749960309                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           854895374                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.011161                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.011161                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    593862377                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          535                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     56843606                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    908575499                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       35833085                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        95864801                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles      1290457                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          968                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     31479593                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches         183418045                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines       103943090                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           652345027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       453325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            817151335                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       2581962                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.241871                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles    104694248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     72644951                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.077566                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    758330316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.228365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.536323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      574216513     75.72%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       28223449      3.72%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       12224610      1.61%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3       22422903      2.96%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4       21417242      2.82%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5       11876510      1.57%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6       15725612      2.07%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        5628299      0.74%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       66595178      8.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    758330316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts      1361701                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches      171250642                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.156576                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          339940856                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores        151786681                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      16430415                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    190481450                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts     16806127                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts       248637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts    156044665                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    895540721                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    188154175                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts      1747697                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    877067553                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       244333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents      1069589                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles      1290457                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles      1318957                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked         1029                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      5679903                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        10850                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads      2016118                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads      7591613                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      7142566                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        10850                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       578116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       783585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       788809490                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           874183401                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559764                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       441547123                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.152773                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            874441260                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads     1005617381                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     606549885                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.988962                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.988962                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    535146615     60.89%     60.89% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult      2926928      0.33%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv           17      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            8      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            4      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.23% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    188698543     21.47%     82.70% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite    152043140     17.30%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    878815255                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          23254426                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.026461                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu       1753254      7.54%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.54% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead     11032809     47.44%     54.98% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite     10468363     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    902022223                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   2539294834                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    874136161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    936147685                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        877558435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       878815255                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded     17982286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     40645332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued       174478                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved       450607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     34495104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    758330316                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.158882                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.947833                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    479077923     63.18%     63.18% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     86405516     11.39%     74.57% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     42545541      5.61%     80.18% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     36862400      4.86%     85.04% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     41624012      5.49%     90.53% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     25687557      3.39%     93.92% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6     27617555      3.64%     97.56% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7     11986202      1.58%     99.14% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      6523610      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    758330316                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.158881                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses        47458                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads        94891                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses        47240                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes        48394                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     20621515                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     18533251                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    190481450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores    156044665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     927129608                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes     65964974                       # number of misc regfile writes
system.switch_cpus01.numCycles              758330839                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles            1627320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles      22370102                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    857134163                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      4817374                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       50674678                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents         6626                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents        13512                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups   1322090834                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    902011687                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    906567979                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles       112463239                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     45191344                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles      1290457                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles     80434638                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       49433794                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups   1036461369                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles    491097199                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts     19815413                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       180040696                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts     16847840                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups        47198                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1605537877                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        1796728924                       # The number of ROB writes
system.switch_cpus01.timesIdled                  2946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads          46926                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes           320                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    97.413058                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      11814169                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     12127911                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       293211                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     24226096                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       142163                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       156438                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        14275                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      27797071                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       1262833                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        44166687                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       43171056                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       290798                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         23175542                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     10385735                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       531713                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     19583911                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    116180826                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    140471319                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    174818708                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.803526                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.110691                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    142520832     81.52%     81.52% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1      9014918      5.16%     86.68% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      4443629      2.54%     89.22% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      2179984      1.25%     90.47% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      1920847      1.10%     91.57% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      2149937      1.23%     92.80% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6       909544      0.52%     93.32% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      1293282      0.74%     94.06% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     10385735      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    174818708                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      1023563                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       127460226                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            30917013                       # Number of loads committed
system.switch_cpus02.commit.membars            752541                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu     82757536     58.91%     58.91% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      3617695      2.58%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         2038      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     30917013     22.01%     83.50% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     23177037     16.50%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    140471319                       # Class of committed instruction
system.switch_cpus02.commit.refs             54094050                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         4714131                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         116180826                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           140471319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.527211                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.527211                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    140971494                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred         2415                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     11284676                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    163035601                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       10879292                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        19203580                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       294398                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts         9763                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles      6083096                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          27797071                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        21833897                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           155078344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes        66411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts            141181630                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles        593622                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.156663                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     22056651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     13219165                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.795692                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    177431865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.963130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.290835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      142590395     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        4566480      2.57%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        5857636      3.30%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        2554513      1.44%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        4249667      2.40%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        1943120      1.10%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        1122363      0.63%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        2885297      1.63%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       11662394      6.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    177431865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       295815                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       24755775                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.900621                       # Inst execution rate
system.switch_cpus02.iew.exec_refs           64868515                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         25120510                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       4559820                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     35186140                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       570967                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        73243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     26671086                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    159921514                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     39748005                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       215756                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    159799458                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       146781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents     32377648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       294398                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles     32563245                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        29595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      2831257                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         4199                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads      6008450                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      4269094                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      3494021                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         4199                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       166582                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       129233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       159853208                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           153429128                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.547673                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers        87547329                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.864718                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            153499308                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      193405192                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     111423592                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.654788                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.654788                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu     91047190     56.90%     56.90% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      4003992      2.50%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         2039      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     39802966     24.87%     84.28% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     25159027     15.72%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    160015214                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           3744657                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.023402                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        417763     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        21383      0.57%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      1957056     52.26%     63.99% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      1348455     36.01%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    158086798                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    489880248                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    148698533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    173038658                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        159346661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       160015214                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       574853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     19450052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        13185                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        43140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     12371893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    177431865                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.901840                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.780443                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    123366425     69.53%     69.53% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     18391608     10.37%     79.89% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     10231070      5.77%     85.66% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3      7870124      4.44%     90.10% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      5319623      3.00%     93.09% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      4641885      2.62%     95.71% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      2865291      1.61%     97.33% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      2095281      1.18%     98.51% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      2650558      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    177431865                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.901837                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses      5673073                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     11339887                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      4730595                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes      6336814                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      4405320                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      2883676                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     35186140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     26671086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     186889118                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      2136537                       # number of misc regfile writes
system.switch_cpus02.numCycles              177432608                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               4431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      39766955                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    143874548                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      3144281                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       13282542                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     44041111                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents        31557                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    258332715                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    161148932                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    164785048                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        22776558                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents      7437162                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       294398                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles     55638397                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       20910358                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    196692081                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     45673010                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       608254                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        32217805                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       591542                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      3699037                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          324474563                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         322724829                       # The number of ROB writes
system.switch_cpus02.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads        3157332                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       1573512                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    97.261866                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      11962305                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     12299070                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       296533                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     24458432                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       155126                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       165762                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        10636                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      28145297                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       1267705                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        44859174                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       43739637                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       293890                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         23629461                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     10508915                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       581655                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     18759041                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    118098723                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    142606695                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    174916287                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.815285                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.122179                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    142030775     81.20%     81.20% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1      9237394      5.28%     86.48% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      4514195      2.58%     89.06% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      2239866      1.28%     90.34% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      1945917      1.11%     91.45% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      2176526      1.24%     92.70% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6       955198      0.55%     93.24% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      1307501      0.75%     93.99% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     10508915      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    174916287                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      1040774                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       129318210                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            31158740                       # Number of loads committed
system.switch_cpus03.commit.membars            828151                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu     84382604     59.17%     59.17% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      3578176      2.51%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         2278      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     31158740     21.85%     83.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     23484897     16.47%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    142606695                       # Class of committed instruction
system.switch_cpus03.commit.refs             54643637                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         4693095                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         118098723                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           142606695                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.502425                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.502425                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    140439194                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred         2647                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     11428733                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    164401766                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       11086449                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        19625864                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       297758                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts        10562                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles      5985000                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          28145297                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        22023222                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           154888168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes        70269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts            142414527                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles        600802                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.158624                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     22245699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     13385136                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.802632                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    177434268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.970324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.296870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      142319936     80.21%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        4584140      2.58%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        5870410      3.31%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        2643840      1.49%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        4266374      2.40%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        1999009      1.13%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        1145583      0.65%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        2861516      1.61%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       11743460      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    177434268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       298725                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       25149412                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.909207                       # Inst execution rate
system.switch_cpus03.iew.exec_refs           65116477                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         25353692                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       4255065                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     35198439                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       624146                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        81347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     26852043                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    161240927                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     39762785                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       221226                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    161324621                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       137839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents     31311000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       297758                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles     31485280                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        29504                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      2841231                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses          613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         4270                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads      5929841                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      4039666                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      3367122                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         4270                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       163569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       135156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       161035350                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           155036798                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.547688                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers        88197167                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.873769                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            155110768                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      195032450                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     112450354                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.665591                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.665591                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu     92397372     57.20%     57.20% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      3937772      2.44%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         2278      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     39814764     24.65%     84.28% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     25393661     15.72%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    161545847                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           3843904                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.023795                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        446659     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        19936      0.52%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      1980332     51.52%     63.66% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      1396977     36.34%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    159729141                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    493069494                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    150326947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    173671813                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        160612481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       161545847                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       628446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     18634091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        13432                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        46791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     11743323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    177434268                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.910455                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.789821                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    123066419     69.36%     69.36% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     18402243     10.37%     79.73% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     10215407      5.76%     85.49% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3      7977274      4.50%     89.98% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      5340449      3.01%     92.99% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      4673189      2.63%     95.63% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      2934444      1.65%     97.28% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      2152181      1.21%     98.49% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      2672662      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    177434268                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.910454                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses      5660610                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     11313804                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      4709851                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes      6207189                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      4332068                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      2848361                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     35198439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     26852043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     187951989                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      2337913                       # number of misc regfile writes
system.switch_cpus03.numCycles              177434481                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               2559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles      38222151                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    146114501                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      2974162                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       13479120                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     41746067                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents        31876                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    260138491                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    162506846                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    166209438                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        23123640                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents      6538241                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       297758                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     52420385                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       20094788                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    198101052                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     49891211                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       664781                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        31825587                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       646642                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      3649548                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          325756704                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         325250720                       # The number of ROB writes
system.switch_cpus03.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads        3143758                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       1566369                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    97.233134                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      11980953                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     12321883                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       296234                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     24511613                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       157263                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       169817                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        12554                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      28223247                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       1270596                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        44947821                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       43844211                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       293556                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         23734700                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     10557262                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       589582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     18569759                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    118553633                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    143135791                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    174936535                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.818216                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.125955                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    141949708     81.14%     81.14% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1      9263473      5.30%     86.44% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      4527378      2.59%     89.03% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      2239627      1.28%     90.31% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      1941308      1.11%     91.42% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      2182871      1.25%     92.66% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6       963358      0.55%     93.22% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      1311550      0.75%     93.97% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     10557262      6.03%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    174936535                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      1045667                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       129805168                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            31239213                       # Number of loads committed
system.switch_cpus04.commit.membars            837727                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu     84748359     59.21%     59.21% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      3577581      2.50%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         2296      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     31239213     21.82%     83.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     23568342     16.47%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    143135791                       # Class of committed instruction
system.switch_cpus04.commit.refs             54807555                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         4692750                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         118553633                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           143135791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.496644                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.496644                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    140321009                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred         2684                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     11450466                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    164752409                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       11134694                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        19706250                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       297326                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts        10767                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles      5972963                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          28223247                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        22073061                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           154837016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes        70864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            142681707                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles        600008                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.159065                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     22295210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     13408812                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.804146                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    177432245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.972081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.298482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      142257289     80.18%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        4586503      2.58%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        5876370      3.31%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        2653252      1.50%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        4275746      2.41%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        2010389      1.13%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        1150385      0.65%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        2856227      1.61%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       11766084      6.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    177432245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       298516                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       25240254                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.911450                       # Inst execution rate
system.switch_cpus04.iew.exec_refs           65222052                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         25423132                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       4179310                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     35229387                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       632592                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        80506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     26907306                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    161581274                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     39798920                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       221064                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    161720816                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       129323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents     31344043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       297326                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles     31507300                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        29028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      2846978                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses          571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         4265                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads      5920273                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      3990141                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      3338940                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         4265                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       162816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       135700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       161327798                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           155446812                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.547802                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers        88375664                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.876090                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            155520901                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      195502082                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     112728808                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.668162                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.668162                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu     92693848     57.24%     57.24% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      3932390      2.43%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         2296      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     39850432     24.61%     84.28% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     25462914     15.72%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    161941880                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           3861203                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.023843                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        454245     11.76%     11.76% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        19593      0.51%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      1981558     51.32%     63.59% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      1405807     36.41%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    160139204                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    493869625                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    150737182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    173849564                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        160944443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       161941880                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       636831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     18445338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        13328                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        47249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     11593542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    177432245                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.912697                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.791728                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    122929034     69.28%     69.28% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     18469640     10.41%     79.69% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     10224013      5.76%     85.45% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3      7993978      4.51%     89.96% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      5348680      3.01%     92.97% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      4675313      2.63%     95.61% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      2951684      1.66%     97.27% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      2158333      1.22%     98.49% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      2681570      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    177432245                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.912695                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses      5663879                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     11320911                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      4709630                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes      6181024                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      4321104                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      2843393                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     35229387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     26907306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     188305618                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      2369011                       # number of misc regfile writes
system.switch_cpus04.numCycles              177432556                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               4484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles      38140812                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    146644850                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      2945554                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       13523619                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     41448412                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents        31066                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    260566007                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    162853482                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    166540637                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        23196793                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents      6359026                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       297326                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     51941398                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       19895638                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    198509251                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     50332294                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       673957                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        31786359                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       655688                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      3640558                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          326070058                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         325908078                       # The number of ROB writes
system.switch_cpus04.timesIdled                    50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads        3143711                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       1566183                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    97.097875                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      11971062                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     12328861                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       296356                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     24508918                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       160651                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       175095                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        14444                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      28249044                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       1269794                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        44925891                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       43827582                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       293519                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         23783952                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     10539299                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       603895                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     18406987                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    118622864                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    143157626                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    174957668                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.818242                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.124951                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    141904753     81.11%     81.11% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1      9316660      5.33%     86.43% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      4542691      2.60%     89.03% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      2240011      1.28%     90.31% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      1938364      1.11%     91.42% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      2187705      1.25%     92.67% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6       988117      0.56%     93.23% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      1300068      0.74%     93.98% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     10539299      6.02%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    174957668                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      1047091                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       129810561                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            31166002                       # Number of loads committed
system.switch_cpus05.commit.membars            854139                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu     84889008     59.30%     59.30% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      3554174      2.48%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         2310      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.78% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     31166002     21.77%     83.55% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     23546132     16.45%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    143157626                       # Class of committed instruction
system.switch_cpus05.commit.refs             54712134                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         4654353                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         118622864                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           143157626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.495774                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.495774                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    140300045                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred         2845                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     11437852                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    164611477                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       11152777                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        19770360                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       297222                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts        11345                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles      5912059                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          28249044                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        22065204                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           154844815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes        70515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            142628112                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles        600118                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.159210                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     22287559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     13401507                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.803842                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    177432467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.971400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.297930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      142296386     80.20%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        4574872      2.58%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        5859577      3.30%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        2650648      1.49%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        4268071      2.41%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        2020443      1.14%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        1162754      0.66%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        2836855      1.60%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       11762861      6.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    177432467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       298416                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       25268908                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.910398                       # Inst execution rate
system.switch_cpus05.iew.exec_refs           65002853                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         25382415                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       4124871                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     35120663                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       647316                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        78366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     26857916                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    161437500                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     39620438                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       217511                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    161534729                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       126611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents     30908242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       297222                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles     31068103                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        31112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      2835758                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses          580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         4258                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads      5846163                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      3954655                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      3311783                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         4258                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       161543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       136873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       160992890                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           155329407                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.548067                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers        88234901                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.875426                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            155403977                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      195235920                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     112623654                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.668550                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.668550                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu     92750577     57.34%     57.34% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      3904774      2.41%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         2311      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.76% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     39670977     24.53%     84.28% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     25423601     15.72%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    161752240                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           3863278                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.023884                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        461518     11.95%     11.95% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        20256      0.52%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      1968210     50.95%     63.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      1413294     36.58%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    159994652                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    493580217                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    150658169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    173595813                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        160785736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       161752240                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       651764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     18279851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        14780                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        47868                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     11523285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    177432467                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.911627                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.792143                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    123065966     69.36%     69.36% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     18392835     10.37%     79.73% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     10179903      5.74%     85.46% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3      7980872      4.50%     89.96% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      5346992      3.01%     92.97% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      4663982      2.63%     95.60% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      2954963      1.67%     97.27% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      2156305      1.22%     98.48% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      2690649      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    177432467                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.911624                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses      5620866                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     11234788                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      4671238                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes      6125493                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      4289534                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      2821742                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     35120663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     26857916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     187744486                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      2426337                       # number of misc regfile writes
system.switch_cpus05.numCycles              177432995                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               4044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles      37699773                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    146687861                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      2912948                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       13536028                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     40519622                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents        31801                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    260184775                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    162719379                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    166411600                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        23212529                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents      6223096                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       297222                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles     50861073                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       19723707                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    198304190                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     51825838                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       689699                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        31573059                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       670850                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      3609638                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          325968717                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         325605197                       # The number of ROB writes
system.switch_cpus05.timesIdled                    56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads        3118184                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       1553278                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    97.316958                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      11891999                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     12219863                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       293045                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     24394061                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       152335                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       164216                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        11881                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      28045509                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       1269614                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        44591349                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       43546020                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       290553                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         23508630                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     10464528                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       564707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     19033632                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    117471355                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    141920568                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    174885689                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.811505                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.118353                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    142192846     81.31%     81.31% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1      9145688      5.23%     86.54% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      4504049      2.58%     89.11% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      2232131      1.28%     90.39% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      1931308      1.10%     91.49% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      2166341      1.24%     92.73% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6       944358      0.54%     93.27% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      1304440      0.75%     94.02% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     10464528      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    174885689                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      1037689                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       128732627                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            31063575                       # Number of loads committed
system.switch_cpus06.commit.membars            789897                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu     83885698     59.11%     59.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      3597435      2.53%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         2114      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     31063575     21.89%     83.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     23371746     16.47%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    141920568                       # Class of committed instruction
system.switch_cpus06.commit.refs             54435321                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         4686345                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         117471355                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           141920568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.510439                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.510439                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    140632773                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred         2501                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     11365305                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    163936607                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       11012658                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        19483019                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       294194                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts        10525                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles      6010422                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          28045509                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        21960279                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           154954241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes        67829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            141940522                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles        593372                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.158062                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     22182090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     13313948                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.799965                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    177433075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.967738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.295006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      142430717     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        4571937      2.58%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        5864927      3.31%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        2600401      1.47%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        4256682      2.40%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        1979715      1.12%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        1142142      0.64%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        2864916      1.61%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       11721638      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    177433075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       295413                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       25042459                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.906124                       # Inst execution rate
system.switch_cpus06.iew.exec_refs           64962389                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         25264955                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       4372629                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     35189174                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       605225                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        71972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     26777999                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    160826242                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     39697434                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       215572                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    160776693                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       144019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents     31729087                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       294194                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles     31910005                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        29600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      2838008                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses          594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         4195                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads      5914190                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      4125572                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      3406220                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         4195                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       162691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       132722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       160626776                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           154504544                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.547677                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers        87971665                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.870775                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            154576878                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      194456181                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     112118232                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.662059                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.662059                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu     91966963     57.13%     57.13% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      3968683      2.47%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         2115      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     39750097     24.69%     84.28% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     25304407     15.72%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    160992265                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           3810027                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.023666                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        440278     11.56%     11.56% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        21207      0.56%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      1967701     51.65%     63.76% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      1380841     36.24%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    159162489                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    491967817                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    149801606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    173497227                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        160216940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       160992265                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       609302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     18905543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        13324                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        44595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     11988368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    177433075                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.907341                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.786667                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    123177148     69.42%     69.42% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     18413828     10.38%     79.80% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     10210315      5.75%     85.55% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3      7924776      4.47%     90.02% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      5328596      3.00%     93.02% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      4658693      2.63%     95.65% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      2919918      1.65%     97.29% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      2142286      1.21%     98.50% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      2657515      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    177433075                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.907339                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses      5639803                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     11273139                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      4702938                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes      6238455                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      4343606                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      2845185                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     35189174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     26777999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     187394427                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      2267830                       # number of misc regfile writes
system.switch_cpus06.numCycles              177433366                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               3674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles      38843943                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    145396967                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents      3058428                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       13408247                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     42563622                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents        30014                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    259480679                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    162069790                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    165743849                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        22998903                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents      6728750                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       294194                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles     53446498                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       20346768                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    197659290                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     48441281                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       644857                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        31952758                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       626702                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      3657130                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          325361069                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         324457013                       # The number of ROB writes
system.switch_cpus06.timesIdled                    46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads        3139049                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       1564161                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    97.167226                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      11872945                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     12219084                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       292335                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     24349334                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       149869                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       162914                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        13045                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      27990007                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       1267073                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        44462886                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       43471512                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       289775                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         23462691                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     10468441                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       561671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     18987229                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    117417530                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    141870885                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    174892154                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.811191                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.118503                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    142218923     81.32%     81.32% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1      9165795      5.24%     86.56% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      4489888      2.57%     89.13% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      2191736      1.25%     90.38% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      1935223      1.11%     91.49% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      2171753      1.24%     92.73% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6       949844      0.54%     93.27% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      1300551      0.74%     94.01% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     10468441      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    174892154                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      1035600                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       128719346                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            31097377                       # Number of loads committed
system.switch_cpus07.commit.membars            795736                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu     83781255     59.05%     59.05% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      3600215      2.54%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         2118      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     31097377     21.92%     83.51% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     23389920     16.49%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    141870885                       # Class of committed instruction
system.switch_cpus07.commit.refs             54487297                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         4703703                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         117417530                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           141870885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.511137                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.511137                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    140670466                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred         2566                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     11346065                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    163834882                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       11002931                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        19446065                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       293406                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts        10313                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles      6020732                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          27990007                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        21951748                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           154964210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes        67328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            141860701                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles        591932                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.157749                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     22173365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     13289887                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.799513                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    177433602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.967238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.294712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      142450759     80.28%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        4577046      2.58%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        5867510      3.31%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        2576682      1.45%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        4259180      2.40%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        1976591      1.11%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        1138889      0.64%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        2870184      1.62%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       11716761      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    177433602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       294468                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       24993246                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.906059                       # Inst execution rate
system.switch_cpus07.iew.exec_refs           65066276                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         25281919                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       4367979                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     35217161                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       602773                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        74230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     26792737                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    160730439                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     39784357                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       211839                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    160765603                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       142268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents     31755209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       293406                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles     31934932                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        30678                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      2840202                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses          611                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         4253                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads      5963693                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      4119751                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      3402793                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         4253                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       163237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       131231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       160577010                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           154440145                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.547845                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers        87971253                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.870409                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            154511401                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      194507231                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     112092935                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.661754                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.661754                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu     91847055     57.06%     57.06% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      3970313      2.47%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         2118      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     39837000     24.75%     84.27% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     25320956     15.73%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    160977442                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           3804679                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.023635                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        435975     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        20990      0.55%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      1970779     51.80%     63.81% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      1376935     36.19%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    159114374                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    491877335                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    149719657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    173335056                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        160123660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       160977442                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       606779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     18859419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        13185                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        45108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     11940433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    177433602                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.907255                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.786791                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    123184199     69.43%     69.43% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     18408064     10.37%     79.80% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     10218782      5.76%     85.56% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3      7913062      4.46%     90.02% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      5340372      3.01%     93.03% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      4661624      2.63%     95.66% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      2906721      1.64%     97.29% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      2123530      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      2677248      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    177433602                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.907253                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses      5667747                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     11329015                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      4720488                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes      6258739                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      4368649                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      2867041                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     35217161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     26792737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     187600494                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      2256561                       # number of misc regfile writes
system.switch_cpus07.numCycles              177433916                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               3123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles      38940353                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    145310110                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      3058370                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       13399450                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     42650517                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents        31053                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    259339144                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    161968319                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    165605317                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        22970426                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents      6854910                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       293406                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles     53658161                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       20295071                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    197615338                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     48171804                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       641932                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        31999637                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       624214                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      3670025                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          325268156                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         324258913                       # The number of ROB writes
system.switch_cpus07.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads        3150823                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       1569896                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    97.458809                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      11946418                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     12257915                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       294258                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     24439065                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       153255                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       164068                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        10813                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      28117654                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       1268970                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          190                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        44764353                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       43670241                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       291598                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         23594385                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     10486512                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       579264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     18889685                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    117931211                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    142397533                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    174904454                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.814145                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.120460                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    142040464     81.21%     81.21% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1      9243687      5.28%     86.50% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      4525195      2.59%     89.08% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      2223958      1.27%     90.35% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      1942278      1.11%     91.46% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      2177574      1.25%     92.71% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6       970998      0.56%     93.26% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      1293788      0.74%     94.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     10486512      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    174904454                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      1038601                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       129136920                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            31129105                       # Number of loads committed
system.switch_cpus08.commit.membars            825494                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu     84238433     59.16%     59.16% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      3584388      2.52%     61.67% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         2228      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     31129105     21.86%     83.54% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     23443379     16.46%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    142397533                       # Class of committed instruction
system.switch_cpus08.commit.refs             54572484                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         4685598                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         117931211                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           142397533                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.504553                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.504553                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    140508138                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred         2667                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     11412787                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    164298258                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       11051363                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        19585691                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       295505                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts        10658                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles      5992664                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          28117654                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        22008198                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           154904329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes        68412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.Insts            142346247                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.SquashCycles        596330                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.158468                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     22230872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     13368643                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.802250                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    177433366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.969947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.296731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      142337937     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        4589806      2.59%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        5862686      3.30%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        2631126      1.48%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        4265943      2.40%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        1990223      1.12%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        1153527      0.65%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        2860616      1.61%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       11741502      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    177433366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       296322                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       25115095                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.908409                       # Inst execution rate
system.switch_cpus08.iew.exec_refs           65086273                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         25326173                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       4294656                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     35213335                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       620175                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        79208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     26828163                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    161153637                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     39760100                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       218445                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    161182448                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       139717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents     31603792                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       295505                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles     31780015                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        31205                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      2838271                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses          593                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         4222                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads      5935860                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      4084230                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      3384783                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         4222                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       163655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       132667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       160858771                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           154887363                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.547917                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers        88137206                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.872930                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            154959513                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      194897430                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     112353864                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.664649                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.664649                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu     92268280     57.17%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      3951633      2.45%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         2228      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     39812303     24.67%     84.28% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     25366449     15.72%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    161400893                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           3824486                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.023696                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        442440     11.57%     11.57% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        21267      0.56%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      1970878     51.53%     63.66% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      1389901     36.34%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    159567733                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    492764597                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    150184935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    173694561                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        160529294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       161400893                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       624343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     18756103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        13438                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        45079                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     11868005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    177433366                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.909642                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.788483                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    123058324     69.35%     69.35% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     18432844     10.39%     79.74% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     10227807      5.76%     85.51% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3      7962558      4.49%     90.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      5356774      3.02%     93.01% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      4661407      2.63%     95.64% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      2921408      1.65%     97.29% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      2135770      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      2676474      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    177433366                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.909640                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses      5657646                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     11308479                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      4702428                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes      6219134                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      4343709                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      2856782                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     35213335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     26828163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     187796533                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      2326494                       # number of misc regfile writes
system.switch_cpus08.numCycles              177433799                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               3240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles      38618533                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    145891169                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      3005743                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       13449362                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     42060646                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents        33548                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    259996125                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    162421867                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    166104245                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        23082254                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents      6723183                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       295505                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles     52929434                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       20213073                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    198035229                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     49058273                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       660447                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        31918154                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       642376                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      3651344                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          325688144                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         325104455                       # The number of ROB writes
system.switch_cpus08.timesIdled                    57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads        3138804                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       1563873                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    97.343797                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      12015359                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     12343220                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       296864                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     24575201                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       158831                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       168956                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        10125                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      28300858                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       1273731                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        45106890                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       43966059                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       294210                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         23810099                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     10563327                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       595505                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     18587705                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    118812552                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    143418386                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    174937169                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.819828                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.126932                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    141845252     81.08%     81.08% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1      9313586      5.32%     86.41% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      4540980      2.60%     89.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      2245390      1.28%     90.29% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      1951070      1.12%     91.40% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      2191393      1.25%     92.65% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6       984388      0.56%     93.22% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      1301783      0.74%     93.96% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     10563327      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    174937169                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      1048341                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       130036076                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            31264440                       # Number of loads committed
system.switch_cpus09.commit.membars            841906                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu     84982004     59.25%     59.25% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      3580525      2.50%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         2244      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.75% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     31264440     21.80%     83.55% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     23589173     16.45%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    143418386                       # Class of committed instruction
system.switch_cpus09.commit.refs             54853613                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         4683012                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         118812552                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           143418386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.493402                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.493402                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    140246685                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred         2661                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     11478445                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    165058805                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       11153112                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        19777522                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       298034                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts        10636                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles      5958880                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          28300858                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        22113903                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           154797767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes        71619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            142980114                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles        601376                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.159500                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     22335725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     13447921                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.805817                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    177434237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.973999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.300316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      142190121     80.14%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        4595129      2.59%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        5882530      3.32%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        2667207      1.50%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        4278973      2.41%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        2014593      1.14%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        1159973      0.65%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        2855367      1.61%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       11790344      6.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    177434237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       298816                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       25309718                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.912861                       # Inst execution rate
system.switch_cpus09.iew.exec_refs           65240011                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         25442917                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       4159177                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     35258216                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       638306                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        80174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     26928620                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    161879064                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     39797094                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       221572                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    161973352                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       133055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents     31230373                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       298034                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles     31398604                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        31610                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      2847088                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses          591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         4267                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads      5893468                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      3993771                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      3339447                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         4267                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       162667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       136149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       161569833                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           155720424                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.547841                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers        88514624                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.877620                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            155794478                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      195773328                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     112915642                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.669612                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.669612                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu     92924226     57.29%     57.29% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      3936453      2.43%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         2244      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     39848379     24.57%     84.29% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     25483625     15.71%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    162194927                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           3863848                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.023822                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        456540     11.82%     11.82% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        20443      0.53%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      1978355     51.20%     63.55% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      1408510     36.45%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    160406870                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    494404877                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    151020538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    174170710                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        161236525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       162194927                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       642539                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     18460664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        13952                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        47034                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     11628588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    177434237                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.914113                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.793208                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    122876409     69.25%     69.25% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     18467231     10.41%     79.66% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     10236243      5.77%     85.43% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3      8002078      4.51%     89.94% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      5360829      3.02%     92.96% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      4691471      2.64%     95.60% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      2952100      1.66%     97.27% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      2147303      1.21%     98.48% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      2700573      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    177434237                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.914109                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses      5651905                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     11297011                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      4699886                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes      6172996                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      4326253                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      2843041                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     35258216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     26928620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     188397561                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      2393336                       # number of misc regfile writes
system.switch_cpus09.numCycles              177434937                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               2102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles      38030714                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    146972165                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      2966723                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       13548179                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     41223998                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents        35638                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    261052797                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    163171725                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    166898880                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        23248668                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents      6436992                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       298034                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles     51809262                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       19926685                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    198853757                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     50499376                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       679930                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        31782885                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       661345                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      3634605                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          326363979                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         326510413                       # The number of ROB writes
system.switch_cpus09.timesIdled                    49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads        3137178                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       1562951                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    97.494703                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      11867067                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     12172012                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       292868                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     24327970                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       145099                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       157389                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        12290                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      27924888                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       1267766                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          156                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        44429154                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       43401360                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       290485                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         23329085                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     10445029                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       538496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     19455742                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    116843131                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    141255354                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    174834609                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.807937                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.115775                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    142368998     81.43%     81.43% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1      9056486      5.18%     86.61% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      4459979      2.55%     89.16% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      2193498      1.25%     90.42% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      1929381      1.10%     91.52% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      2163491      1.24%     92.76% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6       921024      0.53%     93.28% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      1296723      0.74%     94.03% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     10445029      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    174834609                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      1030414                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       128155364                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            31051805                       # Number of loads committed
system.switch_cpus10.commit.membars            758059                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu     83280248     58.96%     58.96% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      3627263      2.57%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         2078      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     31051805     21.98%     83.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     23293960     16.49%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    141255354                       # Class of committed instruction
system.switch_cpus10.commit.refs             54345765                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         4724810                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         116843131                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           141255354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.518560                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.518560                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    140801629                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred         2389                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     11337534                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    163703128                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       10932504                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        19317960                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       294185                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts         9859                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles      6086512                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          27924888                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        21917576                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           154996508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes        66936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            141701816                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles        593136                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.157382                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     22139700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     13279932                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.798620                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    177432791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.966673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.294188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      142460419     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        4580237      2.58%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        5877954      3.31%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        2575836      1.45%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        4261091      2.40%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        1956394      1.10%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        1124994      0.63%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        2887462      1.63%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       11708404      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    177432791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       295296                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       24899564                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.904623                       # Inst execution rate
system.switch_cpus10.iew.exec_refs           65085811                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         25226285                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       4480982                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     35281576                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       577579                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        72105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     26770987                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    160577672                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     39859526                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       217127                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    160510257                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       145317                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents     32360789                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       294185                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles     32544005                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        30200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      2842448                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses          574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         4217                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads      6008073                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      4229768                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      3477025                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         4217                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       165379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       129917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       160553206                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           154138649                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.547583                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers        87916277                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.868713                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            154209129                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      194216152                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     111913018                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.658519                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.658519                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu     91536136     56.95%     56.95% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      4009331      2.49%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         2078      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     39914570     24.83%     84.28% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     25265272     15.72%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    160727387                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           3769342                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.023452                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        423343     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        21281      0.56%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      1966119     52.16%     63.96% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      1358599     36.04%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    158810994                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    491304946                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    149397489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    173571785                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        159996116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       160727387                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       581556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     19322308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        13156                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        43059                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     12259963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    177432791                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.905849                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.784223                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    123177210     69.42%     69.42% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     18435592     10.39%     79.81% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     10254856      5.78%     85.59% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3      7905392      4.46%     90.05% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      5335662      3.01%     93.05% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      4666708      2.63%     95.68% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      2884242      1.63%     97.31% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      2100765      1.18%     98.49% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      2672364      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    177432791                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.905847                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses      5685735                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     11365114                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      4741160                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes      6332140                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      4411963                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      2885814                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     35281576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     26770987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     187583506                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      2163916                       # number of misc regfile writes
system.switch_cpus10.numCycles              177433274                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               3766                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles      39702276                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    144689666                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      3134835                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       13340890                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     43951617                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents        32254                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    259341264                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    161818965                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    165467188                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        22890369                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents      7106558                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       294185                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles     55225091                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       20777511                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    197456764                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     45979978                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       615552                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        32262370                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       598546                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      3701043                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          325085991                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         324021449                       # The number of ROB writes
system.switch_cpus10.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads        3164325                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       1577080                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    97.325627                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      11918069                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     12245561                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       293471                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     24424835                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       153051                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       163219                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        10168                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      28084490                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       1269968                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        44704194                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       43628964                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       290983                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         23559521                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     10491215                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       567712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     18913369                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    117712845                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    142198091                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    174899966                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.813025                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.120441                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    142160917     81.28%     81.28% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1      9166300      5.24%     86.52% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      4493597      2.57%     89.09% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      2222932      1.27%     90.36% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      1933420      1.11%     91.47% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      2176878      1.24%     92.71% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6       954938      0.55%     93.26% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      1299769      0.74%     94.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     10491215      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    174899966                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      1039547                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       128970549                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            31111019                       # Number of loads committed
system.switch_cpus11.commit.membars            796083                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu     84073636     59.12%     59.12% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      3598190      2.53%     61.65% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         2104      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     31111019     21.88%     83.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     23413142     16.47%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    142198091                       # Class of committed instruction
system.switch_cpus11.commit.refs             54524161                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         4690962                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         117712845                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           142198091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.507347                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.507347                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    140560270                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred         2490                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     11387314                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    164110769                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       11041716                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        19538383                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       294699                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts         9879                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles      5998565                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          28084490                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        21983920                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           154931715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes        68891                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            142093940                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles        594374                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.158281                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     22204732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     13341088                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.800827                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    177433638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.968690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.295630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      142388567     80.25%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        4574903      2.58%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        5868073      3.31%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        2617340      1.48%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        4266269      2.40%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        1982039      1.12%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        1143243      0.64%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        2865307      1.61%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       11727897      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    177433638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       295561                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       25086443                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.907428                       # Inst execution rate
system.switch_cpus11.iew.exec_refs           65040156                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         25298489                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       4301799                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     35198447                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       608954                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        73911                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     26806025                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    160980971                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     39741667                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       215364                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    161008594                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       137952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents     31630402                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       294699                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles     31804011                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        30518                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      2839848                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses          537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         4183                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads      5928320                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      4087402                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      3392859                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         4183                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       162767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       132794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       160816729                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           154721948                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.547692                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers        88078055                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.871997                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            154794071                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      194709315                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     112258137                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.663417                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.663417                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu     92125524     57.14%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      3964813      2.46%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         2104      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     39794154     24.68%     84.28% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     25337366     15.72%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    161223961                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           3814149                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.023657                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        441857     11.58%     11.58% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        20698      0.54%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      1969661     51.64%     63.77% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      1381933     36.23%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    159383051                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    492405279                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    150014482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    173537307                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        160368035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       161223961                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       612936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     18782759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        13180                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        45224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     11869673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    177433638                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.908644                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.788045                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    123140558     69.40%     69.40% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     18393975     10.37%     79.77% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     10215145      5.76%     85.52% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3      7942866      4.48%     90.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      5338653      3.01%     93.01% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      4675199      2.63%     95.64% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      2924113      1.65%     97.29% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      2129219      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      2673910      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    177433638                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.908641                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses      5655059                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     11303607                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      4707466                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes      6230334                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      4353397                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      2847839                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     35198447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     26806025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     187668421                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      2280761                       # number of misc regfile writes
system.switch_cpus11.numCycles              177434095                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               2945                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles      38620021                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    145692152                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      3040580                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       13430652                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     42397744                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents        31599                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    259740086                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    162232949                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    165915383                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        23051684                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents      6692702                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       294699                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles     53228702                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       20223107                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    197830057                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     48807875                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       648659                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        31865777                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       630831                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      3656087                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          325505066                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         324757777                       # The number of ROB writes
system.switch_cpus11.timesIdled                    44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads        3142046                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       1565644                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    97.320206                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      11926818                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     12255233                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       294455                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     24418321                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       151805                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       167575                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        15770                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      28085196                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       1269586                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          174                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        44687562                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       43617069                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       291882                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         23543433                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     10475960                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       569978                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     19014266                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    117703193                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    142168948                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    174887466                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.812917                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.119452                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    142099987     81.25%     81.25% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1      9206289      5.26%     86.52% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      4511773      2.58%     89.10% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      2224663      1.27%     90.37% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      1939547      1.11%     91.48% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      2173994      1.24%     92.72% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6       957485      0.55%     93.27% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      1297768      0.74%     94.01% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     10475960      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    174887466                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      1037744                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       128945324                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            31113687                       # Number of loads committed
system.switch_cpus12.commit.membars            806534                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu     84044017     59.12%     59.12% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      3594876      2.53%     61.64% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         2144      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     31113687     21.89%     83.53% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     23414224     16.47%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    142168948                       # Class of committed instruction
system.switch_cpus12.commit.refs             54527911                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         4693107                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         117703193                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           142168948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.507467                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.507467                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    140569283                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred         2577                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     11394832                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    164188195                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       11028388                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        19521835                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       295724                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts        10327                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles      6017825                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          28085196                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        21996152                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           154915642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes        68199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            142220344                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles        596594                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.158286                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     22219094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     13348209                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.801541                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    177433058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.969360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.296383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      142360193     80.23%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        4589694      2.59%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        5871655      3.31%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        2614388      1.47%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        4260458      2.40%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        1984420      1.12%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        1147121      0.65%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        2867365      1.62%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       11737764      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    177433058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       296640                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       25075698                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.907726                       # Inst execution rate
system.switch_cpus12.iew.exec_refs           65091253                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         25307424                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       4358255                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     35230313                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       610902                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        75692                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     26818377                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    161052996                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     39783829                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       218305                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    161061167                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       144894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents     31679583                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       295724                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles     31861613                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        30957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      2839506                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses          604                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         4224                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads      5949353                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      4116601                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      3404122                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         4224                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       163415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       133225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       160841122                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           154750190                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.547750                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers        88100694                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.872158                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            154822292                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      194778458                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     112283990                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.663365                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.663365                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu     92128452     57.12%     57.12% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      3964378      2.46%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         2144      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     39836479     24.70%     84.28% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     25348020     15.72%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    161279473                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           3815643                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.023659                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        439862     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        21229      0.56%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      1970229     51.64%     63.72% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      1384323     36.28%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    159431332                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    492500271                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    150040332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    173702106                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        160438012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       161279473                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       614984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     18883956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        13585                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        45006                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     11944811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    177433058                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.908960                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.787801                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    123068952     69.36%     69.36% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     18452662     10.40%     79.76% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     10236130      5.77%     85.53% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3      7944338      4.48%     90.01% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      5341307      3.01%     93.02% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      4667311      2.63%     95.65% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      2914941      1.64%     97.29% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      2129228      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      2678189      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    177433058                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.908957                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses      5663784                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     11320960                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      4709858                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes      6238772                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      4357716                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      2854413                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     35230313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     26818377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     187770125                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      2289391                       # number of misc regfile writes
system.switch_cpus12.numCycles              177433633                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               3407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles      38785427                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    145652121                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      3047303                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       13430653                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     42492282                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents        36565                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    259858218                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    162310695                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    165985662                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        23036179                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents      6711669                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       295724                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles     53372756                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       20333480                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    197931472                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     48512313                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       650730                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        32021998                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       632794                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      3660126                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          325578352                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         324913201                       # The number of ROB writes
system.switch_cpus12.timesIdled                    58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads        3143710                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       1566396                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    97.299300                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      11835844                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     12164367                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       288323                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     24282100                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       149234                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       162629                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        13395                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      27905997                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       1265001                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          184                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        44418423                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       43407288                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       285884                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         23430408                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     10456463                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       555481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     18826730                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    117215828                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    141660647                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    174913888                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.809888                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.117387                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    142322320     81.37%     81.37% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1      9116596      5.21%     86.58% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      4470463      2.56%     89.13% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      2204325      1.26%     90.40% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      1927903      1.10%     91.50% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      2171751      1.24%     92.74% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6       940390      0.54%     93.28% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      1303677      0.75%     94.02% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     10456463      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    174913888                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      1035589                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       128521908                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            31055867                       # Number of loads committed
system.switch_cpus13.commit.membars            778503                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu     83643023     59.04%     59.04% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      3602951      2.54%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         2054      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     31055867     21.92%     83.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     23356752     16.49%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    141660647                       # Class of committed instruction
system.switch_cpus13.commit.refs             54412619                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         4703001                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         117215828                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           141660647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.513745                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.513745                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    140777761                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred         2449                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     11317338                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    163423451                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       10965840                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        19391545                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       289538                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts        10026                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles      6009679                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          27905997                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        21884187                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           155039663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes        66653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            141388227                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles        583954                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.157275                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     22102711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     13250079                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.796846                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    177434366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.964299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.291860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      142559874     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        4554564      2.57%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        5855606      3.30%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        2574108      1.45%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        4247565      2.39%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        1965146      1.11%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        1129405      0.64%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        2865585      1.62%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       11682513      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    177434366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       290462                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       24951218                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.904356                       # Inst execution rate
system.switch_cpus13.iew.exec_refs           64954302                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         25238092                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       4301833                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     35135402                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       595820                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        69469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     26738958                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    160361660                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     39716210                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       207063                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    160464298                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       141915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents     31740251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       289538                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles     31918024                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        29622                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      2838380                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses          585                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         4219                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads      5958736                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      4079525                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      3382195                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         4219                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       160152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       130310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       160358700                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           154150837                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.547597                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers        87811915                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.868774                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            154221886                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      194126196                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     111874909                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.660613                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.660613                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu     91657344     57.05%     57.05% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      3968773      2.47%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         2054      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     39767432     24.75%     84.27% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     25275760     15.73%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    160671363                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           3799789                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.023649                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        435387     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        20177      0.53%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      1974814     51.97%     63.96% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      1369411     36.04%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    158802465                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    491258662                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    149431390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    172822041                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        159761869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       160671363                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       599791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     18700947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        12719                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        44310                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     11803767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    177434366                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.905526                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.785726                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    123310013     69.50%     69.50% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     18345641     10.34%     79.84% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     10200937      5.75%     85.58% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3      7904970      4.46%     90.04% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      5314780      3.00%     93.04% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      4661006      2.63%     95.66% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      2901803      1.64%     97.30% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      2127758      1.20%     98.50% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      2667458      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    177434366                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.905523                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses      5668687                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     11330936                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      4719447                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes      6244497                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      4362441                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      2868085                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     35135402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     26738958                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     187339591                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      2230833                       # number of misc regfile writes
system.switch_cpus13.numCycles              177434896                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               2144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles      38811029                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    145101206                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      3043144                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       13354285                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     42596269                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents        34719                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    258743379                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    161577864                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    165199486                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        22913504                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents      6877913                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       289538                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles     53610294                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       20098212                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    197122774                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     48455712                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       634690                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        31928907                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       617135                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      3664511                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          324930368                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         323496339                       # The number of ROB writes
system.switch_cpus13.timesIdled                    39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads        3149976                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       1569695                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    97.031935                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      11923586                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     12288311                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       294138                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     24402276                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       149227                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       167462                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        18235                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      28047117                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       1267034                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        44687112                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       43589940                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       291596                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         23491254                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     10467134                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       563179                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     19066125                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    117521892                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    141968328                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    174881945                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.811795                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.118601                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    142164751     81.29%     81.29% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1      9179172      5.25%     86.54% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      4491521      2.57%     89.11% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      2215858      1.27%     90.38% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      1943834      1.11%     91.49% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      2171301      1.24%     92.73% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6       948991      0.54%     93.27% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      1299383      0.74%     94.01% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     10467134      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    174881945                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      1035162                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       128758205                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            31101035                       # Number of loads committed
system.switch_cpus14.commit.membars            800839                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu     83878403     59.08%     59.08% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      3599490      2.54%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         2158      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     31101035     21.91%     83.53% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     23387242     16.47%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    141968328                       # Class of committed instruction
system.switch_cpus14.commit.refs             54488277                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         4703358                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         117521892                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           141968328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.509797                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.509797                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    140611514                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred         2547                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     11390723                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    164030967                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       11010484                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        19492317                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       295333                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts        10290                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles      6024413                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          28047117                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        21964063                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           154947958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes        65995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            142097972                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles        595750                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.158071                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     22188210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     13339847                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.800849                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    177434062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.968550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.295454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      142385562     80.25%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        4584563      2.58%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        5867406      3.31%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        2620974      1.48%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        4261521      2.40%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        1976939      1.11%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        1141638      0.64%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        2872728      1.62%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       11722731      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    177434062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       296311                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       25031243                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.906921                       # Inst execution rate
system.switch_cpus14.iew.exec_refs           65079551                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         25283753                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       4379669                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     35230017                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       604454                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        76580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     26799026                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    160902057                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     39795798                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       213955                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    160918738                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       143847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents     31796413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       295333                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles     31976875                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        30295                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      2838879                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses          603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         4245                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads      5966271                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      4128951                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      3411760                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         4245                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       163976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       132335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       160764224                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           154594597                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.547647                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers        88042001                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.871278                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            154666377                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      194611629                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     112174061                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.662341                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.662341                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu     91988238     57.09%     57.09% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      3970377      2.46%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         2158      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     39849396     24.73%     84.28% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     25322524     15.72%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    161132693                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           3808048                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.023633                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        435134     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        20700      0.54%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      1972377     51.79%     63.77% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      1379837     36.23%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    159269693                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    492184927                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    149874725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    173578773                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        160293445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       161132693                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       608612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     18933598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        13005                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        45433                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     11978687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    177434062                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.908127                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.786896                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    123122829     69.39%     69.39% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     18417172     10.38%     79.77% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     10231318      5.77%     85.54% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3      7944966      4.48%     90.01% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      5344069      3.01%     93.03% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      4667500      2.63%     95.66% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      2910171      1.64%     97.30% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      2125111      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      2670926      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    177434062                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.908126                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses      5671048                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     11335574                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      4719872                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes      6260820                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      4366587                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      2865652                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     35230017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     26799026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     187726053                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      2263590                       # number of misc regfile writes
system.switch_cpus14.numCycles              177434225                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               2815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles      38922226                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    145450666                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      3055473                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       13409613                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     42701298                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents        32438                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    259731888                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    162150002                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    165846350                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        23016514                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents      6835390                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       295333                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     53686642                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       20395543                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    197739768                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     48103723                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       643813                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        32017933                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       626134                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      3670913                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          325434158                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         324622258                       # The number of ROB writes
system.switch_cpus14.timesIdled                    38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads        3150326                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       1569789                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    97.058717                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      11908629                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     12269510                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       293669                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     24403692                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       146346                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       159260                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        12914                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      28022247                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       1269646                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          178                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        44582310                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       43548618                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       291174                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         23431388                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     10480236                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       549082                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     19339369                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    117367884                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    141850771                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    174849138                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.811275                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.119041                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    142216392     81.34%     81.34% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1      9124369      5.22%     86.56% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      4481112      2.56%     89.12% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      2200872      1.26%     90.38% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      1943426      1.11%     91.49% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      2170940      1.24%     92.73% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6       931267      0.53%     93.26% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      1300524      0.74%     94.01% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     10480236      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    174849138                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      1033935                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       128690584                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            31155013                       # Number of loads committed
system.switch_cpus15.commit.membars            780029                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu     83676131     58.99%     58.99% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      3625219      2.56%     61.54% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         2106      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     31155013     21.96%     83.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     23392302     16.49%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    141850771                       # Class of committed instruction
system.switch_cpus15.commit.refs             54547315                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         4733313                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         117367884                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           141850771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.511778                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.511778                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    140660443                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred         2503                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     11377619                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    164186123                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       10982975                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        19407374                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       294896                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts        10008                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles      6088147                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          28022247                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        21984653                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           154927802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes        65819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts            142170824                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles        594782                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.157930                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     22208625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     13324621                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.801260                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    177433837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.969552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.296816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      142352861     80.23%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        4596686      2.59%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        5887761      3.32%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        2591221      1.46%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        4275631      2.41%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        1966128      1.11%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        1132316      0.64%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        2891521      1.63%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       11739712      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    177433837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       295868                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       24993804                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.907717                       # Inst execution rate
system.switch_cpus15.iew.exec_refs           65286142                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         25318616                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       4416722                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     35355898                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       589409                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        73741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     26853974                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    161057451                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     39967526                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       212674                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    161060080                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       144534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents     32055746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       294896                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles     32238732                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        29893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      2847880                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses          561                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         4266                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads      6031983                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      4200863                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      3461653                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         4266                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       165318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       130550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       161026295                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           154667890                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.547647                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers        88185540                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.871692                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            154738841                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      194872358                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     112277930                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.661473                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.661473                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu     91888538     56.98%     56.98% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      4003583      2.48%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         2106      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.46% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     40021761     24.82%     84.28% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     25356766     15.72%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    161272754                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           3787033                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.023482                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        427556     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        20796      0.55%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      1973397     52.11%     63.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      1365284     36.05%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    159351745                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    492369886                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    149917928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    173942151                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        160464003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       161272754                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       593448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     19206556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        12890                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        44365                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     12164743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    177433837                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.908918                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.786843                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    123030915     69.34%     69.34% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     18464154     10.41%     79.75% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     10271502      5.79%     85.53% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3      7938507      4.47%     90.01% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      5357008      3.02%     93.03% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      4679445      2.64%     95.66% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      2898834      1.63%     97.30% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      2115962      1.19%     98.49% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      2677510      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    177433837                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.908916                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses      5708042                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     11409382                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      4749962                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes      6325825                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      4409738                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      2894109                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     35355898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     26853974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     188191378                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      2206592                       # number of misc regfile writes
system.switch_cpus15.numCycles              177434162                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               2878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles      39251224                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    145298303                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      3116975                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       13394464                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     43689273                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents        30439                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    260066408                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    162298722                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    165964475                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        22982442                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents      6951550                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       294896                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles     54811645                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       20666033                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    198031981                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     46699161                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       627946                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        32238940                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       610744                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      3702099                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          325544397                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         324966195                       # The number of ROB writes
system.switch_cpus15.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads        3170320                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       1579898                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    97.370645                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      11934904                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     12257189                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       295391                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     24426588                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       151697                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       168175                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        16478                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      28095508                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       1268506                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          156                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        44747484                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       43670391                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       292838                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         23566558                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     10508355                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       568988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     18902741                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    117860950                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    142371261                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    174898460                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.814022                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.121650                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    142114458     81.26%     81.26% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1      9192262      5.26%     86.51% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      4495407      2.57%     89.08% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      2215170      1.27%     90.35% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      1941801      1.11%     91.46% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      2178514      1.25%     92.70% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6       951390      0.54%     93.25% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      1301103      0.74%     93.99% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     10508355      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    174898460                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      1039122                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       129132227                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            31166334                       # Number of loads committed
system.switch_cpus16.commit.membars            807515                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu     84149457     59.11%     59.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      3599099      2.53%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         2108      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     31166334     21.89%     83.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     23454263     16.47%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    142371261                       # Class of committed instruction
system.switch_cpus16.commit.refs             54620597                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         4706466                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         117860950                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           142371261                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.505450                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.505450                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    140502899                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred         2556                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     11401557                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    164305018                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       11062608                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        19564849                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       296567                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts        10019                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles      6006428                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          28095508                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        22007884                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           154903809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes        69149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            142289009                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles        598240                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.158344                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     22230414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     13355107                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.801928                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    177433353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.969871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.296811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      142341650     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        4585632      2.58%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        5878323      3.31%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        2619929      1.48%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        4266902      2.40%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        1986545      1.12%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        1139912      0.64%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        2870014      1.62%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       11744446      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    177433353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       297395                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       25095957                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.908580                       # Inst execution rate
system.switch_cpus16.iew.exec_refs           65158068                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         25334815                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       4287555                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     35247046                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       610355                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        79263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     26842216                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    161146911                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     39823253                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       221395                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    161212772                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       136858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents     31660923                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       296567                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles     31834757                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        30571                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      2844340                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses          571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         4180                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads      5953850                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      4080712                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      3387952                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         4180                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       164227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       133168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       161003132                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           154899726                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.547766                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers        88192111                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.873000                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            154971649                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      194965451                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     112392694                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.664253                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.664253                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu     92216124     57.12%     57.12% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      3964662      2.46%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         2108      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     39876648     24.70%     84.28% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     25374625     15.72%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    161434167                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           3820067                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.023663                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        441655     11.56%     11.56% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        20331      0.53%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      1974349     51.68%     63.78% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      1383732     36.22%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    159581585                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    492796151                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    150176688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    173683095                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        160532522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       161434167                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       614389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     18775649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        13207                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        45400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     11842034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    177433353                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.909830                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.788745                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    123049502     69.35%     69.35% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     18432154     10.39%     79.74% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     10241829      5.77%     85.51% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3      7956322      4.48%     89.99% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      5345073      3.01%     93.01% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      4677897      2.64%     95.64% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      2919063      1.65%     97.29% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      2126870      1.20%     98.49% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      2684643      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    177433353                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.909828                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses      5672649                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     11338810                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      4723038                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes      6243374                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      4369807                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      2869936                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     35247046                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     26842216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     187991099                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      2287499                       # number of misc regfile writes
system.switch_cpus16.numCycles              177433750                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               3289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles      38693481                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    145863319                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      3008387                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       13454776                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     42291689                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents        33582                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    260045986                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    162409747                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    166092369                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        23080993                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents      6808622                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       296567                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     53239823                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       20229047                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    198056998                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     48667703                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       650194                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        31912163                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       632510                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      3665357                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          325649092                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         325083975                       # The number of ROB writes
system.switch_cpus16.timesIdled                    37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads        3152382                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       1570904                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    97.291606                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits      11912212                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups     12243823                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       294153                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted     24406098                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits       154547                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups       166117                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses        11570                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups      28083435                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS       1267400                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          173                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads        44671107                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes       43596528                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       291509                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches         23569797                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events     10473730                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls       577901                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts     18813861                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts    117705278                       # Number of instructions committed
system.switch_cpus17.commit.committedOps    142140589                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples    174911470                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.812643                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.119285                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0    142138229     81.26%     81.26% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1      9204722      5.26%     86.53% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2      4502609      2.57%     89.10% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3      2221010      1.27%     90.37% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4      1934579      1.11%     91.48% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5      2174684      1.24%     92.72% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6       967306      0.55%     93.27% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7      1294601      0.74%     94.01% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8     10473730      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total    174911470                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls      1038830                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts       128910203                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads            31056231                       # Number of loads committed
system.switch_cpus17.commit.membars            813295                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu     84110326     59.17%     59.17% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      3579122      2.52%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv         2164      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead     31056231     21.85%     83.54% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite     23392746     16.46%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total    142140589                       # Class of committed instruction
system.switch_cpus17.commit.refs             54448977                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts         4668348                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts         117705278                       # Number of Instructions Simulated
system.switch_cpus17.committedOps           142140589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.507438                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.507438                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles    140553448                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred         2650                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved     11378114                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts    163971045                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles       11051198                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles        19573600                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       295227                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts        10679                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles      5959514                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches          28083435                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines        21970616                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles           154943287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes        69374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts            142030193                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles        595742                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.158276                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles     22191806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches     13334159                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.800471                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples    177432989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.967946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.294869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0      142417155     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1        4571337      2.58%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2        5855643      3.30%     86.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3        2619388      1.48%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4        4257710      2.40%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5        1989279      1.12%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6        1149790      0.65%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7        2852722      1.61%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8       11719965      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total    177432989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       296189                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches       25086227                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.906394                       # Inst execution rate
system.switch_cpus17.iew.exec_refs           64884902                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores         25265105                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles       4297037                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts     35118758                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts       619052                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        76466                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts     26767073                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts    160824710                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts     39619797                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       218466                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts    160824515                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents       136457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents     31415448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       295227                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles     31588122                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked        30756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads      2831405                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses          566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation         4288                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads      5883359                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      4062518                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      3374317                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents         4288                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect       162354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect       133835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers       160502543                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count           154582142                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.547933                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers        87944656                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.871212                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent            154654744                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads      194461722                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes     112142646                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.663377                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.663377                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu     92119940     57.20%     57.20% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      3943058      2.45%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv         2165      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead     39672046     24.63%     84.29% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite     25305772     15.71%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total    161042981                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt           3813162                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.023678                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu        445185     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        21132      0.55%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead      1960453     51.41%     63.64% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite      1386392     36.36%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses    159228314                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads    492096600                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses    149897063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes    173316988                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded        160201540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued       161042981                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded       623170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined     18684043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        13547                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved        45268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined     11819941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples    177432989                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.907627                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.787227                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0    123187258     69.43%     69.43% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1     18395147     10.37%     79.79% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2     10193660      5.75%     85.54% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3      7942529      4.48%     90.02% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4      5330522      3.00%     93.02% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5      4660185      2.63%     95.65% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6      2926214      1.65%     97.30% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7      2127162      1.20%     98.50% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8      2670312      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total    177432989                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.907625                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses      5627829                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads     11249060                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses      4685079                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes      6195762                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads      4329314                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores      2842388                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads     35118758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores     26767073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads     187263552                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes      2321458                       # number of misc regfile writes
system.switch_cpus17.numCycles              177433365                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles               3674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles      38424692                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps    145641170                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      3001216                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles       13435026                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     41801122                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        31949                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups    259411750                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts    162088089                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands    165773429                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles        23053490                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents      6776777                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       295227                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles     52710896                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps       20132172                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups    197624592                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles     49513656                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts       659549                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts        31735784                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts       641347                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups      3637109                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads          325377578                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes         324431590                       # The number of ROB writes
system.switch_cpus17.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads        3127224                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes       1558125                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    40.219684                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits      61128809                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups    151987294                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect       933150                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted    138129270                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits      4883318                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups      4884626                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses         1308                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups     161334319                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS       6039608                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       255172026                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes      234019989                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts       932683                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches        158348168                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events     61351783                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls     10730942                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts      7949873                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts    966757455                       # Number of instructions committed
system.switch_cpus18.commit.committedOps   1088391050                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples    758386672                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.435140                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.379418                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0    405825552     53.51%     53.51% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1    147565050     19.46%     72.97% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2     81684243     10.77%     83.74% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3     17939026      2.37%     86.11% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4     17055422      2.25%     88.35% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5      6620223      0.87%     89.23% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6     10914242      1.44%     90.67% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7      9431131      1.24%     91.91% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8     61351783      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total    758386672                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls      6001206                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts      1002157370                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads           243596337                       # Number of loads committed
system.switch_cpus18.commit.membars          11923073                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu    641898434     58.98%     58.98% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult     60805896      5.59%     64.56% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv      1192263      0.11%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead    243596337     22.38%     87.05% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite    140898120     12.95%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total   1088391050                       # Class of committed instruction
system.switch_cpus18.commit.refs            384494457                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts        18445563                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts         966757455                       # Number of Instructions Simulated
system.switch_cpus18.committedOps          1088391050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.786090                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.786090                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles    553683394                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred          607                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved     60400886                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts   1103184442                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles       50311551                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles       101914684                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles       948412                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     53099009                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches         161334319                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines       124986372                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles           633766909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes       369176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts            989137350                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles          211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles       1897758                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.212294                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles    125240936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches     72051735                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.301568                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples    759957051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.465910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.724561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0      544609462     71.66%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       27202674      3.58%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2       16939726      2.23%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3       33090707      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4       16801325      2.21%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5       10739905      1.41%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6       22434674      2.95%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7        6947423      0.91%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8       81191155     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total    759957051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  1108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts      1008453                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches      158660596                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.454101                       # Inst execution rate
system.switch_cpus18.iew.exec_refs          399463931                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores        141143170                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles      37817105                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts    245792111                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts     10768351                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts       940630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts    141504119                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts   1096317671                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    258320761                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts      1742345                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts   1105055612                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents      5417723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents      1793190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles       948412                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles      9973868                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked        47688                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads     15499785                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        22990                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads     13751655                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads      2195747                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores       605993                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        22990                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect        60329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect       948124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers       959940320                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count          1090542414                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.680376                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers       653120505                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.435003                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent           1090718426                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads     1422614029                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes     829375954                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.272119                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.272119                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu    644404322     58.22%     58.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult     60808911      5.49%     63.72% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv      1192263      0.11%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc            2      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            1      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    259205332     23.42%     87.24% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite    141187129     12.76%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total   1106797960                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          20870334                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.018856                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu       3362155     16.11%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%     16.11% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead     10287971     49.29%     65.40% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite      7220208     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses   1096888064                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   2933853356                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses   1072094631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes   1085743770                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded       1085549319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued      1106797960                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded     10768352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined      7926512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued        27462                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved        37410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined      6822239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples    759957051                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.456395                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     1.953748                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0    341224144     44.90%     44.90% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1    175826396     23.14%     68.04% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2     79449887     10.45%     78.49% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3     43287589      5.70%     84.19% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4     39908422      5.25%     89.44% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     33508302      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6     22978821      3.02%     96.87% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7     13027021      1.71%     98.59% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8     10746469      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total    759957051                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.456393                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses     30780230                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads     60597408                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses     18447783                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes     18523399                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads     30198119                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores     10868325                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads    245792111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores    141504119                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads    1151899807                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes     42923480                       # number of misc regfile writes
system.switch_cpus18.numCycles              759958159                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles     126914617                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps   1088277281                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents    121328588                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles       68997956                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents     11399114                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents        10386                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups   1733481119                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts   1099722220                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands   1101004210                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles       132669839                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents      5229647                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles       948412                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles    163663115                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps       12726817                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups   1419057788                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles    266763111                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts     13190667                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts       338534534                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts     10805612                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups     12325931                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads         1793374876                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes        2194252410                       # The number of ROB writes
system.switch_cpus18.timesIdled                     9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads       12297188                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes       6151160                       # number of vector regfile writes
system.switch_cpus19.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus19.branchPred.BTBHitPct    29.845699                       # BTB Hit Percentage
system.switch_cpus19.branchPred.BTBHits      69037994                       # Number of BTB hits
system.switch_cpus19.branchPred.BTBLookups    231316395                       # Number of BTB lookups
system.switch_cpus19.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus19.branchPred.condIncorrect       265840                       # Number of conditional branches incorrect
system.switch_cpus19.branchPred.condPredicted    203354874                       # Number of conditional branches predicted
system.switch_cpus19.branchPred.indirectHits      8641799                       # Number of indirect target hits.
system.switch_cpus19.branchPred.indirectLookups      8643280                       # Number of indirect predictor lookups.
system.switch_cpus19.branchPred.indirectMisses         1481                       # Number of indirect misses.
system.switch_cpus19.branchPred.lookups     242011753                       # Number of BP lookups
system.switch_cpus19.branchPred.usedRAS      10685938                       # Number of times the RAS was used to get a target.
system.switch_cpus19.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus19.cc_regfile_reads       343418877                       # number of cc regfile reads
system.switch_cpus19.cc_regfile_writes      305497281                       # number of cc regfile writes
system.switch_cpus19.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus19.commit.branchMispredicts       265485                       # The number of times a branch was mispredicted
system.switch_cpus19.commit.branches        239342214                       # Number of branches committed
system.switch_cpus19.commit.bw_lim_events     72243533                       # number cycles where commit BW limit reached
system.switch_cpus19.commit.commitNonSpecStalls     18986461                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus19.commit.commitSquashedInsts      6337443                       # The number of squashed insts skipped by commit
system.switch_cpus19.commit.committedInsts   1054021308                       # Number of instructions committed
system.switch_cpus19.commit.committedOps   1233249165                       # Number of ops (including micro ops) committed
system.switch_cpus19.commit.committed_per_cycle::samples    759039241                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::mean     1.624750                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::stdev     2.587150                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::0    413113372     54.43%     54.43% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::1    134670578     17.74%     72.17% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::2     44571391      5.87%     78.04% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::3     24542242      3.23%     81.27% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::4     31523364      4.15%     85.43% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::5     10600167      1.40%     86.82% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::6     15655634      2.06%     88.89% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::7     12118960      1.60%     90.48% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::8     72243533      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::total    759039241                       # Number of insts commited each cycle
system.switch_cpus19.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus19.commit.function_calls     10618097                       # Number of function calls committed.
system.switch_cpus19.commit.int_insts      1118851763                       # Number of committed integer instructions.
system.switch_cpus19.commit.loads           265900159                       # Number of loads committed
system.switch_cpus19.commit.membars          21095707                       # Number of memory barriers committed
system.switch_cpus19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntAlu    749695855     60.79%     60.79% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntMult      4219782      0.34%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemRead    265900159     21.56%     82.69% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemWrite    213433369     17.31%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::total   1233249165                       # Class of committed instruction
system.switch_cpus19.commit.refs            479333528                       # Number of memory references committed
system.switch_cpus19.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus19.commit.vec_insts        26110086                       # Number of committed Vector instructions.
system.switch_cpus19.committedInsts        1054021308                       # Number of Instructions Simulated
system.switch_cpus19.committedOps          1233249165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus19.cpi                     0.721008                       # CPI: Cycles Per Instruction
system.switch_cpus19.cpi_total               0.721008                       # CPI: Total CPI of All Threads
system.switch_cpus19.decode.BlockedCycles    549294453                       # Number of cycles decode is blocked
system.switch_cpus19.decode.BranchMispred          359                       # Number of times decode detected a branch misprediction
system.switch_cpus19.decode.BranchResolved     68869745                       # Number of times decode resolved a branch
system.switch_cpus19.decode.DecodedInsts   1243361559                       # Number of instructions handled by decode
system.switch_cpus19.decode.IdleCycles       38806233                       # Number of cycles decode is idle
system.switch_cpus19.decode.RunCycles       128669895                       # Number of cycles decode is running
system.switch_cpus19.decode.SquashCycles       271760                       # Number of cycles decode is squashing
system.switch_cpus19.decode.SquashedInsts          815                       # Number of squashed instructions handled by decode
system.switch_cpus19.decode.UnblockCycles     42913797                       # Number of cycles decode is unblocking
system.switch_cpus19.dtb.accesses                   0                       # DTB accesses
system.switch_cpus19.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.hits                       0                       # DTB hits
system.switch_cpus19.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.dtb.misses                     0                       # DTB misses
system.switch_cpus19.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus19.dtb.read_misses                0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus19.dtb.write_misses               0                       # DTB write misses
system.switch_cpus19.fetch.Branches         242011753                       # Number of branches that fetch encountered
system.switch_cpus19.fetch.CacheLines       128692220                       # Number of cache lines fetched
system.switch_cpus19.fetch.Cycles           630839537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus19.fetch.IcacheSquashes        53603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus19.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus19.fetch.Insts           1065277366                       # Number of instructions fetch has processed
system.switch_cpus19.fetch.MiscStallCycles          527                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus19.fetch.SquashCycles        544230                       # Number of cycles fetch has spent squashing
system.switch_cpus19.fetch.branchRate        0.318454                       # Number of branch fetches per cycle
system.switch_cpus19.fetch.icacheStallCycles    128843900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus19.fetch.predictedBranches     88365731                       # Number of branches that fetch has predicted taken
system.switch_cpus19.fetch.rate              1.401758                       # Number of inst fetches per cycle
system.switch_cpus19.fetch.rateDist::samples    759956141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::mean     1.639603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::stdev     2.855711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::0      518412038     68.22%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::1       37126576      4.89%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::2       17002485      2.24%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::3       28910716      3.80%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::4       27902594      3.67%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::5        9881314      1.30%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::6       17423316      2.29%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::7        3771000      0.50%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::8       99526102     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::total    759956141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.idleCycles                  2018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus19.iew.branchMispredicts       397534                       # Number of branch mispredicts detected at execute
system.switch_cpus19.iew.exec_branches      239757299                       # Number of branches executed
system.switch_cpus19.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus19.iew.exec_rate           1.646066                       # Inst execution rate
system.switch_cpus19.iew.exec_refs          494978917                       # number of memory reference insts executed
system.switch_cpus19.iew.exec_stores        213744865                       # Number of stores executed
system.switch_cpus19.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus19.iew.iewBlockCycles        645140                       # Number of cycles IEW is blocking
system.switch_cpus19.iew.iewDispLoadInsts    267103243                       # Number of dispatched load instructions
system.switch_cpus19.iew.iewDispNonSpecInsts     19052651                       # Number of dispatched non-speculative instructions
system.switch_cpus19.iew.iewDispSquashedInsts        32901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus19.iew.iewDispStoreInsts    214366850                       # Number of dispatched store instructions
system.switch_cpus19.iew.iewDispatchedInsts   1239584566                       # Number of instructions dispatched to IQ
system.switch_cpus19.iew.iewExecLoadInsts    281234052                       # Number of load instructions executed
system.switch_cpus19.iew.iewExecSquashedInsts       466794                       # Number of squashed instructions skipped in execute
system.switch_cpus19.iew.iewExecutedInsts   1250941100                       # Number of executed instructions
system.switch_cpus19.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus19.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus19.iew.iewLSQFullEvents       521700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus19.iew.iewSquashCycles       271760                       # Number of cycles IEW is squashing
system.switch_cpus19.iew.iewUnblockCycles       519777                       # Number of cycles IEW is unblocking
system.switch_cpus19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus19.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus19.iew.lsq.thread0.forwLoads      8638473                       # Number of loads that had data forwarded from stores
system.switch_cpus19.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.memOrderViolation         8460                       # Number of memory ordering violations
system.switch_cpus19.iew.lsq.thread0.rescheduledLoads     14770277                       # Number of loads that were rescheduled
system.switch_cpus19.iew.lsq.thread0.squashedLoads      1203080                       # Number of loads squashed
system.switch_cpus19.iew.lsq.thread0.squashedStores       933481                       # Number of stores squashed
system.switch_cpus19.iew.memOrderViolationEvents         8460                       # Number of memory order violations
system.switch_cpus19.iew.predictedNotTakenIncorrect         1198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus19.iew.predictedTakenIncorrect       396336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus19.iew.wb_consumers      1133924780                       # num instructions consuming a value
system.switch_cpus19.iew.wb_count          1235759250                       # cumulative count of insts written-back
system.switch_cpus19.iew.wb_fanout           0.572225                       # average fanout of values written-back
system.switch_cpus19.iew.wb_producers       648860597                       # num instructions producing a value
system.switch_cpus19.iew.wb_rate             1.626089                       # insts written-back per cycle
system.switch_cpus19.iew.wb_sent           1235900041                       # cumulative count of insts sent to commit
system.switch_cpus19.int_regfile_reads     1432149834                       # number of integer regfile reads
system.switch_cpus19.int_regfile_writes     848341865                       # number of integer regfile writes
system.switch_cpus19.ipc                     1.386946                       # IPC: Instructions Per Cycle
system.switch_cpus19.ipc_total               1.386946                       # IPC: Total IPC of All Threads
system.switch_cpus19.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntAlu    751929896     60.09%     60.09% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntMult      4219782      0.34%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemRead    281380027     22.49%     82.91% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemWrite    213878190     17.09%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::total   1251407898                       # Type of FU issued
system.switch_cpus19.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus19.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus19.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus19.iq.fu_busy_cnt          18512192                       # FU busy when requested
system.switch_cpus19.iq.fu_busy_rate         0.014793                       # FU busy rate (busy events/executed inst)
system.switch_cpus19.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntAlu       2565035     13.86%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntMult            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntDiv             0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatAdd            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCmp            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCvt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMult            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMultAcc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatDiv            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMisc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatSqrt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAdd            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAddAcc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAlu            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCmp            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCvt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMisc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMult            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMultAcc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShift            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShiftAcc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdDiv            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSqrt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAdd            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAlu            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCmp            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCvt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatDiv            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMisc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMult            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatSqrt            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAdd            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAlu            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceCmp            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAes            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAesMix            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash2            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash2            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma2            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma3            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdPredAlu            0      0.00%     13.86% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemRead      6220595     33.60%     47.46% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemWrite      9726562     52.54%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.int_alu_accesses   1231085081                       # Number of integer alu accesses
system.switch_cpus19.iq.int_inst_queue_reads   3203702884                       # Number of integer instruction queue reads
system.switch_cpus19.iq.int_inst_queue_wakeup_accesses   1209648761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus19.iq.int_inst_queue_writes   1219807105                       # Number of integer instruction queue writes
system.switch_cpus19.iq.iqInstsAdded       1220531914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus19.iq.iqInstsIssued      1251407898                       # Number of instructions issued
system.switch_cpus19.iq.iqNonSpecInstsAdded     19052652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus19.iq.iqSquashedInstsExamined      6335385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus19.iq.iqSquashedInstsIssued        21739                       # Number of squashed instructions issued
system.switch_cpus19.iq.iqSquashedNonSpecRemoved        66191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus19.iq.iqSquashedOperandsExamined      5516783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus19.iq.issued_per_cycle::samples    759956141                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::mean     1.646684                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::stdev     2.222562                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::0    382742148     50.36%     50.36% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::1    108603590     14.29%     64.65% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::2     58727266      7.73%     72.38% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::3     44199233      5.82%     78.20% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::4     49518593      6.52%     84.71% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::5     51487943      6.78%     91.49% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::6     28626414      3.77%     95.26% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::7     22928126      3.02%     98.27% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::8     13122828      1.73%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::total    759956141                       # Number of insts issued each cycle
system.switch_cpus19.iq.rate                 1.646680                       # Inst issue rate
system.switch_cpus19.iq.vec_alu_accesses     38835009                       # Number of vector alu accesses
system.switch_cpus19.iq.vec_inst_queue_reads     77602980                       # Number of vector instruction queue reads
system.switch_cpus19.iq.vec_inst_queue_wakeup_accesses     26110489                       # Number of vector instruction queue wakeup accesses
system.switch_cpus19.iq.vec_inst_queue_writes     26121252                       # Number of vector instruction queue writes
system.switch_cpus19.itb.accesses                   0                       # DTB accesses
system.switch_cpus19.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.hits                       0                       # DTB hits
system.switch_cpus19.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.itb.misses                     0                       # DTB misses
system.switch_cpus19.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.itb.read_hits                  0                       # DTB read hits
system.switch_cpus19.itb.read_misses                0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.itb.write_hits                 0                       # DTB write hits
system.switch_cpus19.itb.write_misses               0                       # DTB write misses
system.switch_cpus19.memDep0.conflictingLoads      8566099                       # Number of conflicting loads.
system.switch_cpus19.memDep0.conflictingStores     18962474                       # Number of conflicting stores.
system.switch_cpus19.memDep0.insertedLoads    267103243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus19.memDep0.insertedStores    214366850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus19.misc_regfile_reads    1477052591                       # number of misc regfile reads
system.switch_cpus19.misc_regfile_writes     75945328                       # number of misc regfile writes
system.switch_cpus19.numCycles              759958159                       # number of cpu cycles simulated
system.switch_cpus19.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus19.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus19.rename.BlockCycles       1165158                       # Number of cycles rename is blocking
system.switch_cpus19.rename.CommittedMaps   1197771153                       # Number of HB maps that are committed
system.switch_cpus19.rename.IQFullEvents      2016401                       # Number of times rename has blocked due to IQ full
system.switch_cpus19.rename.IdleCycles       58087851                       # Number of cycles rename is idle
system.switch_cpus19.rename.LQFullEvents     37884268                       # Number of times rename has blocked due to LQ full
system.switch_cpus19.rename.RenameLookups   1851732898                       # Number of register rename lookups that rename has made
system.switch_cpus19.rename.RenamedInsts   1241424667                       # Number of instructions processed by rename
system.switch_cpus19.rename.RenamedOperands   1206145575                       # Number of destination operands rename has renamed
system.switch_cpus19.rename.RunCycles       154328041                       # Number of cycles rename is running
system.switch_cpus19.rename.SQFullEvents         6369                       # Number of times rename has blocked due to SQ full
system.switch_cpus19.rename.SquashCycles       271760                       # Number of cycles rename is squashing
system.switch_cpus19.rename.UnblockCycles     74540012                       # Number of cycles rename is unblocking
system.switch_cpus19.rename.UndoneMaps        8374382                       # Number of HB maps that are undone due to squashing
system.switch_cpus19.rename.int_rename_lookups   1424044319                       # Number of integer rename lookups
system.switch_cpus19.rename.serializeStallCycles    471563316                       # count of cycles rename stalled for serializing inst
system.switch_cpus19.rename.serializingInsts     23338485                       # count of serializing insts renamed
system.switch_cpus19.rename.skidInsts       257073477                       # count of insts added to the skid buffer
system.switch_cpus19.rename.tempSerializingInsts     19052654                       # count of temporary serializing insts renamed
system.switch_cpus19.rename.vec_rename_lookups     17410403                       # Number of vector rename lookups
system.switch_cpus19.rob.rob_reads         1926380639                       # The number of ROB reads
system.switch_cpus19.rob.rob_writes        2480090273                       # The number of ROB writes
system.switch_cpus19.timesIdled                     8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus19.vec_regfile_reads       17406949                       # number of vector regfile reads
system.switch_cpus19.vec_regfile_writes       8703542                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       573372                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10106677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4165993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19980908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4739365                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           38589248                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate         1308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7835576                       # Transaction distribution
system.membus.trans_dist::CleanEvict         33525288                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           713929                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         756691                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1173152                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        35778                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        35778                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5158331                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5158329                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      38589602                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       951642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1326621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2278263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      4474209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      3301281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total      7775490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      4055287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      3629656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total      7684943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      4051222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      3629800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total      7681022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      4041820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      3625077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total      7666897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      4405636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      3327512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total      7733148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      4401435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      3326876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total      7728311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      4390751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      3338181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total      7728932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      4085741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      3606315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total      7692056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      4145746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      3631425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total      7777171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      4103085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      3606204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total      7709289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      4404907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      3330396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total      7735303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      4383153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      3307704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total      7690857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      4400116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      3321181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total      7721297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      4143663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      3637337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total      7781000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      4099797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      3610602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total      7710399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      4091869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      3601537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total      7693406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              125789712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     48794752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     48870912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     97665664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    215172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    158865024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    374037888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    183994624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    183462784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    367457408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    183888512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    183261952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    367150464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         8704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    183759616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    182850048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    366609664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    206564736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    164354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    370919296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    206466688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    164236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    370703488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    205836288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    164937600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    370773888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    190454656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    177208192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    367662848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    192760704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    180926592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    373687296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    190914176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    178248960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    369163136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    206647680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    164401920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    371049600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    205459200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    163193984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    368653184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    206317440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    163766656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    370084096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    192867200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    180860160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    373727360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    190694912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    178452608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    369147520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port    190778496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    177757568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    368536064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6017152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          5784394                       # Total snoops (count)
system.membus.snoopTraffic                  590238336                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45270245                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.790164                       # Request fanout histogram
system.membus.snoop_fanout::stdev            4.870382                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16805840     37.12%     37.12% # Request fanout histogram
system.membus.snoop_fanout::1                 6516774     14.40%     51.52% # Request fanout histogram
system.membus.snoop_fanout::2                 3542399      7.83%     59.34% # Request fanout histogram
system.membus.snoop_fanout::3                 2537465      5.61%     64.95% # Request fanout histogram
system.membus.snoop_fanout::4                 2022272      4.47%     69.42% # Request fanout histogram
system.membus.snoop_fanout::5                 1673580      3.70%     73.11% # Request fanout histogram
system.membus.snoop_fanout::6                 1430857      3.16%     76.27% # Request fanout histogram
system.membus.snoop_fanout::7                 1208550      2.67%     78.94% # Request fanout histogram
system.membus.snoop_fanout::8                  957342      2.11%     81.06% # Request fanout histogram
system.membus.snoop_fanout::9                  800333      1.77%     82.83% # Request fanout histogram
system.membus.snoop_fanout::10                 803322      1.77%     84.60% # Request fanout histogram
system.membus.snoop_fanout::11                 974336      2.15%     86.75% # Request fanout histogram
system.membus.snoop_fanout::12                1238450      2.74%     89.49% # Request fanout histogram
system.membus.snoop_fanout::13                1466978      3.24%     92.73% # Request fanout histogram
system.membus.snoop_fanout::14                1498278      3.31%     96.04% # Request fanout histogram
system.membus.snoop_fanout::15                1159704      2.56%     98.60% # Request fanout histogram
system.membus.snoop_fanout::16                 282691      0.62%     99.22% # Request fanout histogram
system.membus.snoop_fanout::17                 109042      0.24%     99.47% # Request fanout histogram
system.membus.snoop_fanout::18                 109478      0.24%     99.71% # Request fanout histogram
system.membus.snoop_fanout::19                  75444      0.17%     99.87% # Request fanout histogram
system.membus.snoop_fanout::20                  37516      0.08%     99.96% # Request fanout histogram
system.membus.snoop_fanout::21                  14211      0.03%     99.99% # Request fanout histogram
system.membus.snoop_fanout::22                   4184      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                    962      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                    187      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                     33      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                     10      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      5      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              28                       # Request fanout histogram
system.membus.snoop_fanout::total            45270245                       # Request fanout histogram
system.membus.respLayer19.occupancy       25388389643                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer18.occupancy            576882                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            613790                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       25269993287                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy            552121                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       25237267760                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy            649341                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       25522333313                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer34.occupancy            567013                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       25318452366                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer30.occupancy            598096                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       25543489018                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer54.occupancy            542565                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            512619                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       25330754476                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer38.occupancy            587412                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       25289442625                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         95940150422                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         86362166471                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              27.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy       25369965935                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer59.occupancy       25356134799                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer26.occupancy            567020                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       25399884068                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer22.occupancy            580431                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       25388140990                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer42.occupancy            612352                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            526742                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       25418868815                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy        25287318096                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             559592                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8876883648                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy        25507436296                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             556579                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            532696                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       25255210531                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.0                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               114                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           56                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   118338.214286                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  182770.536056                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         5492                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       787716                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            56                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  939541707981                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      6626940                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    342495423                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     21964003                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      364459426                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    342495423                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     21964003                       # number of overall hits
system.cpu14.icache.overall_hits::total     364459426                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           59                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           59                       # number of overall misses
system.cpu14.icache.overall_misses::total          247                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      8651384                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      8651384                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      8651384                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      8651384                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    342495611                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     21964062                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    364459673                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    342495611                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     21964062                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    364459673                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000003                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000003                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 146633.627119                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 35025.846154                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 146633.627119                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 35025.846154                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    10.666667                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            5                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      7987742                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7987742                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      7987742                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7987742                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 147921.148148                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 147921.148148                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 147921.148148                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 147921.148148                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    342495423                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     21964003                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     364459426                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           59                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      8651384                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      8651384                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    342495611                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     21964062                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    364459673                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 146633.627119                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 35025.846154                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      7987742                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7987742                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 147921.148148                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 147921.148148                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         160.890254                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         364459668                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1506031.685950                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952678560                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   147.606978                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    13.283276                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.236550                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.021287                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.257837                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     14213927489                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    14213927489                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    139120485                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     47997408                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      187117893                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    139120485                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     47997408                       # number of overall hits
system.cpu14.dcache.overall_hits::total     187117893                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6505970                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      5170853                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     11676823                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6505970                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      5170853                       # number of overall misses
system.cpu14.dcache.overall_misses::total     11676823                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 534396152126                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 534396152126                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 534396152126                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 534396152126                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    145626455                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     53168261                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    198794716                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    145626455                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     53168261                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    198794716                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.044676                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.097255                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.058738                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.044676                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.097255                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.058738                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 103347.774947                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 45765.543601                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 103347.774947                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 45765.543601                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      1073221                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         3402                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           59418                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           135                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    18.062220                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    25.200000                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1506615                       # number of writebacks
system.cpu14.dcache.writebacks::total         1506615                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data      2483837                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total      2483837                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data      2483837                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total      2483837                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      2687016                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      2687016                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      2687016                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      2687016                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 283067320679                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 283067320679                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 283067320679                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 283067320679                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.050538                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013517                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.050538                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013517                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 105346.347279                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 105346.347279                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 105346.347279                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 105346.347279                       # average overall mshr miss latency
system.cpu14.dcache.replacements              8853571                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     74381648                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     26187598                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     100569246                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5896021                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      4152600                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     10048621                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 463190670764                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 463190670764                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     80277669                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     30340198                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    110617867                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.073445                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.136868                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.090841                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 111542.327882                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 46094.948826                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      1790872                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      1790872                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      2361728                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      2361728                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 260006395878                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 260006395878                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.077842                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.021350                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 110091.592206                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110091.592206                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     64738837                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     21809810                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     86548647                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       609949                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      1018253                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1628202                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  71205481362                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  71205481362                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     65348786                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     22828063                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     88176849                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.009334                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.044605                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018465                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 69929.066118                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 43732.584386                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data       692965                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       692965                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       325288                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       325288                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  23060924801                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  23060924801                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.014249                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 70893.868821                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 70893.868821                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3141802                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       541699                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3683501                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        12454                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        57738                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        70192                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2476210836                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2476210836                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3154256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       599437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      3753693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.003948                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.096320                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.018699                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 42887.021303                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 35277.678881                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        38425                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        38425                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        19313                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        19313                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    580373510                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    580373510                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.032219                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.005145                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 30050.924766                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30050.924766                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3094179                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       513990                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3608169                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        53765                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        32608                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        86373                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    626687754                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    626687754                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3147944                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       546598                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3694542                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017079                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.059656                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.023379                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 19218.834458                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7255.597860                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        28490                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        28490                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    497994602                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    497994602                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.052122                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.007711                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17479.628010                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17479.628010                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     36348672                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     36348672                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     32287710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     32287710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          47.321774                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         203743419                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         9154373                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           22.256403                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952691062                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    32.185022                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    15.136752                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.502891                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.236512                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.739403                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       215397324                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      215397324                       # Number of data accesses
system.cpu15.numPwrStateTransitions               154                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   145660.105263                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  202167.829800                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         5589                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       882207                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            76                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  939537264753                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     11070168                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    342386476                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     21984592                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      364371068                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    342386476                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     21984592                       # number of overall hits
system.cpu15.icache.overall_hits::total     364371068                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           60                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           60                       # number of overall misses
system.cpu15.icache.overall_misses::total          248                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      8583516                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      8583516                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      8583516                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      8583516                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    342386664                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     21984652                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    364371316                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    342386664                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     21984652                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    364371316                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000003                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000003                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 143058.600000                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34610.951613                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 143058.600000                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34610.951613                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            3                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            3                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           57                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      7845642                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      7845642                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      7845642                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      7845642                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 137642.842105                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 137642.842105                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 137642.842105                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 137642.842105                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    342386476                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     21984592                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     364371068                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           60                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      8583516                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      8583516                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    342386664                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     21984652                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    364371316                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 143058.600000                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34610.951613                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            3                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      7845642                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      7845642                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 137642.842105                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 137642.842105                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         161.589802                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         364371313                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1487229.848980                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954639588                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   147.557492                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    14.032310                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.236470                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.022488                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.258958                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     14210481569                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    14210481569                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    139474235                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     48068048                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      187542283                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    139474235                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     48068048                       # number of overall hits
system.cpu15.dcache.overall_hits::total     187542283                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6577019                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      5230023                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     11807042                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6577019                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      5230023                       # number of overall misses
system.cpu15.dcache.overall_misses::total     11807042                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 533160130673                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 533160130673                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 533160130673                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 533160130673                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    146051254                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     53298071                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    199349325                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    146051254                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     53298071                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    199349325                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.045032                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.098128                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.059228                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.045032                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.098128                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.059228                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 101942.215297                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 45156.113671                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 101942.215297                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 45156.113671                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      1022095                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         3884                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           56232                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           150                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    18.176394                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    25.893333                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1552007                       # number of writebacks
system.cpu15.dcache.writebacks::total         1552007                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data      2524952                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total      2524952                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data      2524952                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total      2524952                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      2705071                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      2705071                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      2705071                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      2705071                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 283290144498                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 283290144498                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 283290144498                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 283290144498                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.050754                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013570                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.050754                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013570                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 104725.585575                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 104725.585575                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 104725.585575                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 104725.585575                       # average overall mshr miss latency
system.cpu15.dcache.replacements              8945028                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     74650027                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     26275076                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     100925103                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5932557                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      4175886                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     10108443                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 462529878998                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 462529878998                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     80582584                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     30450962                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    111033546                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.073621                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.137135                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.091040                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 110762.094319                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 45756.787568                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      1805626                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      1805626                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      2370260                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      2370260                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 260456505245                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 260456505245                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.077839                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021347                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 109885.204680                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 109885.204680                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     64824208                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     21792972                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     86617180                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       644462                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      1054137                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1698599                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  70630251675                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  70630251675                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     65468670                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     22847109                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     88315779                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.009844                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.046139                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.019233                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 67002.914873                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 41581.474895                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data       719326                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       719326                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       334811                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       334811                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  22833639253                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  22833639253                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.014654                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 68198.593394                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 68198.593394                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3105177                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       528139                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3633316                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13324                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        56263                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        69587                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2364782592                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2364782592                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3118501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       584402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3702903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004273                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.096274                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.018793                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 42030.865613                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 33983.108799                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        37443                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        37443                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        18820                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        18820                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    571465702                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    571465702                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.032204                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.005082                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 30364.808820                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30364.808820                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3056408                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       501146                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3557554                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        55406                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        32056                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        87462                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    606454160                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    606454160                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3111814                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       533202                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3645016                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017805                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.060120                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.023995                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 18918.584976                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6933.915986                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        27736                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        27736                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    481689741                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    481689741                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.052018                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.007609                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17366.950570                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17366.950570                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     40458258                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     40458258                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     35910292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     35910292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          46.858174                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         204156545                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         9243247                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           22.087103                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954652090                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    31.668230                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    15.189945                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.494816                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.237343                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.732159                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       215940491                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      215940491                       # Number of data accesses
system.cpu16.numPwrStateTransitions               140                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   160835.855072                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  229846.019342                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3815                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       818155                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            69                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  939537237247                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11097674                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    342347020                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     22007823                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      364354843                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    342347020                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     22007823                       # number of overall hits
system.cpu16.icache.overall_hits::total     364354843                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           61                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           61                       # number of overall misses
system.cpu16.icache.overall_misses::total          251                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst      9649758                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      9649758                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst      9649758                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      9649758                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    342347210                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     22007884                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    364355094                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    342347210                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     22007884                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    364355094                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000003                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000003                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 158192.754098                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 38445.250996                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 158192.754098                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 38445.250996                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            5                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           56                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      8901070                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      8901070                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      8901070                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      8901070                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 158947.678571                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 158947.678571                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 158947.678571                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 158947.678571                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    342347020                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     22007823                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     364354843                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           61                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst      9649758                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      9649758                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    342347210                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     22007884                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    364355094                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 158192.754098                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 38445.250996                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      8901070                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      8901070                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 158947.678571                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 158947.678571                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         162.645457                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         364355089                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             246                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1481118.247967                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956600616                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   148.742245                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    13.903212                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.238369                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.022281                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.260650                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     14209848912                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    14209848912                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    139529939                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     48091800                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      187621739                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    139529939                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     48091800                       # number of overall hits
system.cpu16.dcache.overall_hits::total     187621739                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6568346                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      5163410                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     11731756                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6568346                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      5163410                       # number of overall misses
system.cpu16.dcache.overall_misses::total     11731756                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 533870386411                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 533870386411                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 533870386411                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 533870386411                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    146098285                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     53255210                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    199353495                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    146098285                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     53255210                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    199353495                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.044958                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.096956                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.058849                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.044958                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.096956                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.058849                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 103394.924364                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 45506.434536                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 103394.924364                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 45506.434536                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      1072756                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         4219                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           58058                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           179                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    18.477316                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    23.569832                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1533257                       # number of writebacks
system.cpu16.dcache.writebacks::total         1533257                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data      2479666                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total      2479666                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data      2479666                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total      2479666                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      2683744                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      2683744                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      2683744                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      2683744                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 282684779235                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 282684779235                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 282684779235                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 282684779235                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.050394                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.013462                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.050394                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.013462                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 105332.244519                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 105332.244519                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 105332.244519                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 105332.244519                       # average overall mshr miss latency
system.cpu16.dcache.replacements              8914824                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     74687531                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     26209667                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     100897198                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5927256                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      4156341                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     10083597                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 463259366006                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 463259366006                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     80614787                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     30366008                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    110980795                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.073526                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.136875                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.090859                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 111458.459738                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 45941.876297                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      1793815                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      1793815                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      2362526                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      2362526                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 259706936550                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 259706936550                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.077802                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.021288                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 109927.652246                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 109927.652246                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     64842408                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     21882133                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     86724541                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       641090                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      1007069                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1648159                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  70611020405                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  70611020405                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     65483498                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     22889202                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     88372700                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.009790                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.043998                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.018650                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 70115.374820                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 42842.359508                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data       685851                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total       685851                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       321218                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       321218                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  22977842685                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  22977842685                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.014034                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 71533.484067                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 71533.484067                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3097365                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       546444                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3643809                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        12715                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        58842                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        71557                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2569518182                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2569518182                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3110080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       605286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3715366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004088                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.097214                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.019260                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 43668.097311                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 35908.690722                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        39082                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        39082                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        19760                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        19760                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    630881022                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    630881022                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.032646                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.005318                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 31927.177227                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31927.177227                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3049641                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       519243                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3568884                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        54233                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        33111                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        87344                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    625603652                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    625603652                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3103874                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       552354                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3656228                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017473                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.059945                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.023889                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 18894.133430                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  7162.525783                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        28534                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        28534                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    496806011                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    496806011                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.051659                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.007804                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17411.018820                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17411.018820                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     38516876                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     38516876                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     34163924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     34163924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          46.798589                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         204228535                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs         9213839                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           22.165412                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956613118                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    31.655276                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    15.143313                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.494614                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.236614                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.731228                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       215938928                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      215938928                       # Number of data accesses
system.cpu17.numPwrStateTransitions               164                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   174459.444444                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  218764.151814                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         3825                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       838831                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            81                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  939534203706                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     14131215                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    342511299                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst     21970544                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      364481843                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    342511299                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst     21970544                       # number of overall hits
system.cpu17.icache.overall_hits::total     364481843                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          186                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           72                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          258                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          186                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           72                       # number of overall misses
system.cpu17.icache.overall_misses::total          258                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     12348404                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     12348404                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     12348404                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     12348404                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    342511485                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst     21970616                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    364482101                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    342511485                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst     21970616                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    364482101                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000003                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000003                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 171505.611111                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 47862.031008                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 171505.611111                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 47862.031008                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs    36.666667                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            7                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            7                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           65                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           65                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst     11142944                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total     11142944                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst     11142944                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total     11142944                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 171429.907692                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 171429.907692                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 171429.907692                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 171429.907692                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    342511299                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst     21970544                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     364481843                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          186                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           72                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     12348404                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     12348404                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    342511485                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst     21970616                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    364482101                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 171505.611111                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 47862.031008                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            7                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           65                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst     11142944                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total     11142944                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 171429.907692                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 171429.907692                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         162.912042                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         364482094                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1452119.896414                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   146.718530                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    16.193512                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.235126                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.025951                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.261077                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     14214802190                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    14214802190                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    139235614                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     47907977                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      187143591                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    139235614                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     47907977                       # number of overall hits
system.cpu17.dcache.overall_hits::total     187143591                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6530715                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      5148352                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     11679067                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6530715                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      5148352                       # number of overall misses
system.cpu17.dcache.overall_misses::total     11679067                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 535997038774                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 535997038774                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 535997038774                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 535997038774                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    145766329                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     53056329                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    198822658                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    145766329                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     53056329                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    198822658                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.044803                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.097036                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.058741                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.044803                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.097036                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.058741                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 104110.410239                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 45893.823434                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 104110.410239                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 45893.823434                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs      1059650                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets         5388                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           58823                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           239                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    18.014212                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    22.543933                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1522150                       # number of writebacks
system.cpu17.dcache.writebacks::total         1522150                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data      2470284                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total      2470284                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data      2470284                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total      2470284                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      2678068                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      2678068                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      2678068                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      2678068                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 282875270537                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 282875270537                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 282875270537                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 282875270537                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.050476                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.013470                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.050476                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.013470                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 105626.619838                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 105626.619838                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 105626.619838                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 105626.619838                       # average overall mshr miss latency
system.cpu17.dcache.replacements              8858557                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     74458775                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     26091282                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     100550057                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5905847                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      4146198                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     10052045                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 463157244520                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 463157244520                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     80364622                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     30237480                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    110602102                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.073488                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.137121                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.090885                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 111706.494605                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 46075.922314                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data      1785885                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total      1785885                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      2360313                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      2360313                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 259452641562                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 259452641562                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.078059                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.021341                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 109922.981216                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 109922.981216                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     64776839                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     21816695                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     86593534                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       624868                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data      1002154                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1627022                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  72839794254                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  72839794254                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     65401707                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     22818849                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     88220556                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.009554                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.043918                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.018443                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 72683.234567                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 44768.782631                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data       684399                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total       684399                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       317755                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       317755                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  23422628975                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  23422628975                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.013925                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 73712.857311                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 73712.857311                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3139901                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       556321                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3696222                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13847                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        57484                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        71331                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data   2442658044                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total   2442658044                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3153748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       613805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3767553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004391                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.093652                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.018933                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 42492.833554                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 34243.989906                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data        38757                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total        38757                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data        18727                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total        18727                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data    574297242                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total    574297242                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.030510                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.004971                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 30666.804186                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30666.804186                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3088948                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       528984                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3617932                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        57911                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        32691                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        90602                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    620917188                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    620917188                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3146859                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       561675                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3708534                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.018403                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.058203                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.024431                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 18993.520786                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  6853.239310                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data        28290                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total        28290                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    493303660                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    493303660                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.050367                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.007628                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17437.386356                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17437.386356                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     36489766                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     36489766                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data     32352354                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total     32352354                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          47.107201                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         203811810                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         9167907                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           22.231008                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    31.991076                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    15.116125                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.499861                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.236189                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.736050                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       215466652                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      215466652                       # Number of data accesses
system.cpu10.numPwrStateTransitions               168                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   161219.771084                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  193671.610080                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4441                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       818251                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            83                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  939534953680                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     13381241                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    342373312                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     21917509                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      364290821                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    342373312                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     21917509                       # number of overall hits
system.cpu10.icache.overall_hits::total     364290821                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total          282                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst     10887456                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     10887456                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst     10887456                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     10887456                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    342373527                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     21917576                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    364291103                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    342373527                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     21917576                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    364291103                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000003                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000003                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 162499.343284                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total        38608                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 162499.343284                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total        38608                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           60                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           60                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      9770154                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      9770154                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      9770154                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      9770154                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 162835.900000                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 162835.900000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 162835.900000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 162835.900000                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    342373312                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     21917509                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     364290821                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst     10887456                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     10887456                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    342373527                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     21917576                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    364291103                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 162499.343284                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total        38608                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           60                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      9770154                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      9770154                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 162835.900000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 162835.900000                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         184.943253                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         364291096                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             275                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1324694.894545                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944675494                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   170.207394                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    14.735859                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.272768                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.023615                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.296383                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     14207353292                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    14207353292                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    139433997                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     47917808                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      187351805                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    139433997                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     47917808                       # number of overall hits
system.cpu10.dcache.overall_hits::total     187351805                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6555287                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      5224108                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     11779395                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6555287                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      5224108                       # number of overall misses
system.cpu10.dcache.overall_misses::total     11779395                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 539040845731                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 539040845731                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 539040845731                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 539040845731                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    145989284                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     53141916                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    199131200                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    145989284                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     53141916                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    199131200                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.044903                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.098305                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.059154                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.044903                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.098305                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.059154                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 103183.327322                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 45761.335428                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 103183.327322                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 45761.335428                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1025934                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         3771                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           56530                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           194                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    18.148488                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    19.438144                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1536256                       # number of writebacks
system.cpu10.dcache.writebacks::total         1536256                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data      2521819                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total      2521819                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data      2521819                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total      2521819                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      2702289                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      2702289                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      2702289                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      2702289                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 284573689920                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 284573689920                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 284573689920                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 284573689920                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.050850                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013570                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.050850                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013570                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 105308.384825                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 105308.384825                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 105308.384825                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 105308.384825                       # average overall mshr miss latency
system.cpu10.dcache.replacements              8928922                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     74617262                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     26213863                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     100831125                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5920917                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      4168761                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     10089678                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 464592848680                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 464592848680                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     80538179                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     30382624                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    110920803                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.073517                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.137209                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.090963                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 111446.266332                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 46046.350407                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      1802458                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      1802458                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      2366303                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      2366303                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 260735588539                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 260735588539                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.077883                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.021333                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 110186.898524                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 110186.898524                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     64816735                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     21703945                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     86520680                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       634370                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      1055347                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1689717                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  74447997051                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  74447997051                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     65451105                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     22759292                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     88210397                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.009692                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.046370                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.019156                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 70543.619351                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 44059.447263                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data       719361                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       719361                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       335986                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       335986                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  23838101381                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  23838101381                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.014763                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.003809                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 70949.686538                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 70949.686538                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3105431                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       517691                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3623122                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        12493                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        54883                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        67376                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2329172712                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2329172712                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3117924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       572574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3690498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004007                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.095853                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.018257                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 42438.873822                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 34569.768345                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        36826                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        36826                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        18057                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        18057                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    570030206                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    570030206                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.031537                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.004893                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 31568.378247                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31568.378247                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3058099                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       492214                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3550313                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        53635                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        30770                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        84405                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    580746476                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    580746476                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3111734                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       522984                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3634718                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017236                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.058835                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.023222                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 18873.788625                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6880.474806                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        26515                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        26515                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    461195934                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    461195934                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.050699                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.007295                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17393.774618                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17393.774618                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     35723572                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     35723572                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     31698804                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     31698804                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          47.824180                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         203918525                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         9219674                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.117759                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944687996                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    32.636328                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    15.187852                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.509943                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.237310                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.747253                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       215676090                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      215676090                       # Number of data accesses
system.cpu11.numPwrStateTransitions               114                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           56                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   211086.785714                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  224153.225906                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       676483                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            56                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  939536514061                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     11820860                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    342352286                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     21983850                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      364336136                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    342352286                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     21983850                       # number of overall hits
system.cpu11.icache.overall_hits::total     364336136                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           70                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          258                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           70                       # number of overall misses
system.cpu11.icache.overall_misses::total          258                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     10882098                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     10882098                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     10882098                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     10882098                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    342352474                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     21983920                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    364336394                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    342352474                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     21983920                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    364336394                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000003                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000003                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 155458.542857                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 42178.674419                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 155458.542857                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 42178.674419                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            8                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           62                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           62                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      9751720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      9751720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      9751720                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      9751720                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 157285.806452                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 157285.806452                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 157285.806452                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 157285.806452                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    342352286                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     21983850                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     364336136                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           70                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     10882098                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     10882098                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    342352474                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     21983920                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    364336394                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 155458.542857                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 42178.674419                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            8                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           62                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      9751720                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      9751720                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 157285.806452                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 157285.806452                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         163.260328                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         364336386                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             250                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1457345.544000                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   147.780414                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    15.479913                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.236828                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.024808                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.261635                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.400641                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     14209119616                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    14209119616                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    139472242                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     48010504                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      187482746                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    139472242                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     48010504                       # number of overall hits
system.cpu11.dcache.overall_hits::total     187482746                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6555349                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      5156176                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     11711525                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6555349                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      5156176                       # number of overall misses
system.cpu11.dcache.overall_misses::total     11711525                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 534343618236                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 534343618236                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 534343618236                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 534343618236                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    146027591                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     53166680                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    199194271                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    146027591                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     53166680                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    199194271                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.044891                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.096981                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.058794                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.044891                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.096981                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.058794                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 103631.764749                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 45625.451701                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 103631.764749                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 45625.451701                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1051212                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         6006                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           57662                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           215                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    18.230585                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    27.934884                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1525043                       # number of writebacks
system.cpu11.dcache.writebacks::total         1525043                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data      2473653                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total      2473653                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data      2473653                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total      2473653                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      2682523                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      2682523                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      2682523                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      2682523                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 282548989913                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 282548989913                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 282548989913                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 282548989913                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.050455                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013467                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.050455                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013467                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 105329.568437                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 105329.568437                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 105329.568437                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 105329.568437                       # average overall mshr miss latency
system.cpu11.dcache.replacements              8906291                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     74649126                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     26165560                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     100814686                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5919672                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      4151737                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     10071409                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 462731066760                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 462731066760                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     80568798                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     30317297                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    110886095                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.073474                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.136943                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.090827                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 111454.811988                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 45945.017898                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      1788999                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      1788999                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      2362738                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      2362738                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 259568543339                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 259568543339                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.077934                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.021308                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 109859.215596                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 109859.215596                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     64823116                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     21844944                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     86668060                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       635677                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      1004439                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1640116                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  71612551476                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  71612551476                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     65458793                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     22849383                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     88308176                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.009711                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.043959                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.018573                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 71296.068229                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 43663.101559                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data       684654                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       684654                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       319785                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       319785                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  22980446574                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  22980446574                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.013995                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 71862.177945                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 71862.177945                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3100348                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       546797                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3647145                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        12323                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        56992                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        69315                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2432038508                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2432038508                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3112671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       603789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      3716460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.003959                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.094391                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.018651                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 42673.331485                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 35086.756229                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        38408                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        38408                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        18584                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        18584                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    571450126                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    571450126                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.030779                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.005000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 30749.576302                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30749.576302                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3053819                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       519813                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3573632                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        52720                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        31966                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        84686                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    603464396                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    603464396                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3106539                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       551779                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3658318                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.016971                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.057933                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.023149                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 18878.320591                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  7125.905061                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        27528                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        27528                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    479416277                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    479416277                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.049890                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.007525                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17415.586930                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17415.586930                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     37814978                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     37814978                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     33588024                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     33588024                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          46.808451                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         204078566                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         9200085                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.182248                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    31.690780                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    15.117671                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.495168                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.236214                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.731382                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       215769134                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      215769134                       # Number of data accesses
system.cpu12.numPwrStateTransitions               128                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   157685.746032                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  211203.875553                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         4230                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       788479                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            63                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  939538400719                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      9934202                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    342397503                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     21996081                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      364393584                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    342397503                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     21996081                       # number of overall hits
system.cpu12.icache.overall_hits::total     364393584                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          186                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          256                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          186                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           70                       # number of overall misses
system.cpu12.icache.overall_misses::total          256                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     10805300                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     10805300                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     10805300                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     10805300                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    342397689                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     21996151                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    364393840                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    342397689                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     21996151                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    364393840                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000003                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000003                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 154361.428571                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 42208.203125                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 154361.428571                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 42208.203125                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            5                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           65                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           65                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst     10052566                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     10052566                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst     10052566                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     10052566                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 154654.861538                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 154654.861538                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 154654.861538                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 154654.861538                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    342397503                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     21996081                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     364393584                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          186                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     10805300                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     10805300                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    342397689                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     21996151                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    364393840                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 154361.428571                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 42208.203125                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           65                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst     10052566                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     10052566                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 154654.861538                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 154654.861538                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         163.022793                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         364393835                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1451768.266932                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948756504                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   146.769596                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    16.253198                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.235208                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.026047                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.261254                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     14211360011                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    14211360011                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    139450535                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     47995123                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      187445658                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    139450535                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     47995123                       # number of overall hits
system.cpu12.dcache.overall_hits::total     187445658                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6557332                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      5188590                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     11745922                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6557332                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      5188590                       # number of overall misses
system.cpu12.dcache.overall_misses::total     11745922                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 532862692078                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 532862692078                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 532862692078                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 532862692078                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    146007867                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     53183713                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    199191580                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    146007867                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     53183713                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    199191580                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.044911                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.097560                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.058968                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.044911                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.097560                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.058968                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 102698.939804                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 45365.761162                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 102698.939804                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 45365.761162                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1110711                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         1958                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           59779                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           101                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    18.580287                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    19.386139                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1536248                       # number of writebacks
system.cpu12.dcache.writebacks::total         1536248                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data      2496830                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total      2496830                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data      2496830                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total      2496830                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      2691760                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      2691760                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      2691760                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      2691760                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 283527713397                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 283527713397                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 283527713397                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 283527713397                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.050612                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.050612                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013513                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 105331.721029                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 105331.721029                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 105331.721029                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 105331.721029                       # average overall mshr miss latency
system.cpu12.dcache.replacements              8908793                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     74623723                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     26173547                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     100797270                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5920289                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      4161847                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     10082136                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 464089550698                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 464089550698                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     80544012                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     30335394                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    110879406                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.073504                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.137194                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.090929                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 111510.478568                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 46030.875868                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      1795720                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      1795720                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      2366127                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      2366127                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 261228867448                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 261228867448                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.077999                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.021340                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 110403.569820                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 110403.569820                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     64826812                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     21821576                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     86648388                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       637043                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      1026743                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1663786                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  68773141380                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  68773141380                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     65463855                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     22848319                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     88312174                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.009731                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.044937                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.018840                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 66981.845876                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 41335.328810                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data       701110                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       701110                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       325633                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       325633                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  22298845949                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  22298845949                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.014252                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 68478.458722                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 68478.458722                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3110380                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       548234                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3658614                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13010                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        57228                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        70238                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2449166188                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2449166188                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3123390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       605462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3728852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004165                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.094520                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.018836                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 42796.641294                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 34869.531991                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        38294                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        38294                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        18934                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        18934                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    599952572                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    599952572                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.031272                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.005078                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 31686.520123                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31686.520123                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3061929                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       521082                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3583011                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        54997                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        32580                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        87577                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    626268044                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    626268044                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3116926                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       553662                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3670588                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017645                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.058845                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.023859                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 19222.469122                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  7151.056145                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        28500                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        28500                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    497518784                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    497518784                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.051475                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.007764                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17456.799439                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17456.799439                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     36673724                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     36673724                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     32545352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     32545352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          46.969447                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         204078674                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         9209636                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           22.159255                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948769006                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    31.855396                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    15.114051                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.497741                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.236157                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.733898                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       215800656                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      215800656                       # Number of data accesses
system.cpu13.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   165710.846154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  229909.686871                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4274                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       759346                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  939535409475                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     12925446                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    342481571                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     21884128                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      364365699                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    342481571                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     21884128                       # number of overall hits
system.cpu13.icache.overall_hits::total     364365699                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          186                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           59                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          186                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           59                       # number of overall misses
system.cpu13.icache.overall_misses::total          245                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9755132                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9755132                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9755132                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9755132                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    342481757                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     21884187                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    364365944                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    342481757                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     21884187                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    364365944                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000003                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000003                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 165341.220339                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39816.865306                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 165341.220339                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39816.865306                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            3                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           56                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      9210522                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      9210522                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      9210522                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      9210522                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 164473.607143                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 164473.607143                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 164473.607143                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 164473.607143                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    342481571                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     21884128                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     364365699                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          186                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           59                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9755132                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9755132                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    342481757                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     21884187                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    364365944                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 165341.220339                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39816.865306                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      9210522                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      9210522                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 164473.607143                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 164473.607143                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         160.007084                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         364365941                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1505644.384298                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950717532                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   146.727980                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    13.279103                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.235141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.021281                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.256422                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     14210272058                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    14210272058                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    139233069                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     47929620                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      187162689                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    139233069                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     47929620                       # number of overall hits
system.cpu13.dcache.overall_hits::total     187162689                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6537030                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      5153153                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     11690183                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6537030                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      5153153                       # number of overall misses
system.cpu13.dcache.overall_misses::total     11690183                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 533730455436                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 533730455436                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 533730455436                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 533730455436                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    145770099                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     53082773                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    198852872                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    145770099                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     53082773                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    198852872                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.044845                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.097078                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.058788                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.044845                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.097078                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.058788                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 103573.570479                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 45656.296008                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 103573.570479                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 45656.296008                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      1071685                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         2576                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           57531                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           101                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    18.627957                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    25.504950                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1520926                       # number of writebacks
system.cpu13.dcache.writebacks::total         1520926                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data      2478482                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total      2478482                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data      2478482                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total      2478482                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      2674671                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      2674671                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      2674671                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      2674671                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 283828377726                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 283828377726                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 283828377726                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 283828377726                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.050387                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013451                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.050387                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013451                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 106117.117853                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 106117.117853                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 106117.117853                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 106117.117853                       # average overall mshr miss latency
system.cpu13.dcache.replacements              8872883                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     74466367                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     26136492                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     100602859                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5912350                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      4141211                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     10053561                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 464005137984                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 464005137984                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     80378717                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     30277703                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    110656420                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.073556                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.136774                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.090854                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 112045.761007                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 46153.312044                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      1788799                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      1788799                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      2352412                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      2352412                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 260796846498                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 260796846498                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.077695                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.021259                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 110863.592984                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 110863.592984                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     64766702                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     21793128                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     86559830                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       624680                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      1011942                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1636622                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  69725317452                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  69725317452                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     65391382                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     22805070                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     88196452                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.009553                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.044374                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.018557                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 68902.483988                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 42603.189650                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data       689683                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       689683                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       322259                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       322259                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  23031531228                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  23031531228                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.014131                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 71469.008555                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71469.008555                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3133231                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       536132                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3669363                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13121                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        54641                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        67762                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   2577090062                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   2577090062                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3146352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       590773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3737125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004170                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.092491                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.018132                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 47164.035468                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 38031.493492                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        37157                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        37157                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        17484                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        17484                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    568191865                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    568191865                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.029595                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.004678                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 32497.818863                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32497.818863                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3083913                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       509643                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3593556                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        55674                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        30804                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        86478                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    590685566                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    590685566                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3139587                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       540447                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3680034                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017733                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.056997                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.023499                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 19175.612453                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  6830.472097                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        26839                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        26839                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    469356054                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    469356054                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.049661                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.007293                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17487.836879                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17487.836879                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     33898280                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     33898280                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     30117308                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     30117308                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          47.319316                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         203775466                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         9171641                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           22.217994                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950730034                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    32.187932                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    15.131384                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.502936                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.236428                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.739364                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       215441672                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      215441672                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  939548334921                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2002099782                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    124986322                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2127086104                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2002099782                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    124986322                       # number of overall hits
system.cpu18.icache.overall_hits::total    2127086104                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          794                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           49                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          843                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          794                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           49                       # number of overall misses
system.cpu18.icache.overall_misses::total          843                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     11169762                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     11169762                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     11169762                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     11169762                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   2002100576                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    124986371                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2127086947                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2002100576                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    124986371                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2127086947                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 227954.326531                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 13250.014235                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 227954.326531                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 13250.014235                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         1491                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   186.375000                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          204                       # number of writebacks
system.cpu18.icache.writebacks::total             204                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           15                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           34                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           34                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst      8696535                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      8696535                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst      8696535                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      8696535                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 255780.441176                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 255780.441176                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 255780.441176                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 255780.441176                       # average overall mshr miss latency
system.cpu18.icache.replacements                  204                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2002099782                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    124986322                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2127086104                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          794                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           49                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     11169762                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     11169762                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    124986371                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2127086947                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 227954.326531                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 13250.014235                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           15                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           34                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst      8696535                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      8696535                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 255780.441176                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 255780.441176                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.548084                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2127086932                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2568945.570048                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   615.037163                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst     8.510920                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.985636                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.013639                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     82956391761                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    82956391761                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    721672751                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    343009947                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total     1064682698                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    721672751                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    343009947                       # number of overall hits
system.cpu18.dcache.overall_hits::total    1064682698                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      7533239                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data      6970093                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     14503332                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      7533239                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data      6970093                       # number of overall misses
system.cpu18.dcache.overall_misses::total     14503332                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data  72098074020                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total  72098074020                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data  72098074020                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total  72098074020                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    729205990                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    349980040                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total   1079186030                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    729205990                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    349980040                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total   1079186030                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.010331                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.019916                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.013439                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.010331                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.019916                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.013439                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 10343.918513                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  4971.138634                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 10343.918513                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  4971.138634                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets       409604                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets         47688                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets     8.589247                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      6338359                       # number of writebacks
system.cpu18.dcache.writebacks::total         6338359                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data      4725032                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total      4725032                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data      4725032                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total      4725032                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      2245061                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      2245061                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      2245061                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      2245061                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  22524599025                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  22524599025                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  22524599025                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  22524599025                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.006415                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.006415                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10032.956354                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10032.956354                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10032.956354                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10032.956354                       # average overall mshr miss latency
system.cpu18.dcache.replacements              9778254                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    442180936                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    212803520                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     654984456                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      3817983                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data      6869561                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total     10687544                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data  70879026645                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total  70879026645                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    445998919                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    219673081                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    665672000                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.008561                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.031272                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.016055                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 10317.839327                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  6631.928406                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data      4624716                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total      4624716                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      2244845                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      2244845                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  22522434795                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  22522434795                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.010219                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.003372                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10032.957641                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10032.957641                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    279491815                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    130206427                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    409698242                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      3715256                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data       100532                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      3815788                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data   1219047375                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total   1219047375                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    130306959                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    413514030                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.013119                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000772                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.009228                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 12125.963624                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total   319.474608                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data       100316                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total       100316                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data          216                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data      2164230                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      2164230                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 10019.583333                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 10019.583333                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     20099644                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     10730804                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     30830448                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data          138                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data          144                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          282                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data      1696773                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total      1696773                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     10730948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     30830730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 11783.145833                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  6016.925532                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_hits::.switch_cpus18.data           72                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_hits::total           72                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           72                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       763527                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       763527                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10604.541667                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10604.541667                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     20099782                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     10730870                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     30830652                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     10730870                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     30830652                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.998906                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1136122308                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         9778510                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          116.185626                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   204.044308                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data    51.954598                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.797048                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.202948                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     36516895694                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    36516895694                       # Number of data accesses
system.cpu19.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu19.pwrStateResidencyTicks::ON  939548334921                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::OFF 316902552561                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst   1964371065                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::.switch_cpus19.inst    128692168                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total     2093063233                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst   1964371065                       # number of overall hits
system.cpu19.icache.overall_hits::.switch_cpus19.inst    128692168                       # number of overall hits
system.cpu19.icache.overall_hits::total    2093063233                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst          803                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::.switch_cpus19.inst           49                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total          852                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst          803                       # number of overall misses
system.cpu19.icache.overall_misses::.switch_cpus19.inst           49                       # number of overall misses
system.cpu19.icache.overall_misses::total          852                       # number of overall misses
system.cpu19.icache.demand_miss_latency::.switch_cpus19.inst     11480844                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total     11480844                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::.switch_cpus19.inst     11480844                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total     11480844                       # number of overall miss cycles
system.cpu19.icache.demand_accesses::.cpu19.inst   1964371868                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::.switch_cpus19.inst    128692217                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total   2093064085                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst   1964371868                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::.switch_cpus19.inst    128692217                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total   2093064085                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu19.icache.demand_avg_miss_latency::.switch_cpus19.inst 234302.938776                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 13475.169014                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::.switch_cpus19.inst 234302.938776                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 13475.169014                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs         1082                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs   135.250000                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu19.icache.writebacks::total             209                       # number of writebacks
system.cpu19.icache.demand_mshr_hits::.switch_cpus19.inst           19                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::.switch_cpus19.inst           19                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu19.icache.demand_mshr_misses::.switch_cpus19.inst           30                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::.switch_cpus19.inst           30                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu19.icache.demand_mshr_miss_latency::.switch_cpus19.inst      7631517                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      7631517                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::.switch_cpus19.inst      7631517                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      7631517                       # number of overall MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.demand_avg_mshr_miss_latency::.switch_cpus19.inst 254383.900000                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 254383.900000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::.switch_cpus19.inst 254383.900000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 254383.900000                       # average overall mshr miss latency
system.cpu19.icache.replacements                  209                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst   1964371065                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::.switch_cpus19.inst    128692168                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total    2093063233                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst          803                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::.switch_cpus19.inst           49                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total          852                       # number of ReadReq misses
system.cpu19.icache.ReadReq_miss_latency::.switch_cpus19.inst     11480844                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total     11480844                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_accesses::.cpu19.inst   1964371868                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::.switch_cpus19.inst    128692217                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total   2093064085                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_miss_latency::.switch_cpus19.inst 234302.938776                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 13475.169014                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_mshr_hits::.switch_cpus19.inst           19                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::.switch_cpus19.inst           30                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::.switch_cpus19.inst      7631517                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      7631517                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.inst 254383.900000                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 254383.900000                       # average ReadReq mshr miss latency
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         623.826688                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs        2093064066                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs             833                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs        2512681.951981                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   616.275554                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_blocks::.switch_cpus19.inst     7.551134                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.987621                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::.switch_cpus19.inst     0.012101                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.999722                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses     81629500148                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses    81629500148                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data    740289554                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::.switch_cpus19.data    427129961                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total     1167419515                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data    740289554                       # number of overall hits
system.cpu19.dcache.overall_hits::.switch_cpus19.data    427129961                       # number of overall hits
system.cpu19.dcache.overall_hits::total    1167419515                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data      6760272                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::.switch_cpus19.data      8267192                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total     15027464                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data      6760272                       # number of overall misses
system.cpu19.dcache.overall_misses::.switch_cpus19.data      8267192                       # number of overall misses
system.cpu19.dcache.overall_misses::total     15027464                       # number of overall misses
system.cpu19.dcache.demand_miss_latency::.switch_cpus19.data  97049255676                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total  97049255676                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::.switch_cpus19.data  97049255676                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total  97049255676                       # number of overall miss cycles
system.cpu19.dcache.demand_accesses::.cpu19.data    747049826                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::.switch_cpus19.data    435397153                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total   1182446979                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data    747049826                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::.switch_cpus19.data    435397153                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total   1182446979                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.009049                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::.switch_cpus19.data     0.018988                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.012709                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.009049                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::.switch_cpus19.data     0.018988                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.012709                       # miss rate for overall accesses
system.cpu19.dcache.demand_avg_miss_latency::.switch_cpus19.data 11739.083316                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total  6458.125980                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::.switch_cpus19.data 11739.083316                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total  6458.125980                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks      7751636                       # number of writebacks
system.cpu19.dcache.writebacks::total         7751636                       # number of writebacks
system.cpu19.dcache.demand_mshr_hits::.switch_cpus19.data      6297680                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total      6297680                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::.switch_cpus19.data      6297680                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total      6297680                       # number of overall MSHR hits
system.cpu19.dcache.demand_mshr_misses::.switch_cpus19.data      1969512                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total      1969512                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::.switch_cpus19.data      1969512                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total      1969512                       # number of overall MSHR misses
system.cpu19.dcache.demand_mshr_miss_latency::.switch_cpus19.data  19760017461                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total  19760017461                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::.switch_cpus19.data  19760017461                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total  19760017461                       # number of overall MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_rate::.switch_cpus19.data     0.004523                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.001666                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::.switch_cpus19.data     0.004523                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.001666                       # mshr miss rate for overall accesses
system.cpu19.dcache.demand_avg_mshr_miss_latency::.switch_cpus19.data 10032.951036                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 10032.951036                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::.switch_cpus19.data 10032.951036                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 10032.951036                       # average overall mshr miss latency
system.cpu19.dcache.replacements              8729844                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data    384340904                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::.switch_cpus19.data    232685504                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total     617026408                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data      2702322                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::.switch_cpus19.data      8264612                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total     10966934                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_miss_latency::.switch_cpus19.data  97018315944                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total  97018315944                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_accesses::.cpu19.data    387043226                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::.switch_cpus19.data    240950116                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total    627993342                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.006982                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::.switch_cpus19.data     0.034300                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.017463                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::.switch_cpus19.data 11739.004317                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total  8846.439301                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_mshr_hits::.switch_cpus19.data      6295487                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total      6295487                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::.switch_cpus19.data      1969125                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total      1969125                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::.switch_cpus19.data  19756132272                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total  19756132272                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::.switch_cpus19.data     0.008172                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.003136                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.data 10032.949799                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 10032.949799                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_hits::.cpu19.data    355948650                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::.switch_cpus19.data    194444457                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total    550393107                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data      4057950                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::.switch_cpus19.data         2580                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total      4060530                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_miss_latency::.switch_cpus19.data     30939732                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total     30939732                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_accesses::.cpu19.data    360006600                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::.switch_cpus19.data    194447037                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total    554453637                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.011272                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::.switch_cpus19.data     0.000013                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.007323                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_miss_latency::.switch_cpus19.data 11992.144186                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total     7.619629                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_mshr_hits::.switch_cpus19.data         2193                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total         2193                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_misses::.switch_cpus19.data          387                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          387                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_miss_latency::.switch_cpus19.data      3885189                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total      3885189                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_rate::.switch_cpus19.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus19.data 10039.248062                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 10039.248062                       # average WriteReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data     27707551                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::.switch_cpus19.data     18986213                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total     46693764                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data          187                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::.switch_cpus19.data          256                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total          443                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_miss_latency::.switch_cpus19.data      3256770                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total      3256770                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data     27707738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::.switch_cpus19.data     18986469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total     46694207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::.switch_cpus19.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus19.data 12721.757812                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total  7351.625282                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_mshr_hits::.switch_cpus19.data          127                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_misses::.switch_cpus19.data          129                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total          129                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus19.data      1399035                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total      1399035                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus19.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus19.data 10845.232558                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10845.232558                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data     27707738                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::.switch_cpus19.data     18986332                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total     46694070                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data     27707738                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::.switch_cpus19.data     18986332                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total     46694070                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         255.998904                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs        1269537449                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs         8730100                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs          145.420722                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   204.801774                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_blocks::.switch_cpus19.data    51.197130                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.800007                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::.switch_cpus19.data     0.199989                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses     40835458292                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses    40835458292                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           38                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 294394.736842                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 201711.039048                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value         9066                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       590369                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           19                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 312680481840                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      5593500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 943764812142                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           62                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           31                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 212507.967742                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 189312.481505                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           31    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        16462                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       578707                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           31                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 300373697553                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      6587747                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 956070602182                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           48                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 210385.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 163083.833681                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        23891                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       613826                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           24                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 311802346239                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      5049249                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 944643491994                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           68                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 236359.352941                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 202578.188681                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        14555                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       703710                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           34                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 312037268758                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      8036218                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 944405582506                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           74                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 196111.945946                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 177796.736342                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value         8732                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       574253                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           37                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 312731200792                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      7256142                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 943712430548                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 240762.606061                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 177805.808190                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        18439                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       743610                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 306273555606                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      7945166                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 950169386710                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           46                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 199402.565217                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 211528.401280                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        13592                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       811983                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           23                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 282072831765                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      4586259                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 974373469458                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         5868                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2934                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 231495.142468                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 91296.247622                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2934    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value         5642                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       796053                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2934                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 316212946250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    679206748                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 939558734484                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 156592.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 149071.266299                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        12362                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       567119                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 272387917303                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      5167547                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 984057802632                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           50                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 235938.560000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 208599.563011                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        25362                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       639206                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           25                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 304095789308                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      5898464                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 952349199710                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           78                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 149268.589744                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 146439.681710                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        14086                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       473891                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           39                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 311846584785                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      5821475                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 944598481222                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           58                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 130201.241379                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 150747.916668                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value         8294                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       576246                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 304140383016                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      3775836                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 952306728630                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 199640.393939                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 190245.454593                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        12236                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       593634                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 303401799443                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      6588133                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 953042499906                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           52                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean       259702                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 212945.394980                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value         9406                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       664023                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 289399261374                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      6752252                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 967044873856                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.pwrStateResidencyTicks::OFF 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                156                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    180594.064935                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   214794.043022                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4293                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       826344                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   939534429178                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     13905743                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  316902552561                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    342477182                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     22008131                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       364485313                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    342477182                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     22008131                       # number of overall hits
system.cpu8.icache.overall_hits::total      364485313                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           67                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           256                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           67                       # number of overall misses
system.cpu8.icache.overall_misses::total          256                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     10480248                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     10480248                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     10480248                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     10480248                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    342477371                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     22008198                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    364485569                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    342477371                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     22008198                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    364485569                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000003                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000003                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 156421.611940                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 40938.468750                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 156421.611940                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 40938.468750                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            7                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           60                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           60                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9463802                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9463802                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9463802                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9463802                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 157730.033333                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 157730.033333                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 157730.033333                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 157730.033333                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    342477182                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     22008131                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      364485313                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           67                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     10480248                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     10480248                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    342477371                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     22008198                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    364485569                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 156421.611940                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 40938.468750                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           60                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9463802                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9463802                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 157730.033333                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 157730.033333                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          163.357084                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          364485562                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              249                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1463797.437751                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940753438                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   148.329057                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    15.028027                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.237707                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.024083                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.261790                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.399038                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      14214937440                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     14214937440                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    139270866                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     48006578                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       187277444                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    139270866                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     48006578                       # number of overall hits
system.cpu8.dcache.overall_hits::total      187277444                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6535606                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      5179016                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      11714622                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6535606                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      5179016                       # number of overall misses
system.cpu8.dcache.overall_misses::total     11714622                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 533925379324                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 533925379324                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 533925379324                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 533925379324                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    145806472                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     53185594                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    198992066                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    145806472                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     53185594                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    198992066                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.044824                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.097376                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.058870                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.044824                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.097376                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.058870                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 103093.981429                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 45577.687383                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 103093.981429                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 45577.687383                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      1107756                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         3137                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            61490                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            144                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    18.015222                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    21.784722                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1528379                       # number of writebacks
system.cpu8.dcache.writebacks::total          1528379                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data      2488088                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total      2488088                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data      2488088                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total      2488088                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      2690928                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      2690928                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      2690928                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      2690928                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 283006932639                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 283006932639                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 283006932639                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 283006932639                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.050595                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.013523                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.050595                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.013523                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 105170.756200                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 105170.756200                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 105170.756200                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 105170.756200                       # average overall mshr miss latency
system.cpu8.dcache.replacements               8878542                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     74487616                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     26162293                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      100649909                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5909682                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      4154958                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     10064640                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 462770767900                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 462770767900                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     80397298                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     30317251                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    110714549                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.073506                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.137049                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.090906                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 111377.965289                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 45979.862956                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      1787666                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      1787666                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      2367292                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      2367292                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 260209682696                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 260209682696                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.078084                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.021382                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 109918.709942                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 109918.709942                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     64783250                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     21844285                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      86627535                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       625924                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      1024058                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1649982                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  71154611424                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  71154611424                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     65409174                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     22868343                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     88277517                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.009569                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.044781                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.018691                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 69482.989659                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 43124.477372                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data       700422                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total       700422                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       323636                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       323636                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  22797249943                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  22797249943                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.014152                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 70441.019982                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 70441.019982                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3130844                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       556222                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3687066                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13266                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        58206                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        71472                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2509864456                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2509864456                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3144110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       614428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3758538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004219                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.094732                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.019016                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 43120.373432                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 35116.751399                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        38995                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        38995                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        19211                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        19211                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    594917872                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    594917872                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.031266                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.005111                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 30967.564000                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30967.564000                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3081449                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       529121                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3610570                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        55961                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        33433                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        89394                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    646765966                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    646765966                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3137410                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       562554                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3699964                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.017837                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.059431                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.024161                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 19345.137020                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  7235.004206                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        29442                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        29442                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    513905725                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    513905725                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.052336                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.007957                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17454.851063                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17454.851063                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     38847286                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     38847286                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     34502498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     34502498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           46.689697                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          203947099                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          9186153                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            22.201579                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940765940                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    31.607470                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    15.082226                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.493867                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.235660                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.729527                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        215636721                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       215636721                       # Number of data accesses
system.cpu9.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    167233.183099                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   204189.901697                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5484                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       787421                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   939536461365                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     11873556                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  316902552561                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    342390199                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     22113834                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       364504033                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    342390199                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     22113834                       # number of overall hits
system.cpu9.icache.overall_hits::total      364504033                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           68                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           258                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           68                       # number of overall misses
system.cpu9.icache.overall_misses::total          258                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     11401824                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     11401824                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     11401824                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     11401824                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    342390389                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     22113902                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    364504291                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    342390389                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     22113902                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    364504291                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 167673.882353                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 44193.116279                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 167673.882353                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 44193.116279                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            5                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            5                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           63                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           63                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst     10437092                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total     10437092                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst     10437092                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total     10437092                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 165668.126984                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 165668.126984                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 165668.126984                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 165668.126984                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    342390199                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     22113834                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      364504033                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           68                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     11401824                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     11401824                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    342390389                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     22113902                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    364504291                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 167673.882353                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 44193.116279                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            5                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           63                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst     10437092                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total     10437092                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 165668.126984                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 165668.126984                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          164.944632                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          364504286                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              253                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1440728.403162                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942714466                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   149.457166                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    15.487466                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.239515                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.024820                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.264334                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.405449                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      14215667602                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     14215667602                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    139392932                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     48230528                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       187623460                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    139392932                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     48230528                       # number of overall hits
system.cpu9.dcache.overall_hits::total      187623460                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6539044                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      5135365                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      11674409                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6539044                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      5135365                       # number of overall misses
system.cpu9.dcache.overall_misses::total     11674409                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 529641980636                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 529641980636                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 529641980636                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 529641980636                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    145931976                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     53365893                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    199297869                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    145931976                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     53365893                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    199297869                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.044809                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.096229                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.058578                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.044809                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.096229                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.058578                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 103136.190054                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 45367.776702                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 103136.190054                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 45367.776702                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      1098424                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         3469                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            60347                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            125                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    18.201800                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    27.752000                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1515240                       # number of writebacks
system.cpu9.dcache.writebacks::total          1515240                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data      2455089                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total      2455089                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data      2455089                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total      2455089                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      2680276                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      2680276                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      2680276                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      2680276                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 281648093679                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 281648093679                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 281648093679                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 281648093679                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.050225                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.013449                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.050225                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.013449                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 105081.750416                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 105081.750416                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 105081.750416                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 105081.750416                       # average overall mshr miss latency
system.cpu9.dcache.replacements               8877995                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     74584436                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     26211028                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      100795464                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5910402                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      4157024                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     10067426                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 462828000018                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 462828000018                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     80494838                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     30368052                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    110862890                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.073426                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.136888                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.090810                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 111336.379106                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 45972.823641                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      1788050                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      1788050                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      2368974                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      2368974                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 259921081806                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 259921081806                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.078009                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.021369                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 109718.841070                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 109718.841070                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     64808496                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     22019500                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      86827996                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       628642                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       978341                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1606983                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  66813980618                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  66813980618                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     65437138                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     22997841                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     88434979                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.009607                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.042541                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.018171                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 68293.141776                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 41577.279049                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data       667039                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total       667039                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       311302                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       311302                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  21727011873                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  21727011873                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.013536                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.003520                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 69794.000273                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 69794.000273                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3110987                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       572419                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3683406                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        12552                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        60483                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        73035                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2527331718                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2527331718                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3123539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       632902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      3756441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004019                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.095565                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.019443                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 41785.819453                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 34604.391292                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        40474                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        40474                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        20009                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        20009                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    627814762                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    627814762                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.031615                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.005327                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 31376.618622                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31376.618622                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3064101                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       544172                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3608273                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        53243                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        34155                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        87398                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    649337806                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    649337806                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3117344                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       578327                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3695671                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017080                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.059058                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.023649                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 19011.500688                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  7429.664363                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        29665                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        29665                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    515886045                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    515886045                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.051295                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.008027                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17390.394236                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17390.394236                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     40995844                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     40995844                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     36387622                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     36387622                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           46.707857                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          204277474                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs          9181076                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            22.249840                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942726968                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    31.638620                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    15.069238                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.494353                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.235457                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.729810                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        215931057                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       215931057                       # Number of data accesses
system.cpu6.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    199410.474359                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   223868.085594                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3867                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       840980                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   939532780904                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     15554017                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  316902552561                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    342397395                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     21960208                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       364357603                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    342397395                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     21960208                       # number of overall hits
system.cpu6.icache.overall_hits::total      364357603                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          216                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           286                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          216                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total          286                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     11076772                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     11076772                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     11076772                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     11076772                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    342397611                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     21960278                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    364357889                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    342397611                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     21960278                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    364357889                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 158239.600000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 38729.972028                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 158239.600000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 38729.972028                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    24.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           61                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           61                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst     10102268                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     10102268                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst     10102268                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     10102268                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 165610.950820                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 165610.950820                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 165610.950820                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 165610.950820                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    342397395                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     21960208                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      364357603                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          216                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     11076772                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     11076772                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    342397611                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     21960278                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    364357889                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 158239.600000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 38729.972028                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           61                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst     10102268                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     10102268                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 165610.950820                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 165610.950820                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          185.812723                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          364357880                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1315371.407942                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   170.799234                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    15.013489                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.273717                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.024060                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.297777                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      14209957948                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     14209957948                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    139457104                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     47923887                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       187380991                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    139457104                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     47923887                       # number of overall hits
system.cpu6.dcache.overall_hits::total      187380991                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6555315                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      5182218                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      11737533                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6555315                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      5182218                       # number of overall misses
system.cpu6.dcache.overall_misses::total     11737533                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 531620461325                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 531620461325                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 531620461325                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 531620461325                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    146012419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     53106105                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    199118524                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    146012419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     53106105                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    199118524                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.044896                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.097582                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.058947                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.044896                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.097582                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.058947                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 102585.507079                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45292.350729                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 102585.507079                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45292.350729                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       993780                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         2104                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            57183                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    17.378941                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    18.954955                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1533027                       # number of writebacks
system.cpu6.dcache.writebacks::total          1533027                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data      2492447                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      2492447                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data      2492447                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      2492447                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      2689771                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      2689771                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      2689771                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      2689771                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 282530790471                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 282530790471                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 282530790471                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 282530790471                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.050649                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.013508                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.050649                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.013508                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 105038.975612                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 105038.975612                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 105038.975612                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 105038.975612                       # average overall mshr miss latency
system.cpu6.dcache.replacements               8907617                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     74629620                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     26136030                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      100765650                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5919131                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      4159143                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     10078274                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 462034086604                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 462034086604                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     80548751                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     30295173                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    110843924                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.073485                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.137287                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.090923                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 111088.771558                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45844.564913                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      1793904                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      1793904                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      2365239                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      2365239                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 259868333467                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 259868333467                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078073                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.021338                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 109869.798979                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 109869.798979                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     64827484                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     21787857                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      86615341                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       636184                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      1023075                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1659259                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  69586374721                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  69586374721                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     65463668                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     22810932                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     88274600                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.009718                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.044850                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018797                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 68016.885097                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 41938.223461                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data       698543                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       698543                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       324532                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       324532                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  22662457004                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  22662457004                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.014227                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.003676                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 69831.193855                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69831.193855                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3108268                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       544604                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3652872                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13062                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        55509                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        68571                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2366737552                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2366737552                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3121330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       600113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      3721443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004185                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.092498                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.018426                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 42637.005747                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 34515.138353                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        37709                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        37709                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        17800                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        17800                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    503409116                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    503409116                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.029661                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 28281.411011                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28281.411011                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3059806                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       517765                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3577571                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        55062                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        31412                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        86474                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    598284996                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    598284996                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3114868                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       549177                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3664045                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.017677                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.057198                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.023601                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 19046.383420                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  6918.669149                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        27234                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        27234                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    475356685                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    475356685                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.049591                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.007433                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17454.530550                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17454.530550                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     35748576                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     35748576                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     31730846                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     31730846                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           48.746866                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          203995367                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          9205183                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            22.160925                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    33.610475                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    15.136391                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.525164                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.236506                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.761670                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        215709195                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       215709195                       # Number of data accesses
system.cpu7.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    144318.852941                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   207683.829831                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         5110                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       816137                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             68                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   939538521239                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      9813682                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  316902552561                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    342320719                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     21951678                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       364272397                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    342320719                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     21951678                       # number of overall hits
system.cpu7.icache.overall_hits::total      364272397                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          190                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           69                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           259                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          190                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           69                       # number of overall misses
system.cpu7.icache.overall_misses::total          259                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst     12484140                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     12484140                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst     12484140                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     12484140                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    342320909                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     21951747                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    364272656                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    342320909                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     21951747                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    364272656                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000003                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000003                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 180929.565217                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 48201.312741                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 180929.565217                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 48201.312741                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    27.750000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           61                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           61                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst     11087368                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     11087368                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst     11087368                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     11087368                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 181760.131148                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 181760.131148                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 181760.131148                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 181760.131148                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    342320719                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     21951678                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      364272397                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          190                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           69                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst     12484140                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     12484140                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    342320909                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     21951747                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    364272656                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 180929.565217                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 48201.312741                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           61                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst     11087368                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     11087368                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 181760.131148                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 181760.131148                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          163.672444                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          364272648                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              251                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1451285.450199                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938792410                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   149.110464                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    14.561980                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.238959                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.023337                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.262296                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      14206633835                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     14206633835                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1256450887482                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    139533571                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     47973336                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       187506907                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    139533571                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     47973336                       # number of overall hits
system.cpu7.dcache.overall_hits::total      187506907                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6565199                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      5188398                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      11753597                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6565199                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      5188398                       # number of overall misses
system.cpu7.dcache.overall_misses::total     11753597                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 538215346904                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 538215346904                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 538215346904                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 538215346904                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    146098770                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     53161734                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    199260504                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    146098770                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     53161734                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    199260504                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.044937                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.097596                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.058986                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.044937                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.097596                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.058986                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 103734.398730                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 45791.543381                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 103734.398730                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45791.543381                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      1098990                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         4239                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            59375                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            167                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    18.509305                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    25.383234                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1533419                       # number of writebacks
system.cpu7.dcache.writebacks::total          1533419                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data      2499609                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total      2499609                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data      2499609                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total      2499609                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      2688789                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      2688789                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      2688789                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      2688789                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 284052460992                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 284052460992                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 284052460992                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 284052460992                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.050578                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.013494                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.050578                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.013494                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 105643.269514                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 105643.269514                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 105643.269514                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 105643.269514                       # average overall mshr miss latency
system.cpu7.dcache.replacements               8924847                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     74697537                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     26168450                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      100865987                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5925995                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      4161227                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     10087222                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 465552637634                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 465552637634                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     80623532                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     30329677                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    110953209                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.073502                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.137200                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.090914                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 111878.692903                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 46152.710591                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      1798559                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      1798559                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      2362668                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      2362668                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 260815893017                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 260815893017                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.077900                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.021294                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 110390.411610                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 110390.411610                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     64836034                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     21804886                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      86640920                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       639204                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      1027171                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1666375                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  72662709270                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  72662709270                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     65475238                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     22832057                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     88307295                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.009763                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.044988                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018870                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 70740.615993                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 43605.256482                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data       701050                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       701050                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       326121                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       326121                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  23236567975                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  23236567975                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.014283                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.003693                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 71251.369814                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71251.369814                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3091405                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       541128                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3632533                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        12084                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        56486                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        68570                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2530839438                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2530839438                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3103489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       597614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      3701103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.003894                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.094519                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.018527                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 44804.720426                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 36908.844072                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        37991                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        37991                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        18495                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        18495                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    589493162                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    589493162                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.030948                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.004997                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 31873.109597                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31873.109597                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3045556                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       513800                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3559356                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        51902                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        32156                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        84058                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    618195324                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    618195324                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3097458                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       545956                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3643414                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.016756                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.058899                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.023071                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 19224.882572                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7354.390112                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        28126                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        28126                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    490857970                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    490857970                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.051517                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.007720                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17452.107303                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17452.107303                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     35505680                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     35505680                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     31534484                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     31534484                       # number of StoreCondFailReq MSHR miss cycles
