

================================================================
== Vitis HLS Report for 'krnl_idct'
================================================================
* Date:           Thu Jan 14 21:10:58 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        krnl_idct
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.392 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2145|     2215| 8.580 us | 8.860 us |  2146|  2216|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+------+------+----------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
        |           Instance           |       Module       |   min   |   max   |    min   |    max   |  min |  max |   Type   |
        +------------------------------+--------------------+---------+---------+----------+----------+------+------+----------+
        |grp_krnl_idct_dataflow_fu_92  |krnl_idct_dataflow  |     2144|     2214| 8.576 us | 8.856 us |  2072|  2122| dataflow |
        +------------------------------+--------------------+---------+---------+----------+----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      120|   338|    42289|    33751|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|      204|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      120|   338|    42493|    33850|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        8|    14|        5|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|     4|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-----+-------+-------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------+--------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U               |control_s_axi       |        0|    0|    322|    552|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi         |       30|    0|   1415|   1585|    0|
    |gmem1_m_axi_U                 |gmem1_m_axi         |       30|    0|   1415|   1585|    0|
    |gmem2_m_axi_U                 |gmem2_m_axi         |       30|    0|   1415|   1585|    0|
    |grp_krnl_idct_dataflow_fu_92  |krnl_idct_dataflow  |       30|  338|  37722|  28444|    0|
    +------------------------------+--------------------+---------+-----+-------+-------+-----+
    |Total                         |                    |      120|  338|  42289|  33751|    0|
    +------------------------------+--------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n                              |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                              |    and   |   0|  0|   2|           1|           2|
    |ap_str_blocking_n                              |    and   |   0|  0|   2|           1|           2|
    |ap_block_state1                                |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_krnl_idct_dataflow_fu_92_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_krnl_idct_dataflow_fu_92_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  12|           6|           9|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |ap_done        |   9|          2|    1|          2|
    |gmem0_ARVALID  |   9|          2|    1|          2|
    |gmem0_RREADY   |   9|          2|    1|          2|
    |gmem1_ARVALID  |   9|          2|    1|          2|
    |gmem1_RREADY   |   9|          2|    1|          2|
    |gmem2_AWVALID  |   9|          2|    1|          2|
    |gmem2_BREADY   |   9|          2|    1|          2|
    |gmem2_WVALID   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  87|         19|    9|         19|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   2|   0|    2|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                              |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                       |   1|   0|    1|          0|
    |ap_rst_reg_1                                       |   1|   0|    1|          0|
    |ap_rst_reg_2                                       |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_krnl_idct_dataflow_fu_92_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_krnl_idct_dataflow_fu_92_ap_ready  |   1|   0|    1|          0|
    |block_read_reg_132                                 |  64|   0|   64|          0|
    |grp_krnl_idct_dataflow_fu_92_ap_start_reg          |   1|   0|    1|          0|
    |q_read_reg_127                                     |  64|   0|   64|          0|
    |voutp_read_reg_122                                 |  64|   0|   64|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 204|   0|  204|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    7|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    7|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |   krnl_idct  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |   krnl_idct  | return value |
|event_done             | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|interrupt              | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|event_start            | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_start_str        | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_done_str         | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_start_int        | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|stall_done_int         | out |    1| ap_ctrl_chain |   krnl_idct  | return value |
|m_axi_gmem0_AWVALID    | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|     m_axi     |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|     m_axi     |     gmem2    |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%blocks_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %blocks" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:345]   --->   Operation 3 'read' 'blocks_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%ignore_dc_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ignore_dc" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:345]   --->   Operation 4 'read' 'ignore_dc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%voutp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %voutp" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:345]   --->   Operation 5 'read' 'voutp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %q" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:345]   --->   Operation 6 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%block_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %block_r" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:345]   --->   Operation 7 'read' 'block_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln360 = call void @krnl_idct_dataflow, i512 %gmem0, i512 %gmem1, i512 %gmem2, i64 %block_read, i64 %q_read, i64 %voutp_read, i32 %ignore_dc_read, i32 %blocks_read" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:360]   --->   Operation 8 'call' 'call_ln360' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_14, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_14, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_14, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %block_r, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty_13, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %block_r, void @empty_3, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty_2, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q, void @empty_3, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %voutp, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty_1, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %voutp, void @empty_3, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ignore_dc"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ignore_dc, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty_16, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ignore_dc, void @empty_15, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %blocks"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %blocks, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %blocks, void @empty_15, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_11, i32, i32, void @empty_12, i32, i32, void @empty_10, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln360 = call void @krnl_idct_dataflow, i512 %gmem0, i512 %gmem1, i512 %gmem2, i64 %block_read, i64 %q_read, i64 %voutp_read, i32 %ignore_dc_read, i32 %blocks_read" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:360]   --->   Operation 30 'call' 'call_ln360' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln361 = ret" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:361]   --->   Operation 31 'ret' 'ret_ln361' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ block_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ voutp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ignore_dc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blocks_read       (read         ) [ 001]
ignore_dc_read    (read         ) [ 001]
voutp_read        (read         ) [ 001]
q_read            (read         ) [ 001]
block_read        (read         ) [ 001]
spectopmodule_ln0 (spectopmodule) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln360        (call         ) [ 000]
ret_ln361         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="voutp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voutp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ignore_dc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ignore_dc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="blocks">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blocks"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_idct_dataflow"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="blocks_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blocks_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ignore_dc_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ignore_dc_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="voutp_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="voutp_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="q_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="block_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_krnl_idct_dataflow_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="0" index="2" bw="512" slack="0"/>
<pin id="96" dir="0" index="3" bw="512" slack="0"/>
<pin id="97" dir="0" index="4" bw="64" slack="0"/>
<pin id="98" dir="0" index="5" bw="64" slack="0"/>
<pin id="99" dir="0" index="6" bw="64" slack="0"/>
<pin id="100" dir="0" index="7" bw="32" slack="0"/>
<pin id="101" dir="0" index="8" bw="32" slack="0"/>
<pin id="102" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln360/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="blocks_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="blocks_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="ignore_dc_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ignore_dc_read "/>
</bind>
</comp>

<comp id="122" class="1005" name="voutp_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="voutp_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="q_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="block_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="block_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="107"><net_src comp="86" pin="2"/><net_sink comp="92" pin=4"/></net>

<net id="108"><net_src comp="80" pin="2"/><net_sink comp="92" pin=5"/></net>

<net id="109"><net_src comp="74" pin="2"/><net_sink comp="92" pin=6"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="92" pin=7"/></net>

<net id="111"><net_src comp="62" pin="2"/><net_sink comp="92" pin=8"/></net>

<net id="115"><net_src comp="62" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="92" pin=8"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="92" pin=7"/></net>

<net id="125"><net_src comp="74" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="92" pin=6"/></net>

<net id="130"><net_src comp="80" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="135"><net_src comp="86" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="92" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {1 2 }
 - Input state : 
	Port: krnl_idct : gmem0 | {1 2 }
	Port: krnl_idct : gmem1 | {1 2 }
	Port: krnl_idct : block_r | {1 }
	Port: krnl_idct : q | {1 }
	Port: krnl_idct : voutp | {1 }
	Port: krnl_idct : ignore_dc | {1 }
	Port: krnl_idct : blocks | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_krnl_idct_dataflow_fu_92 |   338   |  122.49 |  41466  |  26014  |
|----------|------------------------------|---------|---------|---------|---------|
|          |    blocks_read_read_fu_62    |    0    |    0    |    0    |    0    |
|          |   ignore_dc_read_read_fu_68  |    0    |    0    |    0    |    0    |
|   read   |     voutp_read_read_fu_74    |    0    |    0    |    0    |    0    |
|          |       q_read_read_fu_80      |    0    |    0    |    0    |    0    |
|          |     block_read_read_fu_86    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |   338   |  122.49 |  41466  |  26014  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  block_read_reg_132  |   64   |
|  blocks_read_reg_112 |   32   |
|ignore_dc_read_reg_117|   32   |
|    q_read_reg_127    |   64   |
|  voutp_read_reg_122  |   64   |
+----------------------+--------+
|         Total        |   256  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_krnl_idct_dataflow_fu_92 |  p4  |   2  |  64  |   128  ||    9    |
| grp_krnl_idct_dataflow_fu_92 |  p5  |   2  |  64  |   128  ||    9    |
| grp_krnl_idct_dataflow_fu_92 |  p6  |   2  |  64  |   128  ||    9    |
| grp_krnl_idct_dataflow_fu_92 |  p7  |   2  |  32  |   64   ||    9    |
| grp_krnl_idct_dataflow_fu_92 |  p8  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   512  ||  3.015  ||    45   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   338  |   122  |  41466 |  26014 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   338  |   125  |  41722 |  26059 |
+-----------+--------+--------+--------+--------+
