{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733931954391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733931954391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:45:54 2024 " "Processing started: Wed Dec 11 16:45:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733931954391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733931954391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733931954391 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733931954475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733931955244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733931955244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931955276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931955276 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733931955947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733931956115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931956115 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_in clk_in " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_in clk_in" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733931956134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733931956134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733931956134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733931956134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733931956134 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931956134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931956134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst\|tmp clock_divider:inst\|tmp " "create_clock -period 1.000 -name clock_divider:inst\|tmp clock_divider:inst\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733931956138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733931956138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:inst100\|column\[0\] vga_controller:inst100\|column\[0\] " "create_clock -period 1.000 -name vga_controller:inst100\|column\[0\] vga_controller:inst100\|column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733931956138 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931956138 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931956162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733931956162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733931956179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931956945 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733931956972 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733931957034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733931962082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733931962082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -192.320 " "Worst-case setup slack is -192.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -192.320          -27300.698 clock_divider:inst\|tmp  " " -192.320          -27300.698 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.940            -516.314 vga_controller:inst100\|column\[0\]  " "  -67.940            -516.314 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.267             -25.790 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -7.267             -25.790 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -0.456 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.456              -0.456 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.248               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.248               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931962083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.535 " "Worst-case hold slack is -6.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.535            -148.513 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.535            -148.513 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.915              -5.915 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.915              -5.915 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.843             -26.428 vga_controller:inst100\|column\[0\]  " "   -1.843             -26.428 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clock_divider:inst\|tmp  " "    0.250               0.000 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.814               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931962260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931962262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931962264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -464.288 clock_divider:inst\|tmp  " "   -2.225            -464.288 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.244 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -0.394              -9.244 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 vga_controller:inst100\|column\[0\]  " "    0.232               0.000 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.922               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.922               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 clk_in  " "    9.900               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.153               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.153               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931962266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931962266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733931962297 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931962297 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733931962339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733931962422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733931965649 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931966047 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733931966047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931966799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733931967289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733931967289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -195.631 " "Worst-case setup slack is -195.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -195.631          -26892.771 clock_divider:inst\|tmp  " " -195.631          -26892.771 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.236            -529.585 vga_controller:inst100\|column\[0\]  " "  -70.236            -529.585 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.313             -24.538 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -7.313             -24.538 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.012 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.012              -0.012 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.395               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.395               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931967291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.562 " "Worst-case hold slack is -6.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.562            -149.062 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.562            -149.062 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.952              -5.952 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.952              -5.952 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871             -29.303 vga_controller:inst100\|column\[0\]  " "   -1.871             -29.303 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 clock_divider:inst\|tmp  " "    0.254               0.000 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.806               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931967461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931967463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931967464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -454.622 clock_divider:inst\|tmp  " "   -2.225            -454.622 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.457 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -0.394              -8.457 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 vga_controller:inst100\|column\[0\]  " "    0.222               0.000 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.874               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.874               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 clk_in  " "    9.926               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.102               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.102               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931967466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931967466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733931967478 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931967478 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733931967510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733931967718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733931970895 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931971288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733931971288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931972055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733931972223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733931972223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -107.621 " "Worst-case setup slack is -107.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -107.621          -16509.277 clock_divider:inst\|tmp  " " -107.621          -16509.277 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.908            -273.134 vga_controller:inst100\|column\[0\]  " "  -36.908            -273.134 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191             -10.879 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -4.191             -10.879 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.749              -2.568 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.749              -2.568 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.469               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931972225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.783 " "Worst-case hold slack is -3.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.783             -85.041 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.783             -85.041 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274              -3.274 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.274              -3.274 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195             -16.208 vga_controller:inst100\|column\[0\]  " "   -1.195             -16.208 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clock_divider:inst\|tmp  " "    0.129               0.000 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.414               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931972393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931972395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931972397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -72.776 clock_divider:inst\|tmp  " "   -1.702             -72.776 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.114               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 vga_controller:inst100\|column\[0\]  " "    0.289               0.000 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.179               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.179               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk_in  " "    9.643               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.410               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.410               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931972399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931972399 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733931972411 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931972411 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733931972436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733931972861 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733931972861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931973616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733931973785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733931973785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -100.595 " "Worst-case setup slack is -100.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -100.595          -14851.391 clock_divider:inst\|tmp  " " -100.595          -14851.391 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.993            -254.768 vga_controller:inst100\|column\[0\]  " "  -34.993            -254.768 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.118              -9.171 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "   -4.118              -9.171 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -0.324 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.324              -0.324 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.600               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931973786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.746 " "Worst-case hold slack is -3.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -84.816 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.746             -84.816 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.278              -3.278 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.278              -3.278 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -16.726 vga_controller:inst100\|column\[0\]  " "   -1.137             -16.726 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 clock_divider:inst\|tmp  " "    0.134               0.000 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.381               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931973955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931973957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733931973958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -53.025 clock_divider:inst\|tmp  " "   -1.702             -53.025 clock_divider:inst\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result  " "    0.105               0.000 ps2_keyboard:inst7\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 vga_controller:inst100\|column\[0\]  " "    0.341               0.000 vga_controller:inst100\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.168               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.168               0.000 inst9\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk_in  " "    9.632               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.400               0.000 inst3\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733931973960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733931973960 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733931973973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733931973973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733931975200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733931975217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5347 " "Peak virtual memory: 5347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733931975480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:46:15 2024 " "Processing ended: Wed Dec 11 16:46:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733931975480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733931975480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733931975480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733931975480 ""}
