INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/ov7670_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/sccb_sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCCB_sender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/ov7670_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/cntl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_capture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OV7670_capture'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_ov7670_controller_0_0_1/sim/design_1_ov7670_controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ov7670_controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_cntl_0_0_1/sim/design_1_cntl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_cntl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_vga_0_0_1/sim/design_1_vga_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_vga_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_OV7670_capture_0_0/sim/design_1_OV7670_capture_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_OV7670_capture_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dvirh/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
