{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vhdlpackage\/init(name:statements:)"]}],"kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"code":"VHDLPackage","type":"codeVoice"},{"text":" with the given name and statements.","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(name:statements:)"},"sections":[],"metadata":{"roleHeading":"Initializer","role":"symbol","symbolKind":"init","title":"init(name:statements:)","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing11VHDLPackageV4name10statementsAcA12VariableNameV_SayAA13HeadStatementOGtcfc","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"statements","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","kind":"typeIdentifier"},{"text":"])","kind":"text"}]},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"statements","kind":"externalParam"},{"text":": [","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","text":"HeadStatement","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"platforms":["Linux"]}]},{"kind":"parameters","parameters":[{"name":"name","content":[{"type":"paragraph","inlineContent":[{"text":"The name of the package.","type":"text"}]}]},{"name":"statements","content":[{"inlineContent":[{"type":"text","text":"The statements in the package."}],"type":"paragraph"}]}]}],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/init(name:statements:)":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/init(name:statements:)","title":"init(name:statements:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(name:statements:)","abstract":[{"text":"Creates a new ","type":"text"},{"code":"VHDLPackage","type":"codeVoice"},{"text":" with the given name and statements.","type":"text"}],"kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"statements","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"HeadStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"text":"])","kind":"text"}],"role":"symbol"}}}