Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: RS232_UART_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232_UART_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232_UART_Top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : RS232_UART_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\ipcore_dir\DCM.vhd" into library work
Parsing entity <DCM>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\ipcore_dir\ICON.vhd" into library work
Parsing entity <ICON>.
Parsing architecture <ICON_a> of entity <icon>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\ipcore_dir\VIO.vhd" into library work
Parsing entity <VIO>.
Parsing architecture <VIO_a> of entity <vio>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\ipcore_dir\ILA.vhd" into library work
Parsing entity <ILA>.
Parsing architecture <ILA_a> of entity <ila>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd" into library work
Parsing entity <RS232_Transmitter>.
Parsing architecture <Behavioral> of entity <rs232_transmitter>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Receiver.vhd" into library work
Parsing entity <RS232_Receiver>.
Parsing architecture <Behavioral> of entity <rs232_receiver>.
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_UART_Top.vhd" into library work
Parsing entity <RS232_UART_Top>.
Parsing architecture <Behavioral> of entity <rs232_uart_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RS232_UART_Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <ILA> (architecture <ILA_a>) from library <work>.

Elaborating entity <ICON> (architecture <ICON_a>) from library <work>.

Elaborating entity <DCM> (architecture <xilinx>) from library <work>.

Elaborating entity <RS232_Receiver> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Receiver.vhd" Line 177. Case statement is complete. others clause is never selected

Elaborating entity <RS232_Transmitter> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd" Line 158. Case statement is complete. others clause is never selected

Elaborating entity <VIO> (architecture <VIO_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RS232_UART_Top>.
    Related source file is "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_UART_Top.vhd".
    Summary:
	no macro.
Unit <RS232_UART_Top> synthesized.

Synthesizing Unit <DCM>.
    Related source file is "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\ipcore_dir\DCM.vhd".
    Summary:
	no macro.
Unit <DCM> synthesized.

Synthesizing Unit <RS232_Receiver>.
    Related source file is "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Receiver.vhd".
    Found 1-bit register for signal <serial_sync1>.
    Found 1-bit register for signal <valid_flag>.
    Found 3-bit register for signal <next_state>.
    Found 13-bit register for signal <baud_tick_count>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <parity_rxd_bit>.
    Found 4-bit register for signal <bit_index>.
    Found 1-bit register for signal <parity_txd_bit>.
    Found 1-bit register for signal <stop_bit_flag>.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <serial_sync0>.
    Found 4-bit adder for signal <bit_index[3]_GND_16_o_add_9_OUT> created at line 1241.
    Found 13-bit adder for signal <baud_tick_count[12]_GND_16_o_add_21_OUT> created at line 1241.
    Found 3-bit 6-to-1 multiplexer for signal <current_state[2]_X_11_o_wide_mux_30_OUT> created at line 99.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <RS232_Receiver> synthesized.

Synthesizing Unit <RS232_Transmitter>.
    Related source file is "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd".
    Found 1-bit register for signal <send_sync1>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <tx_busy>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <parity_bit>.
    Found 12-bit register for signal <tx_packet>.
    Found 4-bit register for signal <bit_index>.
    Found 13-bit register for signal <baud_tick_count>.
    Found 1-bit register for signal <serial_bit>.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <send_sync0>.
    Found 13-bit adder for signal <baud_tick_count[12]_GND_17_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <bit_index[3]_GND_17_o_add_6_OUT> created at line 1241.
    Found 1-bit 12-to-1 multiplexer for signal <bit_index[3]_X_12_o_Mux_3_o> created at line 128.
    Found 4-bit comparator greater for signal <bit_index[3]_PWR_13_o_LessThan_3_o> created at line 127
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <RS232_Transmitter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 4-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 11
 12-bit register                                       : 1
 13-bit register                                       : 2
 3-bit register                                        : 4
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 34
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 9
 13-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 6-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ILA.ngc>.
Reading core <ipcore_dir/VIO.ngc>.
Reading core <ipcore_dir/ICON.ngc>.
Loading core <ILA> for timing and area information for instance <Inst_ILA>.
Loading core <VIO> for timing and area information for instance <Inst_VIO>.
Loading core <ICON> for timing and area information for instance <Inst_ICON>.
INFO:Xst:2261 - The FF/Latch <tx_packet_10> in Unit <Inst_RS232_Transmitter> is equivalent to the following FF/Latch, which will be removed : <tx_packet_11> 
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_10 hinder the constant cleaning in the block Inst_RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <tx_packet_0> has a constant value of 0 in block <Inst_RS232_Transmitter>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RS232_Receiver>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <RS232_Receiver> synthesized (advanced).

Synthesizing (advanced) Unit <RS232_Transmitter>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <RS232_Transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 2
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 77
 Flip-Flops                                            : 77
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 32
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 9
 13-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 6-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_10 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_11 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <tx_packet_0> has a constant value of 0 in block <RS232_Transmitter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_packet_10> in Unit <RS232_Transmitter> is equivalent to the following FF/Latch, which will be removed : <tx_packet_11> 

Optimizing unit <RS232_UART_Top> ...

Optimizing unit <RS232_Receiver> ...
WARNING:Xst:1293 - FF/Latch <bit_index_3> has a constant value of 0 in block <RS232_Receiver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RS232_Transmitter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232_UART_Top, actual ratio is 7.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <Inst_VIO> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> in Unit <Inst_VIO> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> 

Final Macro Processing ...

Processing Unit <RS232_UART_Top> :
	Found 2-bit shift register for signal <Inst_RS232_Receiver/serial_sync1>.
Unit <RS232_UART_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RS232_UART_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 607
#      GND                         : 4
#      INV                         : 11
#      LUT1                        : 87
#      LUT2                        : 27
#      LUT3                        : 30
#      LUT4                        : 137
#      LUT5                        : 22
#      LUT6                        : 83
#      MUXCY                       : 24
#      MUXCY_L                     : 74
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 11
#      MUXF8                       : 2
#      VCC                         : 4
#      XORCY                       : 88
# FlipFlops/Latches                : 366
#      FD                          : 39
#      FDC                         : 13
#      FDCE                        : 18
#      FDE                         : 136
#      FDP                         : 4
#      FDR                         : 52
#      FDRE                        : 93
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 48
#      SRL16                       : 8
#      SRL16E                      : 1
#      SRLC16E                     : 10
#      SRLC32E                     : 29
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 3
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             366  out of  11440     3%  
 Number of Slice LUTs:                  445  out of   5720     7%  
    Number used as Logic:               397  out of   5720     6%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as SRL:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    656
   Number with an unused Flip Flop:     290  out of    656    44%  
   Number with an unused LUT:           211  out of    656    32%  
   Number of fully used LUT-FF pairs:   155  out of    656    23%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    102     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                        | Load  |
--------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
clock_in                                                                        | DCM_SP:CLKFX                                                 | 239   |
Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                | BUFG                                                         | 173   |
Inst_ICON/CONTROL0<13>(Inst_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Inst_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)        | 1     |
Inst_RS232_Transmitter/tx_busy                                                  | NONE(Inst_VIO/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING)| 2     |
Inst_ICON/U0/iUPDATE_OUT                                                        | NONE(Inst_ICON/U0/U_ICON/U_iDATA_CMD)                        | 1     |
--------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.675ns (Maximum Frequency: 85.653MHz)
   Minimum input arrival time before clock: 8.065ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_in'
  Clock period: 11.675ns (frequency: 85.653MHz)
  Total number of paths / destination ports: 2213 / 431
-------------------------------------------------------------------------
Delay:               5.604ns (Levels of Logic = 4)
  Source:            Inst_RS232_Receiver/baud_tick_count_4 (FF)
  Destination:       Inst_RS232_Receiver/next_state_2 (FF)
  Source Clock:      clock_in rising 2.1X
  Destination Clock: clock_in rising 2.1X

  Data Path: Inst_RS232_Receiver/baud_tick_count_4 to Inst_RS232_Receiver/next_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.196  Inst_RS232_Receiver/baud_tick_count_4 (Inst_RS232_Receiver/baud_tick_count_4)
     LUT5:I0->O            6   0.254   0.876  Inst_RS232_Receiver/baud_tick_count[12]_PWR_11_o_equal_23_o<12>_SW0 (N4)
     LUT6:I5->O           18   0.254   1.235  Inst_RS232_Receiver/baud_tick_count[12]_PWR_11_o_equal_23_o<12> (Inst_RS232_Receiver/baud_tick_count[12]_PWR_11_o_equal_23_o)
     LUT6:I5->O            1   0.254   0.682  Inst_RS232_Receiver/Mmux_current_state[2]_X_11_o_wide_mux_30_OUT22 (Inst_RS232_Receiver/Mmux_current_state[2]_X_11_o_wide_mux_30_OUT22)
     LUT5:I4->O            1   0.254   0.000  Inst_RS232_Receiver/Mmux_current_state[2]_X_11_o_wide_mux_30_OUT23 (Inst_RS232_Receiver/current_state[2]_X_11_o_wide_mux_30_OUT<0>)
     FD:D                      0.074          Inst_RS232_Receiver/next_state_0
    ----------------------------------------
    Total                      5.604ns (1.615ns logic, 3.989ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 8.779ns (frequency: 113.909MHz)
  Total number of paths / destination ports: 2841 / 324
-------------------------------------------------------------------------
Delay:               8.779ns (Levels of Logic = 6)
  Source:            Inst_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       Inst_VIO/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_ICON/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Inst_VIO/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.525   1.537  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.254   1.628  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT (U0/U_ICON/iCORE_ID_SEL<1>)
     LUT4:I2->O           29   0.250   1.698  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE (CONTROL1<5>)
     end scope: 'Inst_ICON:CONTROL1<5>'
     begin scope: 'Inst_VIO:CONTROL<5>'
     LUT6:I3->O            1   0.235   0.958  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24)
     LUT6:I2->O            1   0.254   1.112  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.254   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.074          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      8.779ns (1.846ns logic, 6.933ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_ICON/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            Inst_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       Inst_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      Inst_ICON/U0/iUPDATE_OUT rising
  Destination Clock: Inst_ICON/U0/iUPDATE_OUT rising

  Data Path: Inst_ICON/U0/U_ICON/U_iDATA_CMD to Inst_ICON/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 230 / 186
-------------------------------------------------------------------------
Offset:              8.065ns (Levels of Logic = 6)
  Source:            Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       Inst_VIO/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to Inst_VIO/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.254   2.206  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           29   0.254   1.698  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE (CONTROL1<5>)
     end scope: 'Inst_ICON:CONTROL1<5>'
     begin scope: 'Inst_VIO:CONTROL<5>'
     LUT6:I3->O            1   0.235   0.958  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O25 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O24)
     LUT6:I2->O            1   0.254   1.112  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.254   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.074          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      8.065ns (1.325ns logic, 6.740ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_in'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              6.065ns (Levels of Logic = 4)
  Source:            Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       Inst_VIO/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE (FF)
  Destination Clock: clock_in rising 2.1X

  Data Path: Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to Inst_VIO/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.254   2.206  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           12   0.254   1.069  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_LCE (CONTROL1<6>)
     end scope: 'Inst_ICON:CONTROL1<6>'
     begin scope: 'Inst_VIO:CONTROL<6>'
     LUT2:I1->O            4   0.254   0.803  U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR (U0/I_VIO/GEN_TRANS.U_ARM/iCLR)
     FDCE:CLR                  0.459          U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
    ----------------------------------------
    Total                      6.065ns (1.221ns logic, 4.844ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_ICON/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       Inst_ICON/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: Inst_ICON/U0/iUPDATE_OUT rising

  Data Path: Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to Inst_ICON/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            Inst_RS232_Transmitter/serial_bit (FF)
  Destination:       serial_out (PAD)
  Source Clock:      clock_in rising 2.1X

  Data Path: Inst_RS232_Transmitter/serial_bit to serial_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  Inst_RS232_Transmitter/serial_bit (Inst_RS232_Transmitter/serial_bit)
     OBUF:I->O                 2.912          serial_out_OBUF (serial_out)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            Inst_ICON/U0/U_ICON/U_TDO_reg (FF)
  Destination:       Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_ICON/U0/U_ICON/U_TDO_reg to Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_ICON/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_in       |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Inst_ICON/CONTROL0<13>                          |         |    5.168|         |         |
Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    8.779|         |         |         |
Inst_ICON/U0/iUPDATE_OUT                        |    2.958|         |         |         |
Inst_RS232_Transmitter/tx_busy                  |    1.744|    1.744|         |         |
clock_in                                        |    4.246|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_ICON/U0/iUPDATE_OUT
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Inst_ICON/U0/iUPDATE_OUT|    2.300|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_RS232_Transmitter/tx_busy
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.787|         |    1.787|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_in
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Inst_ICON/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.779|         |         |         |
clock_in                                        |    5.604|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 4519308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    5 (   0 filtered)

