

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_32_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_s'
================================================================
* Date:           Thu Feb 19 04:13:11 2026

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.353 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %in_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reps"   --->   Operation 5 'read' 'reps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %reps_read, i32 7"   --->   Operation 6 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty_8 = shl i32 %reps_read, i32 5"   --->   Operation 7 'shl' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = add i32 %empty, i32 %empty_8"   --->   Operation 8 'add' 'mul' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_eq  i32 %mul, i32 0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 9 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.lr.ph.preheader, void %._crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 10 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_9 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_9' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r"   --->   Operation 12 'call' 'call_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch<320u,64u,16u,16u,8u,1u,Slice,Slice,Identity,ap_fixed,16u,6u,1u,ap_uint,ap_uint,FixedPointWeightsSp<16u,ap_int,8u,160u>,DebugThresholdActivation<ap_fixed<16,6,5,3,0>>,ap_resource_dsp>_Pipeline_VITIS_LOOP_147_1, i32 %mul, i320 %in_r, i64 %out_r"   --->   Operation 13 'call' 'call_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 14 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln218 = ret" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 15 'ret' 'ret_ln218' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	wire read operation ('reps_read') on port 'reps' [6]  (0 ns)
	'shl' operation ('empty_8') [8]  (0 ns)
	'add' operation ('mul') [9]  (0.88 ns)
	'icmp' operation ('icmp_ln147', /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) [10]  (0.859 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
