Project Information                            c:\work\5210\time\pld\time1.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 06/02/97 14:52:51

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

time1     EPM7064LC44      17       17       0      54      2           84 %

User Pins:                 17       17       0  



Project Information                            c:\work\5210\time\pld\time1.rpt

** PROJECT COMPILATION MESSAGES **

Warning: GLOBAL primitive on node '4KHz' feeds logic -- non-global signal usage may result
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TDI' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                            c:\work\5210\time\pld\time1.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal '4KHz' chosen for auto global Clock


Project Information                            c:\work\5210\time\pld\time1.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

time1@20                          ADR0
time1@14                          ADR1
time1@18                          ADR2
time1@17                          ADR3
time1@21                          ADR4
time1@26                          bit0
time1@29                          bit1
time1@31                          bit2
time1@5                           bit3
time1@6                           bit4
time1@44                          bit5
time1@41                          bit6
time1@40                          bit7
time1@36                          clear
time1@25                          CRC
time1@27                          DATA
time1@24                          data0
time1@34                          data1
time1@4                           data2
time1@8                           data3
time1@9                           data4
time1@11                          data5
time1@12                          data6
time1@37                          data7
time1@16                          FF_COMP
time1@38                          G/M
time1@19                          LTC
time1@32                          TCK
time1@7                           TDI
time1@13                          TMS
time1@28                          WINDOW
time1@43                          4KHz
time1@33                          10bit
time1@39                          14MHz


Project Information                            c:\work\5210\time\pld\time1.rpt

** FILE HIERARCHY **



|74164:2|
|74164:88|
|7474:9|
|74161:16|
|74161:16|p74161:sub|
|74161:111|
|74161:111|p74161:sub|
|74161:23|
|74161:23|p74161:sub|
|74161:37|
|74161:37|p74161:sub|
|74161:32|
|74161:32|p74161:sub|
|74166:33|


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

***** Logic for device 'time1' compiled without errors.




Device: EPM7064LC44
Turbo: ON
Security: OFF


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** ERROR SUMMARY **

Info: Chip 'time1' in device 'EPM7064LC44' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                              
                                              
                   d                          
             b  b  a           b  4     b  b  
             i  i  t  V  G  G  i  K  G  i  i  
             t  t  a  C  N  N  t  H  N  t  t  
             4  3  2  C  D  D  5  z  D  6  7  
           -----------------------------------_ 
         /   6  5  4  3  2  1 44 43 42 41 40   | 
    TDI |  7                                39 | 14MHz 
  data3 |  8                                38 | G/M 
  data4 |  9                                37 | data7 
    GND | 10                                36 | clear 
  data5 | 11                                35 | VCC 
  data6 | 12          EPM7064LC44           34 | data1 
    TMS | 13                                33 | 10bit 
   ADR1 | 14                                32 | TCK 
    VCC | 15                                31 | bit2 
FF_COMP | 16                                30 | GND 
   ADR3 | 17                                29 | bit1 
        |_  18 19 20 21 22 23 24 25 26 27 28  _| 
          ------------------------------------ 
             A  L  A  A  G  V  d  C  b  D  W  
             D  T  D  D  N  C  a  R  i  A  I  
             R  C  R  R  D  C  t  C  t  T  N  
             2     0  4        a     0  A  D  
                               0           O  
                                           W  
                                              


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     6/16( 37%)   8/ 8(100%)   0/16(  0%)   7/36( 19%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)   1/16(  6%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)   0/16(  0%)  19/36( 52%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)   4/16( 25%)  20/36( 55%) 


Total dedicated input pins used:                 2/4    ( 50%)
Total I/O pins used:                            32/32   (100%)
Total logic cells used:                         54/64   ( 84%)
Total shareable expanders used:                  2/64   (  3%)
Total Turbo logic cells used:                   54/64   ( 84%)
Total shareable expanders not available (n/a):   3/64   (  4%)

Total input pins required:                      17
Total output pins required:                     17
Total bidirectional pins required:               0
Total logic cells required:                     54
Total flipflops required:                       52
Total shareable expanders in database:           2

Synthesized logic cells:                         1/  64 (  1%)



Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  26   (36)  (C)      INPUT              0      0   0    0    0    0    1  bit0
  29   (41)  (C)      INPUT              0      0   0    0    0    0    1  bit1
  31   (46)  (C)      INPUT              0      0   0    0    0    0    1  bit2
   5   (14)  (A)      INPUT              0      0   0    0    0    0    1  bit3
   6   (11)  (A)      INPUT              0      0   0    0    0    0    1  bit4
  44      -   -       INPUT              0      0   0    0    0    0    1  bit5
  41   (64)  (D)      INPUT              0      0   0    0    0    0    1  bit6
  40   (62)  (D)      INPUT              0      0   0    0    0    1    0  bit7
  36   (52)  (D)      INPUT              0      0   0    0    0    1    0  clear
  27   (37)  (C)      INPUT              0      0   0    0    0    1    5  DATA
  38   (56)  (D)      INPUT              0      0   0    0    0    1    0  G/M
  32   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
   7    (8)  (A)      INPUT              0      0   0    0    0    0    0  TDI
  13   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  28   (40)  (C)      INPUT              0      0   0    0    0    0    1  WINDOW
  43      -   -       INPUT              0      0   0    0    0    1    0  4KHz
  39   (57)  (D)      INPUT              0      0   0    0    0    0    7  14MHz


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  20     19    B         FF  +  t        0      0   0    0    3    5    0  ADR0 (|74161:32|p74161:sub|:6)
  14     30    B         FF  +  t        0      0   0    0    4    4    0  ADR1 (|74161:37|p74161:sub|:9)
  18     21    B         FF  +  t        0      0   0    0    7    4    0  ADR2 (|74161:37|p74161:sub|:8)
  17     24    B         FF  +  t        0      0   0    0    8    3    0  ADR3 (|74161:37|p74161:sub|:7)
  21     17    B         FF  +  t        0      0   0    0    8    4    0  ADR4 (|74161:37|p74161:sub|:6)
  25     35    C         FF     t        0      0   0    1   10    0    0  CRC
  24     33    C         FF     t        0      0   0    1    1    1    0  data0 (|74164:88|:3)
  34     51    D         FF     t        0      0   0    0    2    1    0  data1 (|74164:88|:4)
   4     16    A         FF     t        0      0   0    0    2    1    0  data2 (|74164:88|:5)
   8      5    A         FF     t        0      0   0    0    2    1    0  data3 (|74164:88|:6)
   9      4    A         FF     t        0      0   0    0    2    1    0  data4 (|74164:88|:7)
  11      3    A         FF     t        0      0   0    0    2    1    0  data5 (|74164:88|:8)
  12      1    A         FF     t        0      0   0    0    2    1    0  data6 (|74164:88|:9)
  37     53    D         FF     t        0      0   0    0    2    0    1  data7 (|74164:88|:10)
  16     25    B     OUTPUT     t        1      0   0    2    9    1    0  FF_COMP
  19     20    B         FF  +  t        0      0   0    1    4    0    0  LTC (|74166:33|:22)
  33     49    D         FF     t !      0      0   0    0    6    1   10  10bit (|74161:23|p74161:sub|:6)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     42    C      LCELL   s t        0      0   0    0    3    1   21  ~14~1
 (26)    36    C       DFFE     t        0      0   0    1    1    1    7  :74
   -     59    D       DFFE     t        0      0   0    1    3    1    0  :115
   -     43    C       DFFE     t        0      0   0    0    2    0    2  :119
   -      2    A       DFFE     t        0      0   0    0    2    0    1  :120
 (29)    41    C       DFFE     t        0      0   0    0    2    1    0  :121
   -     61    D       DFFE     t        0      0   0    0    4    0    1  :122
   -     39    C       DFFE     t        0      0   0    2    0    0    1  |7474:9.1Q (|7474:9|:9)
 (40)    62    D       DFFE     t        0      0   0    2    0    0    1  |7474:9.2Q (|7474:9|:10)
 (39)    57    D       DFFE     t        2      0   1    2    8    8   12  |74161:16.QC (|74161:16|p74161:sub|:7)
 (41)    64    D       DFFE     t        1      0   1    2    7    0    2  |74161:16.QB (|74161:16|p74161:sub|:8)
 (36)    52    D       DFFE     t        0      0   0    2    6    0    3  |74161:16.QA (|74161:16|p74161:sub|:9)
   -     54    D       DFFE     t        1      0   1    0    6    1    4  |74161:23.QC (|74161:23|p74161:sub|:7)
   -     55    D       DFFE     t        0      0   0    0    5    1    5  |74161:23.QB (|74161:23|p74161:sub|:8)
   -     63    D       TFFE     t        0      0   0    0    2    1    9  |74161:23.QA (|74161:23|p74161:sub|:9)
   -     29    B       TFFE  +  t        0      0   0    0    2    7    7  |74161:32.QC (|74161:32|p74161:sub|:7)
 (13)    32    B       TFFE  +  t        0      0   0    0    1    7    8  |74161:32.QB (|74161:32|p74161:sub|:8)
 (28)    40    C       TFFE  +  t        0      0   0    0    0    7    9  |74161:32.QA (|74161:32|p74161:sub|:9)
   -     58    D       TFFE     t        0      0   0    0    7    0    1  |74161:111.QD (|74161:111|p74161:sub|:6)
 (38)    56    D       TFFE     t        0      0   0    0    6    0    1  |74161:111.QC (|74161:111|p74161:sub|:7)
   -     50    D       TFFE     t        0      0   0    0    5    0    3  |74161:111.QB (|74161:111|p74161:sub|:8)
   -     60    D       TFFE     t        0      0   0    0    4    0    4  |74161:111.QA (|74161:111|p74161:sub|:9)
 (31)    46    C       DFFE     t        0      0   0    1    3    1    1  |74164:2.QA (|74164:2|:3)
   -     44    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QB (|74164:2|:4)
   -     34    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QC (|74164:2|:5)
 (27)    37    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QD (|74164:2|:6)
   -     38    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QE (|74164:2|:7)
   -     45    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QF (|74164:2|:8)
   -     47    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QG (|74164:2|:9)
 (32)    48    C       DFFE     t        0      0   0    0    3    1    1  |74164:2.QH (|74164:2|:10)
   -     26    B       DFFE  +  t        0      0   0    1    3    0    1  |74166:33|:15
   -     28    B       DFFE  +  t        0      0   0    1    4    0    1  |74166:33|:16
   -     18    B       DFFE  +  t        0      0   0    1    4    0    1  |74166:33|:17
   -     22    B       DFFE  +  t        0      0   0    1    4    0    1  |74166:33|:18
   -     23    B       DFFE  +  t        0      0   0    1    4    0    1  |74166:33|:19
   -     27    B       DFFE  +  t        0      0   0    1    4    0    1  |74166:33|:20
   -     31    B       DFFE  +  t        0      0   0    1    4    1    0  |74166:33|:21


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                     Logic cells placed in LAB 'A'
        +----------- LC16 data2
        | +--------- LC5 data3
        | | +------- LC4 data4
        | | | +----- LC3 data5
        | | | | +--- LC1 data6
        | | | | | +- LC2 :120
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC16 -> - * - - - - | * - - - | <-- data2
LC5  -> - - * - - - | * - - - | <-- data3
LC4  -> - - - * - - | * - - - | <-- data4
LC3  -> - - - - * - | * - - - | <-- data5

Pin
44   -> - - - - - - | - * - - | <-- bit5
43   -> - - - - - - | - * - - | <-- 4KHz
LC51 -> * - - - - - | * - - - | <-- data1
LC43 -> - - - - - * | * - - * | <-- :119
LC57 -> * * * * * * | * - * * | <-- |74161:16.QC


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC19 ADR0
        | +----------------------------- LC30 ADR1
        | | +--------------------------- LC21 ADR2
        | | | +------------------------- LC24 ADR3
        | | | | +----------------------- LC17 ADR4
        | | | | | +--------------------- LC25 FF_COMP
        | | | | | | +------------------- LC20 LTC
        | | | | | | | +----------------- LC29 |74161:32.QC
        | | | | | | | | +--------------- LC32 |74161:32.QB
        | | | | | | | | | +------------- LC26 |74166:33|:15
        | | | | | | | | | | +----------- LC28 |74166:33|:16
        | | | | | | | | | | | +--------- LC18 |74166:33|:17
        | | | | | | | | | | | | +------- LC22 |74166:33|:18
        | | | | | | | | | | | | | +----- LC23 |74166:33|:19
        | | | | | | | | | | | | | | +--- LC27 |74166:33|:20
        | | | | | | | | | | | | | | | +- LC31 |74166:33|:21
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC19 -> * * * * * * - - - - - - - - - - | - * - - | <-- ADR0
LC30 -> - * * * * * - - - - - - - - - - | - * - - | <-- ADR1
LC21 -> - - * * * * - - - - - - - - - - | - * - - | <-- ADR2
LC24 -> - - - * * * - - - - - - - - - - | - * - - | <-- ADR3
LC17 -> - - * * * * - - - - - - - - - - | - * - - | <-- ADR4
LC25 -> - - - - - * - - - - - - - - - - | - * - - | <-- FF_COMP
LC29 -> * * * * * * * * - * * * * * * * | - * - - | <-- |74161:32.QC
LC32 -> * * * * * * * * * * * * * * * * | - * - - | <-- |74161:32.QB
LC26 -> - - - - - - - - - - * - - - - - | - * - - | <-- |74166:33|:15
LC28 -> - - - - - - - - - - - * - - - - | - * - - | <-- |74166:33|:16
LC18 -> - - - - - - - - - - - - * - - - | - * - - | <-- |74166:33|:17
LC22 -> - - - - - - - - - - - - - * - - | - * - - | <-- |74166:33|:18
LC23 -> - - - - - - - - - - - - - - * - | - * - - | <-- |74166:33|:19
LC27 -> - - - - - - - - - - - - - - - * | - * - - | <-- |74166:33|:20
LC31 -> - - - - - - * - - - - - - - - - | - * - - | <-- |74166:33|:21

Pin
26   -> - - - - - - - - - * - - - - - - | - * - - | <-- bit0
29   -> - - - - - - - - - - * - - - - - | - * - - | <-- bit1
31   -> - - - - - - - - - - - * - - - - | - * - - | <-- bit2
5    -> - - - - - - - - - - - - * - - - | - * - - | <-- bit3
6    -> - - - - - - - - - - - - - * - - | - * - - | <-- bit4
44   -> - - - - - - - - - - - - - - * - | - * - - | <-- bit5
41   -> - - - - - - - - - - - - - - - * | - * - - | <-- bit6
40   -> - - - - - - * - - - - - - - - - | - * - - | <-- bit7
38   -> - - - - - * - - - - - - - - - - | - * - - | <-- G/M
43   -> - - - - - * - - - - - - - - - - | - * - - | <-- 4KHz
LC40 -> * * * * * * * * * * * * * * * * | - * - - | <-- |74161:32.QA


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC35 CRC
        | +----------------------------- LC33 data0
        | | +--------------------------- LC42 ~14~1
        | | | +------------------------- LC36 :74
        | | | | +----------------------- LC43 :119
        | | | | | +--------------------- LC41 :121
        | | | | | | +------------------- LC39 |7474:9.1Q
        | | | | | | | +----------------- LC40 |74161:32.QA
        | | | | | | | | +--------------- LC46 |74164:2.QA
        | | | | | | | | | +------------- LC44 |74164:2.QB
        | | | | | | | | | | +----------- LC34 |74164:2.QC
        | | | | | | | | | | | +--------- LC37 |74164:2.QD
        | | | | | | | | | | | | +------- LC38 |74164:2.QE
        | | | | | | | | | | | | | +----- LC45 |74164:2.QF
        | | | | | | | | | | | | | | +--- LC47 |74164:2.QG
        | | | | | | | | | | | | | | | +- LC48 |74164:2.QH
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC42 -> - - * - - * - - * * * * * * * * | - - * * | <-- ~14~1
LC41 -> * - - - - - - - - - - - - - - - | - - * - | <-- :121
LC39 -> - - * - - - - - - - - - - - - - | - - * - | <-- |7474:9.1Q
LC46 -> * - - - - - - - - * - - - - - - | - - * - | <-- |74164:2.QA
LC44 -> * - - - - - - - - - * - - - - - | - - * - | <-- |74164:2.QB
LC34 -> * - - - - - - - - - - * - - - - | - - * - | <-- |74164:2.QC
LC37 -> * - - - - - - - - - - - * - - - | - - * - | <-- |74164:2.QD
LC38 -> * - - - - - - - - - - - - * - - | - - * - | <-- |74164:2.QE
LC45 -> * - - - - - - - - - - - - - * - | - - * - | <-- |74164:2.QF
LC47 -> * - - - - - - - - - - - - - - * | - - * - | <-- |74164:2.QG
LC48 -> * - - - - - - - * - - - - - - - | - - * - | <-- |74164:2.QH

Pin
44   -> - - - - - - - - - - - - - - - - | - * - - | <-- bit5
36   -> * - - - - - - - - - - - - - - - | - - * - | <-- clear
27   -> - * - - - - * - * - - - - - - - | - - * * | <-- DATA
43   -> - - - - - - - - - - - - - - - - | - * - - | <-- 4KHz
39   -> - - - * - - * - - - - - - - - - | - - * * | <-- 14MHz
LC53 -> - - - - * - - - - - - - - - - - | - - * - | <-- data7
LC59 -> * - - - - - - - - - - - - - - - | - - * - | <-- :115
LC61 -> - - - - - * - - - - - - - - - - | - - * - | <-- :122
LC62 -> - - * - - - - - - - - - - - - - | - - * - | <-- |7474:9.2Q
LC57 -> - * - * * - - - * * * * * * * * | * - * * | <-- |74161:16.QC


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC51 data1
        | +----------------------------- LC53 data7
        | | +--------------------------- LC49 10bit
        | | | +------------------------- LC59 :115
        | | | | +----------------------- LC61 :122
        | | | | | +--------------------- LC62 |7474:9.2Q
        | | | | | | +------------------- LC57 |74161:16.QC
        | | | | | | | +----------------- LC64 |74161:16.QB
        | | | | | | | | +--------------- LC52 |74161:16.QA
        | | | | | | | | | +------------- LC54 |74161:23.QC
        | | | | | | | | | | +----------- LC55 |74161:23.QB
        | | | | | | | | | | | +--------- LC63 |74161:23.QA
        | | | | | | | | | | | | +------- LC58 |74161:111.QD
        | | | | | | | | | | | | | +----- LC56 |74161:111.QC
        | | | | | | | | | | | | | | +--- LC50 |74161:111.QB
        | | | | | | | | | | | | | | | +- LC60 |74161:111.QA
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> - - * - * - * * * * * - * * * * | - - - * | <-- 10bit
LC57 -> * * - - - - * - - - - - - - - - | * - * * | <-- |74161:16.QC
LC64 -> - - - - - - * * - - - - - - - - | - - - * | <-- |74161:16.QB
LC52 -> - - - - - - * * * - - - - - - - | - - - * | <-- |74161:16.QA
LC54 -> - - * - - - * * * * - - - - - - | - - - * | <-- |74161:23.QC
LC55 -> - - * - - - * * * * * - - - - - | - - - * | <-- |74161:23.QB
LC63 -> - - * - - - * * * * * * * * * * | - - - * | <-- |74161:23.QA
LC58 -> - - - * - - - - - - - - * - - - | - - - * | <-- |74161:111.QD
LC56 -> - - - - - - - - - - - - * * - - | - - - * | <-- |74161:111.QC
LC50 -> - - - * - - - - - - - - * * * - | - - - * | <-- |74161:111.QB
LC60 -> - - - * - - - - - - - - * * * * | - - - * | <-- |74161:111.QA

Pin
44   -> - - - - - - - - - - - - - - - - | - * - - | <-- bit5
27   -> - - - - - - * * * - - - - - - - | - - * * | <-- DATA
28   -> - - - - - * - - - - - - - - - - | - - - * | <-- WINDOW
43   -> - - - - - - - - - - - - - - - - | - * - - | <-- 4KHz
39   -> - - - * - * * * * - - - - - - - | - - * * | <-- 14MHz
LC33 -> * - - - - - - - - - - - - - - - | - - - * | <-- data0
LC1  -> - * - - - - - - - - - - - - - - | - - - * | <-- data6
LC42 -> - - * - * - * * * * * * * * * * | - - * * | <-- ~14~1
LC36 -> - - * - - - - - - * * * * * * * | - - - * | <-- :74
LC43 -> - - - - * - - - - - - - - - - - | * - - * | <-- :119
LC2  -> - - - - * - - - - - - - - - - - | - - - * | <-- :120


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\work\5210\time\pld\time1.rpt
time1

** EQUATIONS **

bit0     : INPUT;
bit1     : INPUT;
bit2     : INPUT;
bit3     : INPUT;
bit4     : INPUT;
bit5     : INPUT;
bit6     : INPUT;
bit7     : INPUT;
clear    : INPUT;
DATA     : INPUT;
G/M      : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
WINDOW   : INPUT;
4KHz     : INPUT;
14MHz    : INPUT;

-- Node name is 'ADR0' = '|74161:32.QD' 
-- Equation name is 'ADR0', type is output 
 ADR0    = TFFE( _EQ001, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ001 =  _LC029 &  _LC032 &  _LC040;

-- Node name is 'ADR1' = '|74161:37.QA' 
-- Equation name is 'ADR1', type is output 
 ADR1    = TFFE( _EQ002, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ002 =  ADR0 &  _LC029 &  _LC032 &  _LC040;

-- Node name is 'ADR2' = '|74161:37.QB' 
-- Equation name is 'ADR2', type is output 
 ADR2    = TFFE( _EQ003, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ003 =  ADR0 &  ADR1 & !ADR2 & !ADR4 &  _LC029 &  _LC032 &  _LC040
         #  ADR0 &  ADR1 &  ADR2 &  _LC029 &  _LC032 &  _LC040;

-- Node name is 'ADR3' = '|74161:37.QC' 
-- Equation name is 'ADR3', type is output 
 ADR3    = TFFE( _EQ004, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ004 =  ADR0 &  ADR1 &  ADR2 & !ADR3 & !ADR4 &  _LC029 &  _LC032 & 
              _LC040
         #  ADR0 &  ADR1 &  ADR2 &  ADR3 &  _LC029 &  _LC032 &  _LC040
         #  ADR0 &  ADR1 &  ADR3 &  ADR4 &  _LC029 &  _LC032 &  _LC040;

-- Node name is 'ADR4' = '|74161:37.QD' 
-- Equation name is 'ADR4', type is output 
 ADR4    = TFFE( _EQ005, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ005 =  ADR0 &  ADR1 &  ADR2 &  ADR3 & !ADR4 &  _LC029 &  _LC032 & 
              _LC040
         #  ADR0 &  ADR1 &  ADR4 &  _LC029 &  _LC032 &  _LC040;

-- Node name is 'CRC' = ':71' 
-- Equation name is 'CRC', type is output 
 CRC     = DFFE( _EQ006 $  VCC, !_LC059,  VCC, !clear,  VCC);
  _EQ006 = !_LC034 & !_LC037 & !_LC038 &  _LC041 & !_LC044 & !_LC045 & 
             !_LC046 & !_LC047 & !_LC048;

-- Node name is 'data0' = '|74164:88.QA' 
-- Equation name is 'data0', type is output 
 data0   = DFFE( DATA $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data1' = '|74164:88.QB' 
-- Equation name is 'data1', type is output 
 data1   = DFFE( data0 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data2' = '|74164:88.QC' 
-- Equation name is 'data2', type is output 
 data2   = DFFE( data1 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data3' = '|74164:88.QD' 
-- Equation name is 'data3', type is output 
 data3   = DFFE( data2 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data4' = '|74164:88.QE' 
-- Equation name is 'data4', type is output 
 data4   = DFFE( data3 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data5' = '|74164:88.QF' 
-- Equation name is 'data5', type is output 
 data5   = DFFE( data4 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data6' = '|74164:88.QG' 
-- Equation name is 'data6', type is output 
 data6   = DFFE( data5 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'data7' = '|74164:88.QH' 
-- Equation name is 'data7', type is output 
 data7   = DFFE( data6 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is 'FF_COMP' = ':154' 
-- Equation name is 'FF_COMP', type is output 
 FF_COMP = LCELL( _EQ007 $  GND);
  _EQ007 = !ADR0 & !ADR1 & !ADR2 & !ADR3 & !ADR4 & !G/M &  _LC029 &  _LC032 & 
              _LC040 &  _X001
         #  ADR0 & !ADR1 & !ADR2 & !ADR3 & !ADR4 &  G/M &  _X001
         #  FF_COMP &  4KHz;
  _X001  = EXP(!FF_COMP &  4KHz);

-- Node name is 'LTC' = '|74166:33.QH' 
-- Equation name is 'LTC', type is output 
 LTC     = DFFE( _EQ008 $  _LC031, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ008 =  bit7 &  _LC029 & !_LC031 &  _LC032 &  _LC040
         # !bit7 &  _LC029 &  _LC031 &  _LC032 &  _LC040;

-- Node name is '10bit' = '|74161:23.QD' 
-- Equation name is '10bit', type is output 
10bit    = _LC049~NOT;
_LC049~NOT = DFFE( _EQ009 $  VCC,  _LC036,  VCC,  _LC042,  VCC);
  _EQ009 =  _LC054 &  _LC055 &  _LC063 &  10bit
         # !_LC063 & !10bit;

-- Node name is '|7474:9|:9' = '|7474:9.1Q' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( DATA $  GND,  14MHz,  VCC,  VCC,  VCC);

-- Node name is '|7474:9|:10' = '|7474:9.2Q' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( WINDOW $  GND,  14MHz,  VCC,  VCC,  VCC);

-- Node name is '|74161:16|p74161:sub|:9' = '|74161:16.QA' 
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ010 $  VCC,  14MHz,  VCC,  VCC,  VCC);
  _EQ010 =  DATA & !_LC054 & !_LC055 &  _LC063 &  10bit
         #  _LC042 &  _LC052;

-- Node name is '|74161:16|p74161:sub|:8' = '|74161:16.QB' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( _EQ011 $  _LC042,  14MHz,  VCC,  VCC,  VCC);
  _EQ011 =  DATA &  _LC042 & !_LC054 & !_LC055 &  _LC063 &  10bit
         #  _LC042 &  _LC052 &  _LC064
         #  _LC042 & !_LC052 & !_LC064;

-- Node name is '|74161:16|p74161:sub|:7' = '|74161:16.QC' 
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _EQ012 $ !_LC042,  14MHz,  VCC,  VCC,  VCC);
  _EQ012 =  DATA &  _LC042 & !_LC054 & !_LC055 &  _LC063 &  10bit
         #  _LC042 &  _LC052 & !_LC057 &  _LC064
         #  _LC042 &  _LC057 &  _X002;
  _X002  = EXP( _LC052 &  _LC064);

-- Node name is '|74161:23|p74161:sub|:9' = '|74161:23.QA' 
-- Equation name is '_LC063', type is buried 
_LC063   = TFFE( VCC,  _LC036,  _LC042,  VCC,  VCC);

-- Node name is '|74161:23|p74161:sub|:8' = '|74161:23.QB' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ013 $  GND,  _LC036,  _LC042,  VCC,  VCC);
  _EQ013 = !_LC055 &  _LC063 &  10bit
         #  _LC055 & !_LC063;

-- Node name is '|74161:23|p74161:sub|:7' = '|74161:23.QC' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( _EQ014 $  GND,  _LC036,  _LC042,  VCC,  VCC);
  _EQ014 = !_LC054 &  _LC055 &  _LC063 &  10bit
         #  _LC054 & !_LC055 &  10bit
         #  _LC054 & !_LC063;

-- Node name is '|74161:32|p74161:sub|:9' = '|74161:32.QA' 
-- Equation name is '_LC040', type is buried 
_LC040   = TFFE( VCC, GLOBAL( 4KHz),  VCC,  VCC,  VCC);

-- Node name is '|74161:32|p74161:sub|:8' = '|74161:32.QB' 
-- Equation name is '_LC032', type is buried 
_LC032   = TFFE( _LC040, GLOBAL( 4KHz),  VCC,  VCC,  VCC);

-- Node name is '|74161:32|p74161:sub|:7' = '|74161:32.QC' 
-- Equation name is '_LC029', type is buried 
_LC029   = TFFE( _EQ015, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ015 =  _LC032 &  _LC040;

-- Node name is '|74161:111|p74161:sub|:9' = '|74161:111.QA' 
-- Equation name is '_LC060', type is buried 
_LC060   = TFFE( _EQ016,  _LC036,  _LC042,  VCC,  VCC);
  _EQ016 =  _LC063 & !10bit;

-- Node name is '|74161:111|p74161:sub|:8' = '|74161:111.QB' 
-- Equation name is '_LC050', type is buried 
_LC050   = TFFE( _EQ017,  _LC036,  _LC042,  VCC,  VCC);
  _EQ017 =  _LC060 &  _LC063 & !10bit;

-- Node name is '|74161:111|p74161:sub|:7' = '|74161:111.QC' 
-- Equation name is '_LC056', type is buried 
_LC056   = TFFE( _EQ018,  _LC036,  _LC042,  VCC,  VCC);
  _EQ018 =  _LC050 &  _LC060 &  _LC063 & !10bit;

-- Node name is '|74161:111|p74161:sub|:6' = '|74161:111.QD' 
-- Equation name is '_LC058', type is buried 
_LC058   = TFFE( _EQ019,  _LC036,  _LC042,  VCC,  VCC);
  _EQ019 =  _LC050 &  _LC056 &  _LC060 &  _LC063 & !10bit;

-- Node name is '|74164:2|:3' = '|74164:2.QA' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( DATA $  _LC048, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:4' = '|74164:2.QB' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( _LC046 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:5' = '|74164:2.QC' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _LC044 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:6' = '|74164:2.QD' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _LC034 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:7' = '|74164:2.QE' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( _LC037 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:8' = '|74164:2.QF' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _LC038 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:9' = '|74164:2.QG' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _LC045 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74164:2|:10' = '|74164:2.QH' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _LC047 $  GND, !_LC057,  _LC042,  VCC,  VCC);

-- Node name is '|74166:33|:15' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( _EQ020 $  GND, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ020 =  bit0 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:16' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFFE( _EQ021 $  _LC026, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ021 =  bit1 & !_LC026 &  _LC029 &  _LC032 &  _LC040
         # !bit1 &  _LC026 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:17' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _EQ022 $  _LC028, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ022 =  bit2 & !_LC028 &  _LC029 &  _LC032 &  _LC040
         # !bit2 &  _LC028 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:18' 
-- Equation name is '_LC022', type is buried 
_LC022   = DFFE( _EQ023 $  _LC018, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ023 =  bit3 & !_LC018 &  _LC029 &  _LC032 &  _LC040
         # !bit3 &  _LC018 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:19' 
-- Equation name is '_LC023', type is buried 
_LC023   = DFFE( _EQ024 $  _LC022, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ024 =  bit4 & !_LC022 &  _LC029 &  _LC032 &  _LC040
         # !bit4 &  _LC022 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:20' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( _EQ025 $  _LC023, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ025 =  bit5 & !_LC023 &  _LC029 &  _LC032 &  _LC040
         # !bit5 &  _LC023 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '|74166:33|:21' 
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _EQ026 $  _LC027, GLOBAL( 4KHz),  VCC,  VCC,  VCC);
  _EQ026 =  bit6 & !_LC027 &  _LC029 &  _LC032 &  _LC040
         # !bit6 &  _LC027 &  _LC029 &  _LC032 &  _LC040;

-- Node name is '~14~1' 
-- Equation name is '~14~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ027 $  _LC062);
  _EQ027 = !_LC039 & !_LC042 &  _LC062;

-- Node name is ':74' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE(!_LC057 $  GND,  14MHz,  VCC,  VCC,  VCC);

-- Node name is ':115' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( _EQ028 $  VCC,  14MHz,  VCC,  VCC,  VCC);
  _EQ028 = !_LC050 &  _LC058 &  _LC060;

-- Node name is ':119' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( data7 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is ':120' 
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _LC043 $  GND, !_LC057,  VCC,  VCC,  VCC);

-- Node name is ':121' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( GND $  GND,  GND,  _LC061,  _LC042,  VCC);

-- Node name is ':122' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _EQ029 $  GND,  10bit,  VCC,  _LC042,  VCC);
  _EQ029 =  _LC002 & !_LC043;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                            c:\work\5210\time\pld\time1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:06


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,376K
