[
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/hujun/ysyx-workbench/npc/verilog/vsrc"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Core.DpiBlackBox",
    "name":"DpiBlackBox.v",
    "text":"\nimport \"DPI-C\" function void set_gpr_ptr(\n    input int dut_x0, input int dut_x1, input int dut_x2, input int dut_x3, input int dut_x4, input int dut_x5,\n    input int dut_x6, input int dut_x7, input int dut_x8, input int dut_x9, input int dut_x10, input int dut_x11, input int dut_x12,\n    input int dut_x13, input int dut_x14, input int dut_x15, input int dut_x16, input int dut_x17, input int dut_x18, input int dut_x19,\n    input int dut_x20, input int dut_x21, input int dut_x22, input int dut_x23, input int dut_x24, input int dut_x25, input int dut_x26,\n    input int dut_x27, input int dut_x28, input int dut_x29, input int dut_x30, input int dut_x31,\n    input int inst, input int pc, input int npc, input int flushpc, input int flush, input int stall,\n    input int wbinst, input int bputake, input int bpuaddr, input int idpc, input int idinst, input int expc,\n    input int exinst, input int mempc, input int meminst, input int result, input int waddr, input int state\n);\nimport \"DPI-C\" function void get_diff_commit(input bit commit);\n\nmodule DpiBlackBox (\n    input        wb_commit,\n    input [31:0] s_regs_0,  input [31:0] s_regs_1,  input [31:0] s_regs_2,  input [31:0] s_regs_3,\n    input [31:0] s_regs_4,  input [31:0] s_regs_5,  input [31:0] s_regs_6,  input [31:0] s_regs_7,\n    input [31:0] s_regs_8,  input [31:0] s_regs_9,  input [31:0] s_regs_10, input [31:0] s_regs_11,\n    input [31:0] s_regs_12, input [31:0] s_regs_13, input [31:0] s_regs_14, input [31:0] s_regs_15,\n    input [31:0] s_regs_16, input [31:0] s_regs_17, input [31:0] s_regs_18, input [31:0] s_regs_19,\n    input [31:0] s_regs_20, input [31:0] s_regs_21, input [31:0] s_regs_22, input [31:0] s_regs_23,\n    input [31:0] s_regs_24, input [31:0] s_regs_25, input [31:0] s_regs_26, input [31:0] s_regs_27,\n    input [31:0] s_regs_28, input [31:0] s_regs_29, input [31:0] s_regs_30, input [31:0] s_regs_31,\n    input [31:0] inst, input [31:0] pc, input [31:0] npc, input [31:0] flushpc, input flush,\n    input stall, input [31:0] wbinst, input bputake, input [31:0] bpuaddr, input [31:0] idpc,\n    input [31:0] idinst, input [31:0] expc, input [31:0] exinst, input [31:0] mempc, input [31:0] meminst,\n    input [31:0] result, input [31:0] waddr, input [31:0] state\n);\n  always @(*) begin\n    set_gpr_ptr( s_regs_0, s_regs_1, s_regs_2, s_regs_3, s_regs_4, s_regs_5, s_regs_6, s_regs_7, s_regs_8, s_regs_9,\n                 s_regs_10, s_regs_11, s_regs_12, s_regs_13, s_regs_14, s_regs_15, s_regs_16, s_regs_17, s_regs_18, s_regs_19,\n                 s_regs_20, s_regs_21, s_regs_22, s_regs_23, s_regs_24, s_regs_25, s_regs_26, s_regs_27, s_regs_28, s_regs_29,\n                 s_regs_30, s_regs_31, inst, pc, npc, flushpc, flush, stall, wbinst, bputake, bpuaddr,\n                 idpc, idinst, expc, exinst, mempc, meminst, result, waddr, state);\n    get_diff_commit(wb_commit);\n  end\nendmodule\n  "
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Core"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/hujun/ysyx-workbench/npc/verilog/vsrc"
  }
]