# MIPS Processor
A MIPS ISA based processor designed for the course Introduction to Processor Architecture.

## Features
* 2 stage pipelined processor
	* Fetch
	* Execute
* 1 Branch Delay Slot
* Supports R, I & J type instructions. Full list of supported instructions is given below
* Replicates the Harvard architecture, with separate instruction and data memories
* Instruction & Data Memory
	* 1KB each: 1024 x 1 byte
	* Each slot is of 8-bit width
	* Extensible to 16KB: 4096 x 4 bytes
* Has 32 32-bit registers 

## Instructions Supported
###### R-Type

