# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../wheels_on_a_bus.srcs/sources_1/new/segment_select_decode.vhd" \
"../../../../../VHDL Custom Module Directory/seven_segment_selector.vhd" \
"../../../../wheels_on_a_bus.srcs/sim_1/new/decode_tb.vhd" \

# Do not sort compile order
nosort
