Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Top is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/top.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/top.vhd".
WARNING:HDLParsers:3607 - Unit work/Top/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/top.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/top.vhd".
WARNING:HDLParsers:3607 - Unit work/Adder is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/adder.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/adder.vhd".
WARNING:HDLParsers:3607 - Unit work/Adder/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/adder.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/adder.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/alu.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/alu.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU/Behavioral is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/alu.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/alu.vhd".
WARNING:HDLParsers:3607 - Unit work/comparador is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/comparador.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/comparador.vhd".
WARNING:HDLParsers:3607 - Unit work/comparador/Behavioral is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/comparador.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/comparador.vhd".
WARNING:HDLParsers:3607 - Unit work/ControlUnit is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/ControlUnit.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/ControlUnit.vhd".
WARNING:HDLParsers:3607 - Unit work/ControlUnit/Behavioral is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/ControlUnit.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/ControlUnit.vhd".
WARNING:HDLParsers:3607 - Unit work/DMem is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/DMem.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/DMem.vhd".
WARNING:HDLParsers:3607 - Unit work/DMem/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/DMem.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/DMem.vhd".
WARNING:HDLParsers:3607 - Unit work/Extend is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/extend.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/extend.vhd".
WARNING:HDLParsers:3607 - Unit work/Extend/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/extend.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/extend.vhd".
WARNING:HDLParsers:3607 - Unit work/IMem is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/imem.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/imem.vhd".
WARNING:HDLParsers:3607 - Unit work/IMem/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/imem.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/imem.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2 is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/Mux2.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/Mux2.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux2/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/Mux2.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/Mux2.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux3 is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/Mux3.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/Mux3.vhd".
WARNING:HDLParsers:3607 - Unit work/Mux3/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/Mux3.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/Mux3.vhd".
WARNING:HDLParsers:3607 - Unit work/ProgramCounter is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/ProgramCounter.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd".
WARNING:HDLParsers:3607 - Unit work/ProgramCounter/asynchronous is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/ProgramCounter.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd".
WARNING:HDLParsers:3607 - Unit work/RegFile is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/regfile.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/regfile.vhd".
WARNING:HDLParsers:3607 - Unit work/RegFile/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/regfile.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/regfile.vhd".
WARNING:HDLParsers:3607 - Unit work/AluDec is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/AluDec.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/AluDec.vhd".
WARNING:HDLParsers:3607 - Unit work/AluDec/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/AluDec.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/AluDec.vhd".
WARNING:HDLParsers:3607 - Unit work/MainDec is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/MainDec.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/MainDec.vhd".
WARNING:HDLParsers:3607 - Unit work/MainDec/behave is now defined in a different file.  It was defined in "/media/sf_VHDL/riscVmonociclo/MainDec.vhd", and is now defined in "/home/ise/Xilinx/riscVmonociclo/MainDec.vhd".
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/MainDec.vhd" in Library work.
Architecture behave of Entity maindec is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/AluDec.vhd" in Library work.
Architecture behave of Entity aludec is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/ControlUnit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd" in Library work.
Architecture asynchronous of Entity programcounter is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/adder.vhd" in Library work.
Architecture behave of Entity adder is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/Mux2.vhd" in Library work.
Architecture behave of Entity mux2 is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/imem.vhd" in Library work.
Entity <imem> compiled.
Entity <imem> (Architecture <behave>) compiled.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/regfile.vhd" in Library work.
Entity <regfile> compiled.
Entity <regfile> (Architecture <behave>) compiled.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/extend.vhd" in Library work.
Architecture behave of Entity extend is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/DMem.vhd" in Library work.
Architecture behave of Entity dmem is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/Mux3.vhd" in Library work.
Architecture behave of Entity mux3 is up to date.
Compiling vhdl file "/home/ise/Xilinx/riscVmonociclo/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ControlUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgramCounter> in library <work> (architecture <asynchronous>).

Analyzing hierarchy for entity <Comparador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <Mux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <IMem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <RegFile> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <Extend> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DMem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <Mux3> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <MainDec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <AluDec> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <behave>).
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <ControlUnit> in library <work> (Architecture <behavioral>).
Entity <ControlUnit> analyzed. Unit <ControlUnit> generated.

Analyzing Entity <MainDec> in library <work> (Architecture <behave>).
Entity <MainDec> analyzed. Unit <MainDec> generated.

Analyzing Entity <AluDec> in library <work> (Architecture <behave>).
Entity <AluDec> analyzed. Unit <AluDec> generated.

Analyzing Entity <ProgramCounter> in library <work> (Architecture <asynchronous>).
WARNING:Xst:819 - "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd" line 18: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <direccion_reset>
Entity <ProgramCounter> analyzed. Unit <ProgramCounter> generated.

Analyzing Entity <Comparador> in library <work> (Architecture <behavioral>).
Entity <Comparador> analyzed. Unit <Comparador> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behave>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <Mux2> in library <work> (Architecture <behave>).
Entity <Mux2> analyzed. Unit <Mux2> generated.

Analyzing Entity <IMem> in library <work> (Architecture <behave>).
WARNING:Xst:790 - "/home/ise/Xilinx/riscVmonociclo/imem.vhd" line 64: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <IMem> analyzed. Unit <IMem> generated.

Analyzing Entity <RegFile> in library <work> (Architecture <behave>).
Entity <RegFile> analyzed. Unit <RegFile> generated.

Analyzing Entity <Extend> in library <work> (Architecture <behave>).
INFO:Xst:1561 - "/home/ise/Xilinx/riscVmonociclo/extend.vhd" line 34: Mux is complete : default of case is discarded
Entity <Extend> analyzed. Unit <Extend> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <DMem> in library <work> (Architecture <behave>).
Entity <DMem> analyzed. Unit <DMem> generated.

Analyzing Entity <Mux3> in library <work> (Architecture <behave>).
Entity <Mux3> analyzed. Unit <Mux3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgramCounter>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd".
WARNING:Xst:653 - Signal <direccion_reset> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010000.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <Comparador>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/comparador.vhd".
    Found 32-bit comparator less for signal <comparacion<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <Comparador> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/adder.vhd".
    Found 32-bit adder for signal <sy>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/Mux2.vhd".
Unit <Mux2> synthesized.


Synthesizing Unit <IMem>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/imem.vhd".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 11x32-bit ROM for signal <instruction>.
    Summary:
	inferred   1 ROM(s).
Unit <IMem> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/regfile.vhd".
    Found 32x32-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 32x32-bit dual-port RAM <Mram_regs_ren> for signal <regs>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.


Synthesizing Unit <Extend>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/extend.vhd".
WARNING:Xst:647 - Input <instr<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <sImmExt>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Extend> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/alu.vhd".
WARNING:Xst:646 - Signal <sub<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 8-to-1 multiplexer for signal <sALUResult>.
    Found 32-bit adder for signal <sALUResult$addsub0000> created at line 22.
    Found 32-bit xor2 for signal <sALUResult$xor0000> created at line 22.
    Found 32-bit subtractor for signal <sub>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <DMem>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/DMem.vhd".
WARNING:Xst:647 - Input <addr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <registro_led<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 64-to-1 multiplexer for signal <RD>.
    Found 2048-bit register for signal <data_mem>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <data_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <DMem> synthesized.


Synthesizing Unit <Mux3>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/Mux3.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 3-to-1 multiplexer for signal <y$mux0002>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Mux3> synthesized.


Synthesizing Unit <MainDec>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/MainDec.vhd".
Unit <MainDec> synthesized.


Synthesizing Unit <AluDec>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/AluDec.vhd".
Unit <AluDec> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/ControlUnit.vhd".
Unit <ControlUnit> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/ise/Xilinx/riscVmonociclo/top.vhd".
WARNING:Xst:653 - Signal <direccion_reset> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010000.
WARNING:Xst:1780 - Signal <addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ImmExtFinal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DiferenciaPC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <A2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <A1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 11x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 96
 1-bit register                                        : 32
 32-bit register                                       : 64
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 4
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <A1>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <A2>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 11x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 2080
 Flip-Flops                                            : 2080
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 35
 1-bit 64-to-1 multiplexer                             : 32
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <DMem> ...
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren64> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren62> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren58> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren60> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren56> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren52> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren54> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren50> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren46> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren48> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren44> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren40> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren42> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren38> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren34> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren36> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren32> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs_ren2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs64> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs62> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs58> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs60> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs56> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs52> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs54> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs50> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs46> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs48> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs44> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs40> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs42> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs38> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs34> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs36> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs32> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <inst_RegFile/Mram_regs2> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 209.
Optimizing block <Top> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Top>, final ratio is 207.
FlipFlop inst_ProgramCounter/PC_2 has been replicated 2 time(s)
FlipFlop inst_ProgramCounter/PC_3 has been replicated 2 time(s)
FlipFlop inst_ProgramCounter/PC_4 has been replicated 2 time(s)
FlipFlop inst_ProgramCounter/PC_5 has been replicated 2 time(s)
Latch inst_MuxWD/y_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch inst_MuxWD/y_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2088
 Flip-Flops                                            : 2088

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 3060
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 30
#      LUT2                        : 56
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 1102
#      LUT3_D                      : 2
#      LUT4                        : 529
#      LUT4_D                      : 42
#      LUT4_L                      : 5
#      MUXCY                       : 130
#      MUXF5                       : 585
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 2152
#      FDCP                        : 40
#      FDE_1                       : 2048
#      LD_1                        : 64
# RAMS                             : 64
#      RAM16X1D                    : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 2
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                     2039  out of    960   212% (*) 
 Number of Slice Flip Flops:           2120  out of   1920   110% (*) 
 Number of 4 input LUTs:               1898  out of   1920    98%  
    Number used as logic:              1770
    Number used as RAMs:                128
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of     83    81%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
inst_MuxWD/y_cmp_eq00001(inst_MuxWD/y_cmp_eq00001:O)| BUFG(*)(inst_MuxWD/y_0)| 64    |
clk                                                 | BUFGP                  | 2152  |
----------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------+-------+
Control Signal                     | Buffer(FF name)               | Load  |
-----------------------------------+-------------------------------+-------+
N0(XST_GND:G)                      | NONE(inst_ProgramCounter/PC_0)| 40    |
reset                              | IBUF                          | 40    |
-----------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 27.786ns (Maximum Frequency: 35.989MHz)
   Minimum input arrival time before clock: 19.099ns
   Maximum output required time after clock: 22.547ns
   Maximum combinational path delay: 22.499ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 27.786ns (frequency: 35.989MHz)
  Total number of paths / destination ports: 24129466 / 4712
-------------------------------------------------------------------------
Delay:               13.893ns (Levels of Logic = 15)
  Source:            inst_ProgramCounter/PC_5_1 (FF)
  Destination:       inst_DMem/data_mem_45_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: inst_ProgramCounter/PC_5_1 to inst_DMem/data_mem_45_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             5   0.514   0.607  inst_ProgramCounter/PC_5_1 (inst_ProgramCounter/PC_5_1)
     LUT4_D:I1->O          6   0.612   0.572  inst_IMem/Mrom_instruction4 (inst_IMem/Mrom_instruction4)
     LUT4_L:I3->LO         1   0.612   0.103  RegWriteFinal21_1 (RegWriteFinal21)
     LUT4:I3->O           13   0.612   0.836  inst_ControlUnit/inst_MainDec/controls<10>1 (ImmSrc<1>)
     MUXF5:S->O            4   0.641   0.502  inst_Extend/Mmux_sImmExt_2_f5 (ImmExt<0>)
     LUT4:I3->O            1   0.612   0.000  inst_ALU/Msub_sub_lut<0> (inst_ALU/Msub_sub_lut<0>)
     MUXCY:S->O            1   0.404   0.000  inst_ALU/Msub_sub_cy<0> (inst_ALU/Msub_sub_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  inst_ALU/Msub_sub_cy<1> (inst_ALU/Msub_sub_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  inst_ALU/Msub_sub_cy<2> (inst_ALU/Msub_sub_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  inst_ALU/Msub_sub_cy<3> (inst_ALU/Msub_sub_cy<3>)
     XORCY:CI->O           1   0.699   0.426  inst_ALU/Msub_sub_xor<4> (inst_ALU/sub<4>)
     LUT3:I1->O            1   0.612   0.000  inst_ALU/ALUControl<2>_725 (inst_ALU/ALUControl<2>_725)
     MUXF5:I0->O           3   0.278   0.454  inst_ALU/ALUControl<2>_5_f5_24 (inst_ALU/ALUControl<2>_5_f525)
     LUT4:I3->O            8   0.612   0.646  inst_ALU/ALUControl<2>262_1 (inst_ALU/ALUControl<2>262)
     LUT4_D:I3->O          7   0.612   0.605  inst_DMem/data_mem_24_not000151 (inst_DMem/data_mem_24_not0001_bdd4)
     LUT4:I3->O           32   0.612   1.073  inst_DMem/data_mem_8_not000111 (inst_DMem/data_mem_8_not0001)
     FDE_1:CE                  0.483          inst_DMem/data_mem_8_0
    ----------------------------------------
    Total                     13.893ns (8.069ns logic, 5.824ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_MuxWD/y_cmp_eq00001'
  Total number of paths / destination ports: 397682 / 64
-------------------------------------------------------------------------
Offset:              16.105ns (Levels of Logic = 19)
  Source:            pulsador (PAD)
  Destination:       inst_MuxWD/y_2 (LATCH)
  Destination Clock: inst_MuxWD/y_cmp_eq00001 rising

  Data Path: pulsador to inst_MuxWD/y_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.106   1.251  pulsador_IBUF (inst_ControlUnit/inst_MainDec/controls_cmp_eq0005)
     LUT4_L:I0->LO         1   0.612   0.103  RegWriteFinal21_1 (RegWriteFinal21)
     LUT4:I3->O           13   0.612   0.836  inst_ControlUnit/inst_MainDec/controls<10>1 (ImmSrc<1>)
     MUXF5:S->O            4   0.641   0.502  inst_Extend/Mmux_sImmExt_2_f5 (ImmExt<0>)
     LUT4:I3->O            1   0.612   0.000  inst_ALU/Msub_sub_lut<0> (inst_ALU/Msub_sub_lut<0>)
     MUXCY:S->O            1   0.404   0.000  inst_ALU/Msub_sub_cy<0> (inst_ALU/Msub_sub_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Msub_sub_cy<1> (inst_ALU/Msub_sub_cy<1>)
     XORCY:CI->O           1   0.699   0.426  inst_ALU/Msub_sub_xor<2> (inst_ALU/sub<2>)
     LUT3:I1->O            1   0.612   0.000  inst_ALU/ALUControl<2>_721 (inst_ALU/ALUControl<2>_721)
     MUXF5:I0->O           6   0.278   0.572  inst_ALU/ALUControl<2>_5_f5_20 (inst_ALU/ALUControl<2>_5_f521)
     LUT4:I3->O         1025   0.612   1.351  inst_ALU/ALUControl<2>222 (ALUResult<2>)
     LUT3:I0->O            1   0.612   0.000  inst_DMem/mux1_9 (inst_DMem/mux1_9)
     MUXF5:I1->O           1   0.278   0.000  inst_DMem/mux1_8_f5 (inst_DMem/mux1_8_f5)
     MUXF6:I1->O           1   0.451   0.000  inst_DMem/mux1_7_f6 (inst_DMem/mux1_7_f6)
     MUXF7:I1->O           1   0.451   0.000  inst_DMem/mux1_6_f7 (inst_DMem/mux1_6_f7)
     MUXF8:I1->O           1   0.451   0.387  inst_DMem/mux1_5_f8 (inst_DMem/mux1_5_f8)
     LUT4:I2->O            1   0.612   0.426  inst_MuxWD/Mmux_y_mux00024252 (inst_MuxWD/Mmux_y_mux00024251)
     LUT4:I1->O            1   0.612   0.000  inst_MuxWD/Mmux_y_mux00024512 (inst_MuxWD/Mmux_y_mux00024511)
     MUXF5:I0->O           2   0.278   0.000  inst_MuxWD/Mmux_y_mux0002451_f5 (inst_MuxWD/y_mux0002<10>)
     LD_1:D                    0.268          inst_MuxWD/y_10
    ----------------------------------------
    Total                     16.105ns (10.253ns logic, 5.853ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1486150 / 2408
-------------------------------------------------------------------------
Offset:              19.099ns (Levels of Logic = 31)
  Source:            pulsador (PAD)
  Destination:       inst_ProgramCounter/PC_1 (FF)
  Destination Clock: clk rising

  Data Path: pulsador to inst_ProgramCounter/PC_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.106   1.251  pulsador_IBUF (inst_ControlUnit/inst_MainDec/controls_cmp_eq0005)
     LUT4_L:I0->LO         1   0.612   0.103  RegWriteFinal21_1 (RegWriteFinal21)
     LUT4:I3->O           13   0.612   0.905  inst_ControlUnit/inst_MainDec/controls<10>1 (ImmSrc<1>)
     LUT4_D:I1->O         16   0.612   1.031  ImmExt<11>1 (ImmExt<11>)
     LUT4:I0->O            5   0.612   0.607  inst_Extend/Mmux_sImmExt51 (ImmExt<12>)
     LUT4:I1->O            1   0.612   0.000  inst_ALU/Madd_sALUResult_addsub0000_lut<12>1 (inst_ALU/Madd_sALUResult_addsub0000_lut<12>1)
     MUXCY:S->O            1   0.404   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<12> (inst_ALU/Madd_sALUResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<13> (inst_ALU/Madd_sALUResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<14> (inst_ALU/Madd_sALUResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<15> (inst_ALU/Madd_sALUResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<16> (inst_ALU/Madd_sALUResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<17> (inst_ALU/Madd_sALUResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<18> (inst_ALU/Madd_sALUResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<19> (inst_ALU/Madd_sALUResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<20> (inst_ALU/Madd_sALUResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<21> (inst_ALU/Madd_sALUResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<22> (inst_ALU/Madd_sALUResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<23> (inst_ALU/Madd_sALUResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<24> (inst_ALU/Madd_sALUResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<25> (inst_ALU/Madd_sALUResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<26> (inst_ALU/Madd_sALUResult_addsub0000_cy<26>)
     XORCY:CI->O           1   0.699   0.426  inst_ALU/Madd_sALUResult_addsub0000_xor<27> (inst_ALU/sALUResult_addsub0000<27>)
     LUT3:I1->O            1   0.612   0.000  inst_ALU/ALUControl<2>_718 (inst_ALU/ALUControl<2>_718)
     MUXF5:I0->O           1   0.278   0.387  inst_ALU/ALUControl<2>_5_f5_17 (inst_ALU/ALUControl<2>_5_f518)
     LUT4_D:I2->LO         1   0.612   0.103  inst_ALU/ALUControl<2>19 (N284)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc150 (inst_ControlUnit/PCSrc150)
     LUT4_L:I0->LO         1   0.612   0.103  inst_ControlUnit/PCSrc182_SW0 (N129)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc182 (inst_ControlUnit/PCSrc182)
     LUT4:I0->O            1   0.612   0.509  inst_ControlUnit/PCSrc324_SW0 (N135)
     LUT4_D:I0->O         30   0.612   1.224  inst_ControlUnit/PCSrc324 (inst_ControlUnit/PCSrc324)
     LUT4:I0->O            2   0.612   0.000  inst_MuxPC/y<8>1 (salida1_8_OBUF)
     FDCP:D                    0.268          inst_ProgramCounter/PC_8
    ----------------------------------------
    Total                     19.099ns (11.432ns logic, 7.667ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3827855 / 33
-------------------------------------------------------------------------
Offset:              22.547ns (Levels of Logic = 31)
  Source:            inst_ProgramCounter/PC_3_2 (FF)
  Destination:       salida1<5> (PAD)
  Source Clock:      clk rising

  Data Path: inst_ProgramCounter/PC_3_2 to salida1<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q            14   0.514   0.919  inst_ProgramCounter/PC_3_2 (inst_ProgramCounter/PC_3_2)
     LUT4_D:I1->O         41   0.612   1.227  inst_IMem/Mrom_instruction31 (inst_IMem/Mrom_instruction3)
     LUT3:I0->O           10   0.612   0.753  inst_ControlUnit/inst_MainDec/controls_cmp_eq00011 (MemWrite)
     LUT4_D:I3->O         16   0.612   1.031  ImmExt<11>1 (ImmExt<11>)
     LUT4:I0->O            5   0.612   0.607  inst_Extend/Mmux_sImmExt51 (ImmExt<12>)
     LUT4:I1->O            1   0.612   0.000  inst_ALU/Madd_sALUResult_addsub0000_lut<12>1 (inst_ALU/Madd_sALUResult_addsub0000_lut<12>1)
     MUXCY:S->O            1   0.404   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<12> (inst_ALU/Madd_sALUResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<13> (inst_ALU/Madd_sALUResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<14> (inst_ALU/Madd_sALUResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<15> (inst_ALU/Madd_sALUResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<16> (inst_ALU/Madd_sALUResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<17> (inst_ALU/Madd_sALUResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<18> (inst_ALU/Madd_sALUResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<19> (inst_ALU/Madd_sALUResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<20> (inst_ALU/Madd_sALUResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<21> (inst_ALU/Madd_sALUResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<22> (inst_ALU/Madd_sALUResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<23> (inst_ALU/Madd_sALUResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<24> (inst_ALU/Madd_sALUResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<25> (inst_ALU/Madd_sALUResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<26> (inst_ALU/Madd_sALUResult_addsub0000_cy<26>)
     XORCY:CI->O           1   0.699   0.426  inst_ALU/Madd_sALUResult_addsub0000_xor<27> (inst_ALU/sALUResult_addsub0000<27>)
     LUT3:I1->O            1   0.612   0.000  inst_ALU/ALUControl<2>_718 (inst_ALU/ALUControl<2>_718)
     MUXF5:I0->O           1   0.278   0.387  inst_ALU/ALUControl<2>_5_f5_17 (inst_ALU/ALUControl<2>_5_f518)
     LUT4_D:I2->LO         1   0.612   0.103  inst_ALU/ALUControl<2>19 (N284)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc150 (inst_ControlUnit/PCSrc150)
     LUT4_L:I0->LO         1   0.612   0.103  inst_ControlUnit/PCSrc182_SW0 (N129)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc182 (inst_ControlUnit/PCSrc182)
     LUT4:I0->O            1   0.612   0.509  inst_ControlUnit/PCSrc324_SW0 (N135)
     LUT4_D:I0->O         30   0.612   1.224  inst_ControlUnit/PCSrc324 (inst_ControlUnit/PCSrc324)
     LUT4:I0->O            4   0.612   0.499  inst_MuxPC/y<5>1 (salida1_5_OBUF)
     OBUF:I->O                 3.169          salida1_5_OBUF (salida1<5>)
    ----------------------------------------
    Total                     22.547ns (13.741ns logic, 8.806ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_MuxWD/y_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            inst_MuxWD/y_31_1 (LATCH)
  Destination:       salida2<31> (PAD)
  Source Clock:      inst_MuxWD/y_cmp_eq00001 rising

  Data Path: inst_MuxWD/y_31_1 to salida2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.588   0.357  inst_MuxWD/y_31_1 (inst_MuxWD/y_31_1)
     OBUF:I->O                 3.169          salida2_31_OBUF (salida2<31>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 199516 / 32
-------------------------------------------------------------------------
Delay:               22.499ns (Levels of Logic = 32)
  Source:            pulsador (PAD)
  Destination:       salida1<5> (PAD)

  Data Path: pulsador to salida1<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.106   1.251  pulsador_IBUF (inst_ControlUnit/inst_MainDec/controls_cmp_eq0005)
     LUT4_L:I0->LO         1   0.612   0.103  RegWriteFinal21_1 (RegWriteFinal21)
     LUT4:I3->O           13   0.612   0.905  inst_ControlUnit/inst_MainDec/controls<10>1 (ImmSrc<1>)
     LUT4_D:I1->O         16   0.612   1.031  ImmExt<11>1 (ImmExt<11>)
     LUT4:I0->O            5   0.612   0.607  inst_Extend/Mmux_sImmExt51 (ImmExt<12>)
     LUT4:I1->O            1   0.612   0.000  inst_ALU/Madd_sALUResult_addsub0000_lut<12>1 (inst_ALU/Madd_sALUResult_addsub0000_lut<12>1)
     MUXCY:S->O            1   0.404   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<12> (inst_ALU/Madd_sALUResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<13> (inst_ALU/Madd_sALUResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<14> (inst_ALU/Madd_sALUResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<15> (inst_ALU/Madd_sALUResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<16> (inst_ALU/Madd_sALUResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<17> (inst_ALU/Madd_sALUResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<18> (inst_ALU/Madd_sALUResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<19> (inst_ALU/Madd_sALUResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<20> (inst_ALU/Madd_sALUResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<21> (inst_ALU/Madd_sALUResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<22> (inst_ALU/Madd_sALUResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<23> (inst_ALU/Madd_sALUResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<24> (inst_ALU/Madd_sALUResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<25> (inst_ALU/Madd_sALUResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  inst_ALU/Madd_sALUResult_addsub0000_cy<26> (inst_ALU/Madd_sALUResult_addsub0000_cy<26>)
     XORCY:CI->O           1   0.699   0.426  inst_ALU/Madd_sALUResult_addsub0000_xor<27> (inst_ALU/sALUResult_addsub0000<27>)
     LUT3:I1->O            1   0.612   0.000  inst_ALU/ALUControl<2>_718 (inst_ALU/ALUControl<2>_718)
     MUXF5:I0->O           1   0.278   0.387  inst_ALU/ALUControl<2>_5_f5_17 (inst_ALU/ALUControl<2>_5_f518)
     LUT4_D:I2->LO         1   0.612   0.103  inst_ALU/ALUControl<2>19 (N284)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc150 (inst_ControlUnit/PCSrc150)
     LUT4_L:I0->LO         1   0.612   0.103  inst_ControlUnit/PCSrc182_SW0 (N129)
     LUT4:I3->O            1   0.612   0.509  inst_ControlUnit/PCSrc182 (inst_ControlUnit/PCSrc182)
     LUT4:I0->O            1   0.612   0.509  inst_ControlUnit/PCSrc324_SW0 (N135)
     LUT4_D:I0->O         30   0.612   1.224  inst_ControlUnit/PCSrc324 (inst_ControlUnit/PCSrc324)
     LUT4:I0->O            4   0.612   0.499  inst_MuxPC/y<5>1 (salida1_5_OBUF)
     OBUF:I->O                 3.169          salida1_5_OBUF (salida1<5>)
    ----------------------------------------
    Total                     22.499ns (14.333ns logic, 8.166ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================


Total REAL time to Xst completion: 325.00 secs
Total CPU time to Xst completion: 280.27 secs
 
--> 


Total memory usage is 671556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :    6 (   0 filtered)

