<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>arch_ex_button_led_stm32: /media/rodrigo_che/_files/GitHub/arch_ex_button_led_stm32/arch_ex_button_led_stm32/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">arch_ex_button_led_stm32
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">example of architecture to buttons interact with leds</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bb6a392354d207333b00bd1cb9328973.html">STM32F1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_1a1855b043853774b7feae02fcb02080.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __STM32F1xx_LL_RCC_H</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __STM32F1xx_LL_RCC_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx_8h.html">stm32f1xx.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  uint32_t HCLK_Frequency;          </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define HSE_VALUE    8000000U  </span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define HSI_VALUE    8000000U  </span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U    </span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define LSI_VALUE    40000U    </span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL3RDYC               RCC_CIR_PLL3RDYC    </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL2RDYC               RCC_CIR_PLL2RDYC    </span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL3RDYF               RCC_CIR_PLL3RDYF    </span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL2RDYF               RCC_CIR_PLL2RDYF    </span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        </span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF     </span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF     </span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF     </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF    </span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF    </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF    </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL3RDYIE              RCC_CIR_PLL3RDYIE     </span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLL2RDYIE              RCC_CIR_PLL2RDYIE     </span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV2)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_1           RCC_CFGR2_PREDIV2_DIV1   </span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_2           RCC_CFGR2_PREDIV2_DIV2   </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_3           RCC_CFGR2_PREDIV2_DIV3   </span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_4           RCC_CFGR2_PREDIV2_DIV4   </span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_5           RCC_CFGR2_PREDIV2_DIV5   </span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_6           RCC_CFGR2_PREDIV2_DIV6   </span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_7           RCC_CFGR2_PREDIV2_DIV7   </span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_8           RCC_CFGR2_PREDIV2_DIV8   </span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_9           RCC_CFGR2_PREDIV2_DIV9   </span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_10          RCC_CFGR2_PREDIV2_DIV10  </span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_11          RCC_CFGR2_PREDIV2_DIV11  </span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_12          RCC_CFGR2_PREDIV2_DIV12  </span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_13          RCC_CFGR2_PREDIV2_DIV13  </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_14          RCC_CFGR2_PREDIV2_DIV14  </span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_15          RCC_CFGR2_PREDIV2_DIV15  </span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define LL_RCC_HSE_PREDIV2_DIV_16          RCC_CFGR2_PREDIV2_DIV16  </span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCO_NOCLOCK      </span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCO_SYSCLK       </span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCO_HSI          </span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCO_HSE          </span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCO_PLLCLK_DIV2  </span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO_PLL2CLK)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLL2CLK          RCC_CFGR_MCO_PLL2CLK      </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO_PLL2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO_PLL3CLK_DIV2)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2   RCC_CFGR_MCO_PLL3CLK_DIV2 </span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO_PLL3CLK_DIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO_EXT_HSE)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_EXT_HSE          RCC_CFGR_MCO_EXT_HSE      </span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO_EXT_HSE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCO_PLL3CLK)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLI2SCLK        RCC_CFGR_MCO_PLL3CLK      </span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCO_PLL3CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      </span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      </span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S2SRC                                          </span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S2SRC | (RCC_CFGR2_I2S2SRC &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S3SRC                                          </span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S3SRC | (RCC_CFGR2_I2S3SRC &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_USBPRE)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL             RCC_CFGR_USBPRE        </span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5     0x00000000U            </span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_USBPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_OTGFSPRE)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_2       RCC_CFGR_OTGFSPRE      </span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL_DIV_3       0x00000000U            </span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_OTGFSPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2 </span><span class="comment">/*ADC prescaler PCLK2 divided by 2*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4 </span><span class="comment">/*ADC prescaler PCLK2 divided by 4*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6 </span><span class="comment">/*ADC prescaler PCLK2 divided by 6*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8 </span><span class="comment">/*ADC prescaler PCLK2 divided by 8*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_RCC_I2S2_CLKSOURCE              RCC_CFGR2_I2S2SRC       </span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LL_RCC_I2S3_CLKSOURCE              RCC_CFGR2_I2S3SRC       </span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               0x00400000U     </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               RCC_CFGR_ADCPRE </span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U             </span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV128    RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLMULL2)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMULL2  </span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL2*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLMULL3)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMULL3  </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL3*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMULL4  </span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMULL5  </span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMULL6  </span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMULL7  </span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMULL8  </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMULL9  </span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLMULL6_5)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_6_5                 RCC_CFGR_PLLMULL6_5 </span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMULL10  </span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMULL11  </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMULL12  </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMULL13  </span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMULL14  </span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMULL15  </span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMULL16  </span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_PLLMULL6_5*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI_DIV_2         0x00000000U                                    </span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC                                </span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2              (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U) </span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)    </span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)    </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)    </span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)    </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)    </span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)    </span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)    </span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)    </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)    </span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)   </span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)   </span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)   </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)   </span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)   </span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)   </span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)   </span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_1        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_2        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_3        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_4        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_5        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_6        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_7        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_8        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_9        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)    </span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_10       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_11       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_12       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_13       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_14       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_15       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_PLL2_DIV_16       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16 | RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)   </span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | 0x00000000U)               </span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)         </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV1_DIV1   </span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV1_DIV2   </span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV1_DIV3   </span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV1_DIV4   </span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV1_DIV5   </span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV1_DIV6   </span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV1_DIV7   </span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV1_DIV8   </span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV1_DIV9   </span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV1_DIV10  </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV1_DIV11  </span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV1_DIV12  </span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV1_DIV13  </span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV1_DIV14  </span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV1_DIV15  </span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV1_DIV16  </span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_1                0x00000000U              </span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define LL_RCC_PREDIV_DIV_2                RCC_CFGR_PLLXTPRE        </span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_8                RCC_CFGR2_PLL3MUL8   </span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_9                RCC_CFGR2_PLL3MUL9   </span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_10               RCC_CFGR2_PLL3MUL10  </span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_11               RCC_CFGR2_PLL3MUL11  </span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_12               RCC_CFGR2_PLL3MUL12  </span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_13               RCC_CFGR2_PLL3MUL13  </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_14               RCC_CFGR2_PLL3MUL14  </span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_16               RCC_CFGR2_PLL3MUL16  </span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2S_MUL_20               RCC_CFGR2_PLL3MUL20  </span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_8                  RCC_CFGR2_PLL2MUL8   </span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_9                  RCC_CFGR2_PLL2MUL9   </span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_10                 RCC_CFGR2_PLL2MUL10  </span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_11                 RCC_CFGR2_PLL2MUL11  </span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_12                 RCC_CFGR2_PLL2MUL12  </span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_13                 RCC_CFGR2_PLL2MUL13  </span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_14                 RCC_CFGR2_PLL2MUL14  </span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_16                 RCC_CFGR2_PLL2MUL16  </span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define LL_RCC_PLL2_MUL_20                 RCC_CFGR2_PLL2MUL20  </span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLMULL6_5)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">          (((__PLLMUL__) != RCC_CFGR_PLLMULL6_5) ? \</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">              ((__INPUTFREQ__) * ((((__PLLMUL__) &amp; RCC_CFGR_PLLMULL) &gt;&gt; RCC_CFGR_PLLMULL_Pos) + 2U)) :\</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">              (((__INPUTFREQ__) * 13U) / 2U))</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) ((__INPUTFREQ__) * (((__PLLMUL__) &gt;&gt; RCC_CFGR_PLLMULL_Pos) + 2U))</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLMULL6_5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2SCLK_FREQ(__INPUTFREQ__, __PLLI2SMUL__, __PLLI2SDIV__) (((__INPUTFREQ__) * (((__PLLI2SMUL__) &gt;&gt; RCC_CFGR2_PLL3MUL_Pos) + 2U)) / (((__PLLI2SDIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLL2CLK_FREQ(__INPUTFREQ__, __PLL2MUL__, __PLL2DIV__) (((__INPUTFREQ__) * (((__PLL2MUL__) &gt;&gt; RCC_CFGR2_PLL2MUL_Pos) + 2U)) / (((__PLL2DIV__) &gt;&gt; RCC_CFGR2_PREDIV2_Pos) + 1U))</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;}</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;{</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;}</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;}</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;{</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>));</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;}</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV2)</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSE_GetPrediv2(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;{</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2));</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;{</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;}</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;{</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>) &gt;&gt; RCC_CR_HSICAL_Pos);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  MODIFY_REG(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, Value &lt;&lt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;{</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>) &gt;&gt; RCC_CR_HSITRIM_Pos);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;{</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  SET_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;}</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;{</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  SET_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;}</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;{</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;}</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>));</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  SET_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;}</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;{</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  CLEAR_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;}</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>));</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;}</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;{</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;}</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;{</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;{</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160; </div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;{</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;}</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;{</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;}</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;{</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;}</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160; </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource)</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;{</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL, MCOxSource);</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;}</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160; </div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(uint32_t I2SxSource)</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;{</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, (I2SxSource &amp; 0xFFFF0000U), (I2SxSource &lt;&lt; 16U));</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;{</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_USBPRE)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>, USBxSource);</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#else </span><span class="comment">/*RCC_CFGR_OTGFSPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE, USBxSource);</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR_USBPRE*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;}</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160; </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;{</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>, ADCxSource);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;}</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160; </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;{</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, I2Sx) &gt;&gt; 16U | I2Sx);</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;}</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;{</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, USBx));</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;}</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160; </div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;{</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, ADCx));</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160; </div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;{</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  MODIFY_REG(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;}</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160; </div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;{</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;}</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160; </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;{</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  SET_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;}</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160; </div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;{</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;}</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160; </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;{</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>));</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;}</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;{</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  SET_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;}</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;{</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  CLEAR_BIT(RCC-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;}</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160; </div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;{</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;}</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;{</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;}</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160; </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;{</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;}</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160; </div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;{</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>,</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;             (Source &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>)) | PLLMul);</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;             (Source &amp; RCC_CFGR2_PREDIV1) | ((Source &amp; (RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)) &gt;&gt; 4U));</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (Source &amp; RCC_CFGR2_PREDIV1));</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;}</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160; </div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;{</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1SRC, ((PLLSource &amp; (RCC_CFGR2_PREDIV1SRC &lt;&lt; 4U)) &gt;&gt; 4U));</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_PREDIV1SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;}</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;{</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1SRC)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  uint32_t pllsrc = READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>);</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1SRC) &lt;&lt; 4U);</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(pllsrc | predivsrc);</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>));</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1SRC*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;}</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160; </div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;{</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>));</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_PREDIV1)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1));</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>) &gt;&gt; RCC_CFGR_PLLXTPRE_Pos);</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*RCC_CFGR2_PREDIV1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;{</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLL3ON);</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;{</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLL3ON);</div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160; </div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;{</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY));</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;}</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; </div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_PLLI2S(uint32_t Divider, uint32_t Multiplicator)</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;{</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL3MUL, Divider | Multiplicator);</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;}</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160; </div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;{</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL));</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;}</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160; </div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL2_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;{</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  SET_BIT(RCC-&gt;CR, RCC_CR_PLL2ON);</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;}</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160; </div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL2_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;{</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLL2ON);</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;}</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160; </div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;{</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY));</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_PLL2(uint32_t Divider, uint32_t Multiplicator)</div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;{</div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL, Divider | Multiplicator);</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL2_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;{</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL));</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160; </div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;{</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>);</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;}</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160; </div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;{</div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>);</div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;}</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160; </div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;{</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>);</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;}</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;{</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>);</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;}</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;{</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>);</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;}</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160; </div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;{</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYC);</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;}</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160; </div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;{</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYC);</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;}</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160; </div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;{</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>);</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;}</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160; </div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;{</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>));</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;}</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160; </div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;{</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>));</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;}</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160; </div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;{</div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>));</div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;}</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160; </div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;{</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>));</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;}</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160; </div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;{</div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>));</div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;}</div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160; </div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;{</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYF) == (RCC_CIR_PLL3RDYF));</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;}</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;{</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYF) == (RCC_CIR_PLL2RDYF));</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;}</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160; </div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;{</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>));</div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;}</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160; </div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;{</div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>));</div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;}</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160; </div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;{</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>));</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;}</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160; </div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;{</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>));</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;}</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160; </div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;{</div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>));</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;}</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160; </div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;{</div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>));</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;}</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;{</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>));</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;}</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160; </div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;{</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  SET_BIT(RCC-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;}</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;{</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;}</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160; </div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;{</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;}</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160; </div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;{</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;}</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;{</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;{</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  SET_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE);</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;}</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160; </div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;{</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  SET_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE);</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160; </div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;{</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160; </div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;{</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;}</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160; </div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;{</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;}</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160; </div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;{</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;}</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160; </div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;{</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;}</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160; </div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;{</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE);</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;}</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160; </div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;{</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  CLEAR_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE);</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;}</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160; </div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;{</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>));</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;}</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160; </div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;{</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>));</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;}</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160; </div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;{</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>));</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;}</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160; </div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;{</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>));</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;{</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>));</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;}</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160; </div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;{</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL3RDYIE) == (RCC_CIR_PLL3RDYIE));</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;}</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160; </div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#if defined(RCC_PLL2_SUPPORT)</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;{</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(RCC-&gt;CIR, RCC_CIR_PLL2RDYIE) == (RCC_CIR_PLL2RDYIE));</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;}</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLL2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160; </div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;ErrorStatus LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR2_I2S2SRC)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR2_I2S2SRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160; </div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160; </div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;}</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160; </div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160; </div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1327</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:929</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1114</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1111</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1138</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:940</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1372</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1132</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1375</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1147</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1352</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39cb6bd06fb93eed1e2fe9da0297810a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1013</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1150</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1366</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:970</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1333</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1129</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:901</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1381</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67ae770db9851f14ad7c14a693f0f6d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a></div><div class="ttdeci">#define RCC_CR_HSICAL</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:904</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1123</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1349</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1357</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1369</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:910</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1120</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1144</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga970436533d6ba9f1cb8ac840476093fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:998</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9735c088436b547fff3baae2bbaa0426"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMULL</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1135</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:898</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:913</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1330</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1360</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1009</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1337</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1105</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1378</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:916</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:919</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1141</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1108</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:984</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:907</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade6d5077566e1bf81dd47156743dd05e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1072</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:895</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:922</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:1363</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32f103x6.h:951</div></div>
<div class="ttc" id="astm32f1xx_8h_html"><div class="ttname"><a href="stm32f1xx_8h.html">stm32f1xx.h</a></div><div class="ttdoc">CMSIS STM32F1xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
