/*
 *-----------------------------------------------------------------------------
 *  Copyright 1999 - 2009, Broadcom Corporation
 *  All Rights Reserved.
 *
 *  This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
 *  the contents of this file may not be disclosed to third parties, copied or
 *  duplicated in any form, in whole or in part, without the prior written
 *  permission of Broadcom Corporation.
 *
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, THE REGISTER PART OF IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: wlc_phyreg_ht.h 411442 2013-07-09 00:59:05Z $
 * on Mon Oct 26 11:51:34 2009
*/
/* FILE-CSTYLED */

/* HTPHY tables */
#define HTPHY_TBL_ID_GAIN1		0
#define HTPHY_TBL_ID_GAIN2		1
#define HTPHY_TBL_ID_GAIN3		40
#define HTPHY_TBL_ID_GAINBITS1		2
#define HTPHY_TBL_ID_GAINBITS2		3
#define HTPHY_TBL_ID_GAINBITS3		41
#define HTPHY_TBL_ID_GAINLIMIT		4
#define HTPHY_TBL_ID_WRSSIGainLimit	5
#define HTPHY_TBL_ID_RFSEQ		7
#define HTPHY_TBL_ID_AFECTRL		8
#define HTPHY_TBL_ID_ANTSWCTRLLUT	9
#define HTPHY_TBL_ID_IQLOCAL		13
#define HTPHY_TBL_ID_SAMPLEPLAY		17
#define HTPHY_TBL_ID_MCS		18
#define HTPHY_TBL_ID_CORE1TXPWRCTL	26
#define HTPHY_TBL_ID_CORE2TXPWRCTL	27
#define HTPHY_TBL_ID_CORE3TXPWRCTL	28
#define HTPHY_TBL_ID_NVNOISESHAPINGTBL	37
#define HTPHY_TBL_ID_NVRXEVMSHAPINGTBL	38
#define HTPHY_TBL_ID_TXEVMTBL		39
#define HTPHY_TBL_ID_DUPSTRNTBL		42
#define HTPHY_TBL_ID_CORE0CHANESTTBL	43
#define HTPHY_TBL_ID_CORE1CHANESTTBL	44
#define HTPHY_TBL_ID_CORE2CHANESTTBL	45
#define HTPHY_TBL_ID_PHASETRACKTBL	47

/* PAPD related tables */
#define HTPHY_TBL_ID_EPSILONTBL0   31
#define HTPHY_TBL_ID_SCALARTBL0    32
#define HTPHY_TBL_ID_EPSILONTBL1   33
#define HTPHY_TBL_ID_SCALARTBL1    34
#define HTPHY_TBL_ID_EPSILONTBL2   35
#define HTPHY_TBL_ID_SCALARTBL2    36

/* HTPHY tables: macros */
#define HTPHY_TBL_ID_GAIN(core)	\
	(((core == 0) ? HTPHY_TBL_ID_GAIN1 : \
	((core == 1) ? HTPHY_TBL_ID_GAIN2 : HTPHY_TBL_ID_GAIN3)))
#define HTPHY_TBL_ID_GAINBITS(core)	\
	(((core == 0) ? HTPHY_TBL_ID_GAINBITS1 : \
	((core == 1) ? HTPHY_TBL_ID_GAINBITS2 : HTPHY_TBL_ID_GAINBITS3)))
#define HTPHY_TBL_ID_TXPWRCTL(core)	\
	(((core == 0) ? HTPHY_TBL_ID_CORE1TXPWRCTL : \
	((core == 1) ? HTPHY_TBL_ID_CORE2TXPWRCTL : HTPHY_TBL_ID_CORE3TXPWRCTL)))
#define HTPHY_TBL_ID_CHANEST(core)	\
	(((core == 0) ? HTPHY_TBL_ID_CORE0CHANESTTBL : \
	((core == 1) ? HTPHY_TBL_ID_CORE1CHANESTTBL : HTPHY_TBL_ID_CORE2CHANESTTBL)))

/* BPHY regs offset in HTPHY */
#define HTPHY_TO_BPHY_OFF	0xc00

/* HTPHY registers ---------------------------------------------------------- */
/* HTPHY registers, this can be auto-generated by regdb.pl:
 * regdb.pl -name htphy
 *          -def /projects/BCM4331/b0/design/dot11nphy/doc/dot11nphy_regs.txt
 *          -chdr wlc_phyreg_ht.h
 *          -pfx HTPHY
 */
#define HTPHY_Version	0x000
#define HTPHY_BBConfig	0x001
#define HTPHY_RxStatus0	0x004
#define HTPHY_RxStatus1	0x005
#define HTPHY_TxError	0x007
#define HTPHY_Channel	0x008
#define HTPHY_BandControl	0x009
#define HTPHY_FourwireAddress	0x00b
#define HTPHY_FourwireDataHi	0x00c
#define HTPHY_FourwireDataLo	0x00d
#define HTPHY_RxStatus2	0x020
#define HTPHY_RxStatus3	0x021
#define HTPHY_RxStatus4	0x022
#define HTPHY_RxStatus5	0x023
#define HTPHY_crsThreshold1	0x044
#define HTPHY_crsThreshold2	0x045
#define HTPHY_crsThreshold3	0x046
#define HTPHY_crsControl	0x047
#define HTPHY_DcFiltAddress	0x048
#define HTPHY_RxFilt40Num00	0x053
#define HTPHY_RxFilt40Num01	0x054
#define HTPHY_RxFilt40Num02	0x055
#define HTPHY_RxFilt40Den00	0x056
#define HTPHY_RxFilt40Den01	0x057
#define HTPHY_RxFilt40Num10	0x058
#define HTPHY_RxFilt40Num11	0x059
#define HTPHY_RxFilt40Num12	0x05a
#define HTPHY_RxFilt40Den10	0x05b
#define HTPHY_RxFilt40Den11	0x05c
#define HTPHY_pktprocResetLen	0x060
#define HTPHY_initcarrierDetLen	0x061
#define HTPHY_clip1carrierDetLen	0x062
#define HTPHY_clip2carrierDetLen	0x063
#define HTPHY_initgainSettleLen	0x064
#define HTPHY_clip1gainSettleLen	0x065
#define HTPHY_clip2gainSettleLen	0x066
#define HTPHY_pktgainSettleLen	0x067
#define HTPHY_carriersearchtimeoutLen	0x068
#define HTPHY_timingsearchtimeoutLen	0x069
#define HTPHY_energydroptimeoutLen	0x06a
#define HTPHY_clip1nbdwellLen	0x06b
#define HTPHY_clip2nbdwellLen	0x06c
#define HTPHY_w1clip1dwellLen	0x06d
#define HTPHY_w1clip2dwellLen	0x06e
#define HTPHY_w2clip1dwellLen	0x06f
#define HTPHY_payloadcrsExtensionLen	0x070
#define HTPHY_energyDropcrsExtensionLen	0x071
#define HTPHY_TableAddress	0x072
#define HTPHY_TableDataLo	0x073
#define HTPHY_TableDataHi	0x074
#define HTPHY_WwiseLengthIndex	0x075
#define HTPHY_TxMacIfHoldOff	0x077
#define HTPHY_Core1TxControl	0x08b
#define HTPHY_Core2TxControl	0x08c
#define HTPHY_Core3TxControl	0x08d
#define HTPHY_ScramSigCtrl	0x090
#define HTPHY_NumDatatoneswwise	0x095
#define HTPHY_sigfieldmodwwise	0x097
#define HTPHY_Core1RxIQCompA0	0x09a
#define HTPHY_Core1RxIQCompB0	0x09b
#define HTPHY_Core2RxIQCompA1	0x09c
#define HTPHY_Core2RxIQCompB1	0x09d
#define HTPHY_Core3RxIQCompA2	0x09e
#define HTPHY_Core3RxIQCompB2	0x09f
#define HTPHY_RxControl	0x0a0
#define HTPHY_MLDisableMcs	0x0a1
#define HTPHY_STRAddress1	0x0ae
#define HTPHY_StrAddress2	0x0af
#define HTPHY_ClassifierCtrl	0x0b0
#define HTPHY_IQFlip	0x0b1
#define HTPHY_TxMacDelay	0x0b4
#define HTPHY_TxFrameDelay	0x0b5
#define HTPHY_txTailCountValue	0x0b9
#define HTPHY_cyclicDelayNsts1	0x0ba
#define HTPHY_cyclicDelayNsts2	0x0bb
#define HTPHY_cyclicDelayNsts3	0x0bc
#define HTPHY_BphyControl1	0x0be
#define HTPHY_BphyControl2	0x0bf
#define HTPHY_iqloCalCmd	0x0c0
#define HTPHY_iqloCalCmdNnum	0x0c1
#define HTPHY_iqloCalCmdGctl	0x0c2
#define HTPHY_sampleCmd	0x0c3
#define HTPHY_sampleLoopCount	0x0c4
#define HTPHY_sampleInitWaitCount	0x0c5
#define HTPHY_sampleDepthCount	0x0c6
#define HTPHY_sampleStatus	0x0c7
#define HTPHY_gpioLoOutEn	0x0c8
#define HTPHY_gpioHiOutEn	0x0c9
#define HTPHY_gpioSel	0x0ca
#define HTPHY_gpioClkControl	0x0cb
#define HTPHY_TxServiceField	0x0d6
#define HTPHY_NsyncscramInit0	0x0d9
#define HTPHY_NsyncscramInit1	0x0da
#define HTPHY_BphyControl3	0x0dc
#define HTPHY_BphyControl4	0x0dd
#define HTPHY_RxStatusWord0	0x0e0
#define HTPHY_RxStatusWord1	0x0e1
#define HTPHY_RxStatusWord2	0x0e2
#define HTPHY_RxStatusWord3	0x0e3
#define HTPHY_RxStatusWord4	0x0e4
#define HTPHY_RxStatusWord5	0x0e5
#define HTPHY_RxStatusLatchCtrl	0x0e6
#define HTPHY_MimoConfig	0x0ed
#define HTPHY_RadarBlankCtrl	0x0ee
#define HTPHY_Antenna0_radarFifoCtrl	0x0ef
#define HTPHY_Antenna1_radarFifoCtrl	0x0f0
#define HTPHY_Antenna0_radarFifoData	0x0f1
#define HTPHY_Antenna1_radarFifoData	0x0f2
#define HTPHY_RadarThresh0	0x0f3
#define HTPHY_RadarThresh1	0x0f4
#define HTPHY_RadarThresh0R	0x0f5
#define HTPHY_RadarThresh1R	0x0f6
#define HTPHY_crcpolynomial	0x109
#define HTPHY_NumSigCnt	0x10a
#define HTPHY_sigstartbitCtrl	0x10b
#define HTPHY_crcpolyorder	0x10c
#define HTPHY_BphyControl5	0x111
#define HTPHY_TSSIBiasVal1	0x114
#define HTPHY_TSSIBiasVal2	0x115
#define HTPHY_TSSIBiasVal3	0x116
#define HTPHY_EstPower1	0x118
#define HTPHY_EstPower2	0x119
#define HTPHY_EstPower3	0x11a
#define HTPHY_TSSIMaxTxFrmDlyTime	0x11c
#define HTPHY_TSSIMaxTssiDlyTime	0x11d
#define HTPHY_TSSIMode	0x122
#define HTPHY_RxMacifMode	0x123
#define HTPHY_CRSidleTimeCrsOnCountLo	0x124
#define HTPHY_CRSidleTimeCrsOnCountHi	0x125
#define HTPHY_CRSidleTimeMeasTimeCountLo	0x126
#define HTPHY_CRSidleTimeMeasTimeCountHi	0x127
#define HTPHY_sampleTailWaitCount	0x128
#define HTPHY_IqestCmd	0x129
#define HTPHY_IqestWaitTime	0x12a
#define HTPHY_IqestSampleCount	0x12b
#define HTPHY_IqestIqAccLo0	0x12c
#define HTPHY_IqestIqAccHi0	0x12d
#define HTPHY_IqestipwrAccLo0	0x12e
#define HTPHY_IqestipwrAccHi0	0x12f
#define HTPHY_IqestqpwrAccLo0	0x130
#define HTPHY_IqestqpwrAccHi0	0x131
#define HTPHY_IqestIqAccLo1	0x134
#define HTPHY_IqestIqAccHi1	0x135
#define HTPHY_IqestipwrAccLo1	0x136
#define HTPHY_IqestipwrAccHi1	0x137
#define HTPHY_IqestqpwrAccLo1	0x138
#define HTPHY_IqestqpwrAccHi1	0x139
#define HTPHY_IqestIqAccLo2	0x13a
#define HTPHY_IqestIqAccHi2	0x13b
#define HTPHY_IqestipwrAccLo2	0x13c
#define HTPHY_IqestipwrAccHi2	0x13d
#define HTPHY_IqestqpwrAccLo2	0x13e
#define HTPHY_IqestqpwrAccHi2	0x13f
#define HTPHY_FMDemodConfig	0x144
#define HTPHY_PhaseTrackOffset	0x14d
#define HTPHY_DmdCtrlConfig	0x14e
#define HTPHY_LLRNullFreqThreshold	0x14f
#define HTPHY_HPFBWovrdigictrl	0x154
#define HTPHY_RadarMaLength	0x157
#define HTPHY_RadarSearchCtrl	0x158
#define HTPHY_VldDataTonesSIG	0x159
#define HTPHY_VldDataTonesDATA	0x15a
#define HTPHY_Core1BPhyRxIQCompA0	0x15b
#define HTPHY_Core1BPhyRxIQCompB0	0x15c
#define HTPHY_Core2BPhyRxIQCompA1	0x15d
#define HTPHY_Core2BPhyRxIQCompB1	0x15e
#define HTPHY_Core3BPhyRxIQCompA2	0x15f
#define HTPHY_Core3BPhyRxIQCompB2	0x160
#define HTPHY_NumDatatonesWise20sig	0x171
#define HTPHY_NumDatatonesWise40sig	0x172
#define HTPHY_wwisecrcmask0	0x175
#define HTPHY_wwisecrcmask1	0x176
#define HTPHY_wwisecrcmask2	0x177
#define HTPHY_wwisecrcmask3	0x178
#define HTPHY_wwisecrcmask4	0x179
#define HTPHY_ChanestCDDshift	0x17a
#define HTPHY_HTAGCWaitCounters	0x17b
#define HTPHY_NumDatatonesdup40	0x17e
#define HTPHY_pktprocdebug	0x183
#define HTPHY_txfilt20CoeffStg0A1	0x186
#define HTPHY_txfilt20CoeffStg0A2	0x187
#define HTPHY_txfilt20CoeffStg1A1	0x188
#define HTPHY_txfilt20CoeffStg1A2	0x189
#define HTPHY_txfilt20CoeffStg2A1	0x18a
#define HTPHY_txfilt20CoeffStg2A2	0x18b
#define HTPHY_txfilt20CoeffStg0B1	0x18c
#define HTPHY_txfilt20CoeffStg0B2	0x18d
#define HTPHY_txfilt20CoeffStg0B3	0x18e
#define HTPHY_txfilt20CoeffStg1B1	0x18f
#define HTPHY_txfilt20CoeffStg1B2	0x190
#define HTPHY_txfilt20CoeffStg1B3	0x191
#define HTPHY_txfilt20CoeffStg2B1	0x192
#define HTPHY_txfilt20CoeffStg2B2	0x193
#define HTPHY_txfilt20CoeffStg2B3	0x194
#define HTPHY_txfilt40CoeffStg0A1	0x195
#define HTPHY_txfilt40CoeffStg0A2	0x196
#define HTPHY_txfilt40CoeffStg1A1	0x197
#define HTPHY_txfilt40CoeffStg1A2	0x198
#define HTPHY_txfilt40CoeffStg2A1	0x199
#define HTPHY_txfilt40CoeffStg2A2	0x19a
#define HTPHY_txfilt40CoeffStg0B1	0x19b
#define HTPHY_txfilt40CoeffStg0B2	0x19c
#define HTPHY_txfilt40CoeffStg0B3	0x19d
#define HTPHY_txfilt40CoeffStg1B1	0x19e
#define HTPHY_txfilt40CoeffStg1B2	0x19f
#define HTPHY_txfilt40CoeffStg1B3	0x1a0
#define HTPHY_txfilt40CoeffStg2B1	0x1a1
#define HTPHY_txfilt40CoeffStg2B2	0x1a2
#define HTPHY_txfilt40CoeffStg2B3	0x1a3
#define HTPHY_RSSIMultCoef0IRSSIX	0x1a4
#define HTPHY_RSSIMultCoef0IRSSIY	0x1a5
#define HTPHY_RSSIMultCoef0IRSSIZ	0x1a6
#define HTPHY_RSSIMultCoef0ITBD	0x1a7
#define HTPHY_RSSIMultCoef0IPowerDet	0x1a8
#define HTPHY_RSSIMultCoef0ITSSI	0x1a9
#define HTPHY_RSSIMultCoef0QRSSIX	0x1aa
#define HTPHY_RSSIMultCoef0QRSSIY	0x1ab
#define HTPHY_RSSIMultCoef0QRSSIZ	0x1ac
#define HTPHY_RSSIMultCoef0QTBD	0x1ad
#define HTPHY_RSSIMultCoef0QPowerDet	0x1ae
#define HTPHY_RSSIMultCoef0QTSSI	0x1af
#define HTPHY_RSSIMultCoef1IRSSIX	0x1b0
#define HTPHY_RSSIMultCoef1IRSSIY	0x1b1
#define HTPHY_RSSIMultCoef1IRSSIZ	0x1b2
#define HTPHY_RSSIMultCoef1ITBD	0x1b3
#define HTPHY_RSSIMultCoef1IPowerDet	0x1b4
#define HTPHY_RSSIMultCoef1ITSSI	0x1b5
#define HTPHY_RSSIMultCoef1QRSSIX	0x1b6
#define HTPHY_RSSIMultCoef1QRSSIY	0x1b7
#define HTPHY_RSSIMultCoef1QRSSIZ	0x1b8
#define HTPHY_RSSIMultCoef1QTBD	0x1b9
#define HTPHY_RSSIMultCoef1QPowerDet	0x1ba
#define HTPHY_RSSIMultCoef1QTSSI	0x1bb
#define HTPHY_SampCollectWaitCounter	0x1bc
#define HTPHY_PassThroughCounter	0x1bd
#define HTPHY_dssscckgainSettleLen	0x1c8
#define HTPHY_gpioLoOut	0x1c9
#define HTPHY_gpioHiOut	0x1ca
#define HTPHY_dupscale	0x1cd
#define HTPHY_BW1a	0x1ce
#define HTPHY_BW2	0x1cf
#define HTPHY_BW3	0x1d0
#define HTPHY_BW4	0x1d1
#define HTPHY_BW5	0x1d2
#define HTPHY_BW6	0x1d3
#define HTPHY_CoarseLength0	0x1d4
#define HTPHY_CoarseLength1	0x1d5
#define HTPHY_crsThreshold1u	0x1d6
#define HTPHY_crsThreshold2u	0x1d7
#define HTPHY_crsThreshold3u	0x1d8
#define HTPHY_crsControlu	0x1d9
#define HTPHY_crsThreshold1l	0x1da
#define HTPHY_crsThreshold2l	0x1db
#define HTPHY_crsThreshold3l	0x1dc
#define HTPHY_crsControll	0x1dd
#define HTPHY_StrAddress2u	0x1df
#define HTPHY_StrAddress2l	0x1e1
#define HTPHY_JumpStep0	0x1e5
#define HTPHY_JumpStep1	0x1e6
#define HTPHY_TxPwrCtrlCmd	0x1e7
#define HTPHY_TxPwrCtrlNnum	0x1e8
#define HTPHY_TxPwrCtrlIdleTssi	0x1e9
#define HTPHY_TxPwrCtrlTargetPwr	0x1ea
#define HTPHY_TxPwrCtrlBaseIndex	0x1eb
#define HTPHY_TxPwrCtrlPwrIndex	0x1ec
#define HTPHY_Core1TxPwrCtrlStatus	0x1ed
#define HTPHY_Core2TxPwrCtrlStatus	0x1ee
#define HTPHY_smallsigGainSettleLen	0x1ef
#define HTPHY_PhyStatsGainInfo0	0x1f0
#define HTPHY_PhyStatsGainInfo1	0x1f1
#define HTPHY_PhyStatsFreqEst	0x1f2
#define HTPHY_PhyStatsAdvRetard	0x1f3
#define HTPHY_PhyLoopbackMode	0x1f4
#define HTPHY_ToneMapIndex201	0x1f5
#define HTPHY_ToneMapIndex202	0x1f6
#define HTPHY_ToneMapIndex402	0x1f9
#define HTPHY_ToneMapIndex404	0x1fb
#define HTPHY_PilotToneMapIndex1	0x1fc
#define HTPHY_PilotToneMapIndex2	0x1fd
#define HTPHY_PilotToneMapIndex3	0x1fe
#define HTPHY_TxRifsFrameDelay	0x1ff
#define HTPHY_RxSigControl	0x204
#define HTPHY_dssscckCrsExtensionLen	0x20a
#define HTPHY_rifsSearchTimeoutLength	0x20c
#define HTPHY_TxRealFrameDelay	0x20d
#define HTPHY_StrWaitTime20U	0x214
#define HTPHY_StrWaitTime20L	0x215
#define HTPHY_HTSigTones	0x217
#define HTPHY_RSSIVal1	0x219
#define HTPHY_RSSIVal2	0x21a
#define HTPHY_RSSIVal3	0x21b
#define HTPHY_FrontEndDebug	0x21d
#define HTPHY_SpareReg	0x21e
#define HTPHY_fineclockgatecontrol	0x21f
#define HTPHY_fineRxclockgatecontrol	0x220
#define HTPHY_fineRx2clockgatecontrol	0x221
#define HTPHY_TxPwrCtrlInit	0x222
#define HTPHY_ed_crsEn	0x223
#define HTPHY_ed_crs20LAssertThresh0	0x228
#define HTPHY_ed_crs20LAssertThresh1	0x229
#define HTPHY_ed_crs20LDeassertThresh0	0x22a
#define HTPHY_ed_crs20LDeassertThresh1	0x22b
#define HTPHY_ed_crs20UAssertThresh0	0x22c
#define HTPHY_ed_crs20UAssertThresh1	0x22d
#define HTPHY_ed_crs20UDeassertThresh0	0x22e
#define HTPHY_ed_crs20UDeassertThresh1	0x22f
#define HTPHY_ed_crs	0x230
#define HTPHY_timeoutEn	0x231
#define HTPHY_ofdmpaydecodetimeoutlen	0x232
#define HTPHY_cckpaydecodetimeoutlen	0x233
#define HTPHY_nonpaydecodetimeoutlen	0x234
#define HTPHY_timeoutstatus	0x235
#define HTPHY_bphytestcontrol	0x23e
#define HTPHY_forceFront0	0x23f
#define HTPHY_forceFront1	0x240
#define HTPHY_forceFront2	0x241
#define HTPHY_TxCCKError	0x242
#define HTPHY_CoreConfig	0x245
#define HTPHY_AntennaDivDwellTime	0x246
#define HTPHY_AntennaCCKDivDwellTime	0x247
#define HTPHY_energydroptimeoutLen2	0x24c
#define HTPHY_mluA	0x259
#define HTPHY_zfuA	0x25a
#define HTPHY_chanupsym01	0x25b
#define HTPHY_chanupsym2	0x25c
#define HTPHY_RxStrnFilt40Num00	0x267
#define HTPHY_RxStrnFilt40Num01	0x268
#define HTPHY_RxStrnFilt40Num02	0x269
#define HTPHY_RxStrnFilt40Den00	0x26a
#define HTPHY_RxStrnFilt40Den01	0x26b
#define HTPHY_RxStrnFilt40Num10	0x26c
#define HTPHY_RxStrnFilt40Num11	0x26d
#define HTPHY_RxStrnFilt40Num12	0x26e
#define HTPHY_RxStrnFilt40Den10	0x26f
#define HTPHY_RxStrnFilt40Den11	0x270
#define HTPHY_crshighpowThreshold1	0x271
#define HTPHY_crshighpowThreshold2	0x272
#define HTPHY_crshighlowpowThreshold	0x273
#define HTPHY_crshighpowThreshold1l	0x274
#define HTPHY_crshighpowThreshold2l	0x275
#define HTPHY_crshighlowpowThresholdl	0x276
#define HTPHY_crshighpowThreshold1u	0x277
#define HTPHY_crshighpowThreshold2u	0x278
#define HTPHY_crshighlowpowThresholdu	0x279
#define HTPHY_crsacidetectThresh	0x27a
#define HTPHY_crsacidetectThreshl	0x27b
#define HTPHY_crsacidetectThreshu	0x27c
#define HTPHY_crsminpower0	0x27d
#define HTPHY_crsminpower1	0x27e
#define HTPHY_crsminpower2	0x27f
#define HTPHY_crsminpowerl0	0x280
#define HTPHY_crsminpowerl1	0x281
#define HTPHY_crsminpowerl2	0x282
#define HTPHY_crsminpoweru0	0x283
#define HTPHY_crsminpoweru1	0x284
#define HTPHY_crsminpoweru2	0x285
#define HTPHY_bphyFiltBypass	0x293
#define HTPHY_Radar_t2_min	0x295
#define HTPHY_TxPwrCtrlDamping	0x296
#define HTPHY_PapdEnable0	0x297
#define HTPHY_EpsilonTableAdjust0	0x298
#define HTPHY_EpsilonOverrideI_0	0x299
#define HTPHY_EpsilonOverrideQ_0	0x29a
#define HTPHY_PapdEnable1	0x29b
#define HTPHY_EpsilonTableAdjust1	0x29c
#define HTPHY_EpsilonOverrideI_1	0x29d
#define HTPHY_EpsilonOverrideQ_1	0x29e
#define HTPHY_PapdEnable2	0x29f
#define HTPHY_EpsilonTableAdjust2	0x2a0
#define HTPHY_EpsilonOverrideI_2	0x2a1
#define HTPHY_EpsilonOverrideQ_2	0x2a2
#define HTPHY_PapdCalAddress	0x2a3
#define HTPHY_PapdCalYrefEpsilon	0x2a4
#define HTPHY_PapdCalSettle	0x2a5
#define HTPHY_PapdCalCorrelate	0x2a6
#define HTPHY_PapdCalShifts0	0x2a7
#define HTPHY_PapdCalShifts1	0x2a8
#define HTPHY_PapdCalShifts2	0x2a9
#define HTPHY_sampleStartAddr	0x2aa
#define HTPHY_Radar_adc_to_dbm	0x2ab
#define HTPHY_PapdCalYref_I2	0x2ac
#define HTPHY_PapdCalYref_Q2	0x2ad
#define HTPHY_PapdCalYref_I1	0x2b1
#define HTPHY_PapdCalYref_Q1	0x2b2
#define HTPHY_TxClipThreshCCK0	0x2b3
#define HTPHY_TxClipThreshBPSK0	0x2b4
#define HTPHY_TxClipThreshQPSK0	0x2b5
#define HTPHY_TxClipThresh16QAM0	0x2b6
#define HTPHY_TxClipThresh64QAM0	0x2b7
#define HTPHY_TxClipThreshCCK1	0x2b8
#define HTPHY_TxClipThreshBPSK1	0x2b9
#define HTPHY_TxClipThreshQPSK1	0x2ba
#define HTPHY_TxClipThresh16QAM1	0x2bb
#define HTPHY_TxClipThresh64QAM1	0x2bc
#define HTPHY_TxClipThreshCCK2	0x2bd
#define HTPHY_TxClipThreshBPSK2	0x2be
#define HTPHY_TxClipThreshQPSK2	0x2bf
#define HTPHY_TxClipThresh16QAM2	0x2c0
#define HTPHY_TxClipThresh64QAM2	0x2c1
#define HTPHY_CplresetPulse	0x2c2
#define HTPHY_PapdCalStart	0x2c3
#define HTPHY_PapdCalYref_I0	0x2c4
#define HTPHY_PapdCalYref_Q0	0x2c5
#define HTPHY_PapdCalYrefOverride_I0	0x2c6
#define HTPHY_PapdCalYrefOverride_Q0	0x2c7
#define HTPHY_PapdCalYrefOverride_I1	0x2c8
#define HTPHY_PapdCalYrefOverride_Q1	0x2c9
#define HTPHY_ccktxfilt20CoeffStg0A1	0x2ca
#define HTPHY_ccktxfilt20CoeffStg0A2	0x2cb
#define HTPHY_ccktxfilt20CoeffStg1A1	0x2cc
#define HTPHY_ccktxfilt20CoeffStg1A2	0x2cd
#define HTPHY_ccktxfilt20CoeffStg2A1	0x2ce
#define HTPHY_ccktxfilt20CoeffStg2A2	0x2cf
#define HTPHY_ccktxfilt20CoeffStg0B1	0x2d0
#define HTPHY_ccktxfilt20CoeffStg0B2	0x2d1
#define HTPHY_ccktxfilt20CoeffStg0B3	0x2d2
#define HTPHY_ccktxfilt20CoeffStg1B1	0x2d3
#define HTPHY_ccktxfilt20CoeffStg1B2	0x2d4
#define HTPHY_ccktxfilt20CoeffStg1B3	0x2d5
#define HTPHY_ccktxfilt20CoeffStg2B1	0x2d6
#define HTPHY_ccktxfilt20CoeffStg2B2	0x2d7
#define HTPHY_ccktxfilt20CoeffStg2B3	0x2d8
#define HTPHY_BphyControl6	0x2d9
#define HTPHY_Auxphystats0	0x2da
#define HTPHY_BphyControl7	0x2db
#define HTPHY_SpareRx2	0x2dc
#define HTPHY_StrStartLevelGainThresh	0x2dd
#define HTPHY_RadarBlankCtrl2	0x2de
#define HTPHY_papdCalCorrDebugAddr	0x2df
#define HTPHY_papdCalFirstCorr_I0	0x2e0
#define HTPHY_papdCalFirstCorr_Q0	0x2e1
#define HTPHY_papdCalLastCorr_I0	0x2e2
#define HTPHY_papdCalLastCorr_Q0	0x2e3
#define HTPHY_papdCalFirstCorr_I1	0x2e4
#define HTPHY_papdCalFirstCorr_Q1	0x2e5
#define HTPHY_papdCalLastCorr_I1	0x2e6
#define HTPHY_papdCalLastCorr_Q1	0x2e7
#define HTPHY_papdCalFirstCorr_I2	0x2e8
#define HTPHY_papdCalFirstCorr_Q2	0x2e9
#define HTPHY_papdCalLastCorr_I2	0x2ea
#define HTPHY_papdCalLastCorr_Q2	0x2eb
#define HTPHY_PapdEpsilonUpdateIterations	0x2ed
#define HTPHY_RadarDetectConfig1	0x2ee
#define HTPHY_RadarT3BelowMin	0x2ef
#define HTPHY_RadarT3Timeout	0x2f0
#define HTPHY_RadarResetBlankingDelay	0x2f1
#define HTPHY_nvcfg0	0x2f2
#define HTPHY_nvcfg1	0x2f3
#define HTPHY_nvcfg2	0x2f4
#define HTPHY_nvcfg3	0x2f5
#define HTPHY_ADC_PreClip1_CtrLen	0x308
#define HTPHY_ADC_PreClip2_CtrLen	0x309
#define HTPHY_ADC_PreClip_Enable	0x30a
#define HTPHY_finetimingtimeoutLen	0x30b
#define HTPHY_hilbertCoeffA0	0x30c
#define HTPHY_hilbertCoeffA1	0x30d
#define HTPHY_ClassifierCtrl2	0x310
#define HTPHY_ClassifierCtrl3	0x311
#define HTPHY_ClassifierCtrl4	0x312
#define HTPHY_ClassifierLogAC1	0x313
#define HTPHY_STRCtrl20U	0x318
#define HTPHY_STRCtrl20L	0x319
#define HTPHY_STRPwrThreshU	0x31a
#define HTPHY_STRPwrThreshL	0x31b
#define HTPHY_FSTRCtrl	0x320
#define HTPHY_FSTRWinLen	0x321
#define HTPHY_FSTRVal	0x322
#define HTPHY_FSTRHiPwrTh	0x323
#define HTPHY_FSTRMetricTh	0x324
#define HTPHY_FSTRHiPwrSmooth	0x325
#define HTPHY_FSTRLowPwrSmooth	0x326
#define HTPHY_PingPongComp	0x32f
#define HTPHY_AdcDataCollect	0x34a
#define HTPHY_PapdIpaOffCorr	0x358
#define HTPHY_PapdIpaOffPower	0x359
#define HTPHY_Core0DesiredPower	0x400
#define HTPHY_Core0cckDesiredPower	0x401
#define HTPHY_Core0barelyClipBackoff	0x402
#define HTPHY_Core0cckbarelyClipBackoff	0x403
#define HTPHY_Core0computeGainInfo	0x404
#define HTPHY_Core0cckcomputeGainInfo	0x405
#define HTPHY_Core0MinMaxGain	0x406
#define HTPHY_Core0cckMinMaxGain	0x407
#define HTPHY_Core0edThreshold	0x40b
#define HTPHY_Core0smallsigThreshold	0x40c
#define HTPHY_Core0nbClipThreshold	0x40d
#define HTPHY_Core0Clip1Threshold	0x40e
#define HTPHY_Core0Clip2Threshold	0x40f
#define HTPHY_Core0InitGainCodeA2059	0x410
#define HTPHY_Core0InitGainCodeB2059	0x411
#define HTPHY_Core0clipHiGainCodeA2059	0x412
#define HTPHY_Core0clipHiGainCodeB2059	0x413
#define HTPHY_Core0clipmdGainCodeA2059	0x414
#define HTPHY_Core0clipmdGainCodeB2059	0x415
#define HTPHY_Core0cliploGainCodeA2059	0x416
#define HTPHY_Core0cliploGainCodeB2059	0x417
#define HTPHY_Core0clip2GainCodeA2059	0x418
#define HTPHY_Core0clip2GainCodeB2059	0x419
#define HTPHY_Core0_BiQuad_MaxGain	0x41a
#define HTPHY_Core0lpfQ2059	0x41b
#define HTPHY_Core0HpFBw2059	0x41c
#define HTPHY_ed_crsAssertThresh0	0x420
#define HTPHY_ed_crsDeassertThresh0	0x421
#define HTPHY_Core0_TargetVar_log2	0x422
#define HTPHY_Core0_BPHY_TargetVar_log2	0x423
#define HTPHY_Core0clipwbThreshold2059	0x424
#define HTPHY_Core0w1Threshold2059	0x425
#define HTPHY_Core0PreClip1Threshold	0x426
#define HTPHY_Core0PreClip2Threshold	0x427
#define HTPHY_Core0Adcclip	0x428
#define HTPHY_Core1DesiredPower	0x440
#define HTPHY_Core1cckDesiredPower	0x441
#define HTPHY_Core1barelyClipBackoff	0x442
#define HTPHY_Core1cckbarelyClipBackoff	0x443
#define HTPHY_Core1computeGainInfo	0x444
#define HTPHY_Core1cckcomputeGainInfo	0x445
#define HTPHY_Core1MinMaxGain	0x446
#define HTPHY_Core1cckMinMaxGain	0x447
#define HTPHY_Core1edThreshold	0x44b
#define HTPHY_Core1smallsigThreshold	0x44c
#define HTPHY_Core1nbClipThreshold	0x44d
#define HTPHY_Core1Clip1Threshold	0x44e
#define HTPHY_Core1Clip2Threshold	0x44f
#define HTPHY_Core1InitGainCodeA2059	0x450
#define HTPHY_Core1InitGainCodeB2059	0x451
#define HTPHY_Core1clipHiGainCodeA2059	0x452
#define HTPHY_Core1clipHiGainCodeB2059	0x453
#define HTPHY_Core1clipmdGainCodeA2059	0x454
#define HTPHY_Core1clipmdGainCodeB2059	0x455
#define HTPHY_Core1cliploGainCodeA2059	0x456
#define HTPHY_Core1cliploGainCodeB2059	0x457
#define HTPHY_Core1clip2GainCodeA2059	0x458
#define HTPHY_Core1clip2GainCodeB2059	0x459
#define HTPHY_Core1_BiQuad_MaxGain	0x45a
#define HTPHY_Core1lpfQ2059	0x45b
#define HTPHY_Core1HpFBw2059	0x45c
#define HTPHY_ed_crsAssertThresh1	0x460
#define HTPHY_ed_crsDeassertThresh1	0x461
#define HTPHY_Core1_TargetVar_log2	0x462
#define HTPHY_Core1_BPHY_TargetVar_log2	0x463
#define HTPHY_Core1clipwbThreshold2059	0x464
#define HTPHY_Core1w1Threshold2059	0x465
#define HTPHY_Core1PreClip1Threshold	0x466
#define HTPHY_Core1PreClip2Threshold	0x467
#define HTPHY_Core1Adcclip	0x468
#define HTPHY_Core2DesiredPower	0x480
#define HTPHY_Core2cckDesiredPower	0x481
#define HTPHY_Core2barelyClipBackoff	0x482
#define HTPHY_Core2cckbarelyClipBackoff	0x483
#define HTPHY_Core2computeGainInfo	0x484
#define HTPHY_Core2cckcomputeGainInfo	0x485
#define HTPHY_Core2MinMaxGain	0x486
#define HTPHY_Core2cckMinMaxGain	0x487
#define HTPHY_Core2edThreshold	0x48b
#define HTPHY_Core2smallsigThreshold	0x48c
#define HTPHY_Core2nbClipThreshold	0x48d
#define HTPHY_Core2Clip1Threshold	0x48e
#define HTPHY_Core2Clip2Threshold	0x48f
#define HTPHY_Core2InitGainCodeA2059	0x490
#define HTPHY_Core2InitGainCodeB2059	0x491
#define HTPHY_Core2clipHiGainCodeA2059	0x492
#define HTPHY_Core2clipHiGainCodeB2059	0x493
#define HTPHY_Core2clipmdGainCodeA2059	0x494
#define HTPHY_Core2clipmdGainCodeB2059	0x495
#define HTPHY_Core2cliploGainCodeA2059	0x496
#define HTPHY_Core2cliploGainCodeB2059	0x497
#define HTPHY_Core2clip2GainCodeA2059	0x498
#define HTPHY_Core2clip2GainCodeB2059	0x499
#define HTPHY_Core2_BiQuad_MaxGain	0x49a
#define HTPHY_Core2lpfQ2059	0x49b
#define HTPHY_Core2HpFBw2059	0x49c
#define HTPHY_ed_crsAssertThresh2	0x4a0
#define HTPHY_ed_crsDeassertThresh2	0x4a1
#define HTPHY_Core2_TargetVar_log2	0x4a2
#define HTPHY_Core2_BPHY_TargetVar_log2	0x4a3
#define HTPHY_Core2clipwbThreshold2059	0x4a4
#define HTPHY_Core2w1Threshold2059	0x4a5
#define HTPHY_Core2PreClip1Threshold	0x4a6
#define HTPHY_Core2PreClip2Threshold	0x4a7
#define HTPHY_Core2Adcclip	0x4a8
#define HTPHY_MLparams	0x500
#define HTPHY_Mllogssratio	0x501
#define HTPHY_Mllogssratioslope	0x502
#define HTPHY_FreqGain0	0x510
#define HTPHY_FreqGain1	0x511
#define HTPHY_FreqGain2	0x512
#define HTPHY_FreqGain3	0x513
#define HTPHY_FreqGain4	0x514
#define HTPHY_FreqGain5	0x515
#define HTPHY_FreqGain6	0x516
#define HTPHY_FreqGain7	0x517
#define HTPHY_FreqGainBypass	0x518
#define HTPHY_TRLossValue	0x520
#define HTPHY_CoreAdcclipI	0x521
#define HTPHY_CoreAdcclipQ	0x522
#define HTPHY_LtrnOffsetGain	0x530
#define HTPHY_LtrnOffset	0x531
#define HTPHY_LtrnOffsetGain_20L	0x532
#define HTPHY_LtrnOffset_20L	0x533
#define HTPHY_LtrnOffsetGain_20U	0x534
#define HTPHY_LtrnOffset_20U	0x535
#define HTPHY_highpowAntswitchThresh	0x540
#define HTPHY_bphycrsminpower0	0x541
#define HTPHY_bphycrsminpower1	0x542
#define HTPHY_bphycrsminpower2	0x543
#define HTPHY_cckshiftbitsRefVar	0x544
#define HTPHY_overideDigiGain0	0x545
#define HTPHY_overideDigiGain1	0x546
#define HTPHY_DigiGainLimit0	0x547
#define HTPHY_bphyaciThresh0	0x548
#define HTPHY_bphyaciThresh1	0x549
#define HTPHY_bphyaciThresh2	0x54a
#define HTPHY_bphyaciThresh3	0x54b
#define HTPHY_bphyaciPwrThresh0	0x54c
#define HTPHY_bphyaciPwrThresh1	0x54d
#define HTPHY_bphyaciPwrThresh2	0x54e
#define HTPHY_NormVarHystTh	0x550
#define HTPHY_BrdSel_NormVarHystTh	0x551
#define HTPHY_RfseqMode	0x800
#define HTPHY_RfseqCoreActv2059	0x801
#define HTPHY_RfseqTrigger	0x803
#define HTPHY_RfseqStatus0	0x804
#define HTPHY_RfseqStatus1	0x805
#define HTPHY_PhyStreamDisable	0x806
#define HTPHY_AntSelConfig2059	0x808
#define HTPHY_AntDivConfig2059	0x809
#define HTPHY_RfctrlCmd	0x810
#define HTPHY_RfctrlAntSwLUTIdx	0x811
#define HTPHY_BT_SwControl	0x812
#define HTPHY_Rfctrlcore0LUTLna	0x820
#define HTPHY_Rfctrlcore1LUTLna	0x821
#define HTPHY_Rfctrlcore2LUTLna	0x822
#define HTPHY_Rfctrlcore0LUTPa	0x824
#define HTPHY_Rfctrlcore1LUTPa	0x825
#define HTPHY_Rfctrlcore2LUTPa	0x826
#define HTPHY_Rfctrl_2Gx5G	0x828
#define HTPHY_Rfctrlcore0gpio0	0x830
#define HTPHY_Rfctrlcore0gpio1	0x831
#define HTPHY_Rfctrlcore0gpio2	0x832
#define HTPHY_Rfctrlcore0gpio3	0x833
#define HTPHY_Rfctrlcore1gpio0	0x834
#define HTPHY_Rfctrlcore1gpio1	0x835
#define HTPHY_Rfctrlcore1gpio2	0x836
#define HTPHY_Rfctrlcore1gpio3	0x837
#define HTPHY_Rfctrlcore2gpio0	0x838
#define HTPHY_Rfctrlcore2gpio1	0x839
#define HTPHY_Rfctrlcore2gpio2	0x83a
#define HTPHY_Rfctrlcore2gpio3	0x83b
#define HTPHY_RfctrlOverride0	0x840
#define HTPHY_RfctrlOverrideAux0	0x841
#define HTPHY_RfctrlOverrideLpfCT0	0x842
#define HTPHY_RfctrlOverrideLpfPU0	0x843
#define HTPHY_RfctrlCorePU0	0x844
#define HTPHY_RfctrlRXGAIN0	0x845
#define HTPHY_RfctrlTXGAIN0	0x846
#define HTPHY_Rfctrl_lpf_gain0	0x847
#define HTPHY_RfctrlCoreAux0	0x848
#define HTPHY_RfctrlCoreLpfCT0	0x849
#define HTPHY_RfctrlCoreLpfPU0	0x84a
#define HTPHY_RfctrlCoreRCCAL0	0x84b
#define HTPHY_RfctrlIntc0	0x84c
#define HTPHY_RfctrlOverride1	0x860
#define HTPHY_RfctrlOverrideAux1	0x861
#define HTPHY_RfctrlOverrideLpfCT1	0x862
#define HTPHY_RfctrlOverrideLpfPU1	0x863
#define HTPHY_RfctrlCorePU1	0x864
#define HTPHY_RfctrlRXGAIN1	0x865
#define HTPHY_RfctrlTXGAIN1	0x866
#define HTPHY_Rfctrl_lpf_gain1	0x867
#define HTPHY_RfctrlCoreAux1	0x868
#define HTPHY_RfctrlCoreLpfCT1	0x869
#define HTPHY_RfctrlCoreLpfPU1	0x86a
#define HTPHY_RfctrlCoreRCCAL1	0x86b
#define HTPHY_RfctrlIntc1	0x86c
#define HTPHY_RfctrlOverride2	0x880
#define HTPHY_RfctrlOverrideAux2	0x881
#define HTPHY_RfctrlOverrideLpfCT2	0x882
#define HTPHY_RfctrlOverrideLpfPU2	0x883
#define HTPHY_RfctrlCorePU2	0x884
#define HTPHY_RfctrlRXGAIN2	0x885
#define HTPHY_RfctrlTXGAIN2	0x886
#define HTPHY_Rfctrl_lpf_gain2	0x887
#define HTPHY_RfctrlCoreAux2	0x888
#define HTPHY_RfctrlCoreLpfCT2	0x889
#define HTPHY_RfctrlCoreLpfPU2	0x88a
#define HTPHY_RfctrlCoreRCCAL2	0x88b
#define HTPHY_RfctrlIntc2	0x88c
#define HTPHY_AfeseqRx2TxPwrUpDownDly40M	0x900
#define HTPHY_AfeseqTx2RxPwrUpDownDly40M	0x901
#define HTPHY_AfeseqRx2TxPwrUpDownDly20M	0x902
#define HTPHY_AfeseqTx2RxPwrUpDownDly20M	0x903
#define HTPHY_AfeseqRx2TxPwrUpDownDly10M	0x904
#define HTPHY_AfeseqTx2RxPwrUpDownDly10M	0x905
#define HTPHY_AfeseqInitDACgain	0x908
#define HTPHY_AfectrlOverride0	0x910
#define HTPHY_AfectrlCore0	0x911
#define HTPHY_AfectrlDacGain0	0x912
#define HTPHY_AfectrlOverride1	0x914
#define HTPHY_AfectrlCore1	0x915
#define HTPHY_AfectrlDacGain1	0x916
#define HTPHY_AfectrlOverride2	0x918
#define HTPHY_AfectrlCore2	0x919
#define HTPHY_AfectrlDacGain2	0x91a
#define HTPHY_mimophycrsTxExtension	0x94f
#define HTPHY_PowerDet1	0x950
#define HTPHY_PowerDet2	0x951
#define HTPHY_PowerDet3	0x952
#define HTPHY_RSSIMaxrssiDlyTime	0x955
#define HTPHY_TXSpatMapper0	0x956
#define HTPHY_TXSpatMapper1	0x957
#define HTPHY_TXSpatMapper2	0x958
#define HTPHY_TXSpatMapper3	0x959
#define HTPHY_TXSpatMapper4	0x95a
#define HTPHY_TXSpatMapper5	0x95b
#define HTPHY_TxPwrCtrlCore0TSSISensLmt	0x960
#define HTPHY_TxPwrCtrlCore1TSSISensLmt	0x961
#define HTPHY_TxPwrCtrlCore2TSSISensLmt	0x962
#define HTPHY_TxPwrCtrlInit1	0x964
#define HTPHY_TxPwrCtrlIdleTssi1	0x965
#define HTPHY_TxPwrCtrlTargetPwr1	0x966
#define HTPHY_TxPwrCtrlBaseIndex1	0x967
#define HTPHY_TxPwrCtrlPwrIndex1	0x968
#define HTPHY_Core3TxPwrCtrlStatus	0x969
#define HTPHY_PapdCalYrefOverride_I2	0x96a
#define HTPHY_PapdCalYrefOverride_Q2	0x96b
#define HTPHY_PhyStatsGainInfo2	0x970
#define HTPHY_Auxphystats1	0x971
#define HTPHY_Auxphystats2	0x972
#define HTPHY_RSSIMultCoef2IRSSIX	0x980
#define HTPHY_RSSIMultCoef2IRSSIY	0x981
#define HTPHY_RSSIMultCoef2IRSSIZ	0x982
#define HTPHY_RSSIMultCoef2ITBD	0x983
#define HTPHY_RSSIMultCoef2IPowerDet	0x984
#define HTPHY_RSSIMultCoef2ITSSI	0x985
#define HTPHY_RSSIMultCoef2QRSSIX	0x986
#define HTPHY_RSSIMultCoef2QRSSIY	0x987
#define HTPHY_RSSIMultCoef2QRSSIZ	0x988
#define HTPHY_RSSIMultCoef2QTBD	0x989
#define HTPHY_RSSIMultCoef2QPowerDet	0x98a
#define HTPHY_RSSIMultCoef2QTSSI	0x98b
#define HTPHY_LDPCIMItargetLow	0x98c
#define HTPHY_LDPCIMItargetHigh	0x98d
#define HTPHY_LDPCtermControl	0x98e
/* REV1+ additional registers */
#define HTPHY_LDPCControl	0x98f
#define HTPHY_LDPCNumCodewordsLow	0x990
#define HTPHY_LDPCNumCodewordsHigh	0x991
#define HTPHY_LDPCNumIterationsLow	0x992
#define HTPHY_LDPCNumIterationsHigh	0x993
#define HTPHY_LDPCNumBlockErrorsLow	0x994
#define HTPHY_LDPCNumBlockErrorsHigh	0x995
#define HTPHY_TX_iqcal_gain_bwAddress	0x9a0
#define HTPHY_TX_loft_fine_iAddress	0x9a1
#define HTPHY_TX_loft_fine_qAddress	0x9a2
#define HTPHY_TX_loft_coarse_iAddress	0x9a3
#define HTPHY_TX_loft_coarse_qAddress	0x9a4
/* REV1+ additional registers END */

/* Bits in HTPHY_Version */
#define HTPHY_Version_analogType_SHIFT	12
#define HTPHY_Version_analogType_MASK	(0xf << HTPHY_Version_analogType_SHIFT)
#define HTPHY_Version_phyType_SHIFT	8
#define HTPHY_Version_phyType_MASK	(0xf << HTPHY_Version_phyType_SHIFT)
#define HTPHY_Version_version_SHIFT	0
#define HTPHY_Version_version_MASK	(0xf << HTPHY_Version_version_SHIFT)

/* Bits in HTPHY_BBConfig */
#define HTPHY_BBConfig_resample_clk160_SHIFT	15
#define HTPHY_BBConfig_resample_clk160_MASK	(0x1 << HTPHY_BBConfig_resample_clk160_SHIFT)
#define HTPHY_BBConfig_resetCCA_SHIFT	14
#define HTPHY_BBConfig_resetCCA_MASK	(0x1 << HTPHY_BBConfig_resetCCA_SHIFT)
#define HTPHY_BBConfig_resamplerFreq_SHIFT	13
#define HTPHY_BBConfig_resamplerFreq_MASK	(0x1 << HTPHY_BBConfig_resamplerFreq_SHIFT)
#define HTPHY_BBConfig_antDiv_SHIFT	7
#define HTPHY_BBConfig_antDiv_MASK	(0x3 << HTPHY_BBConfig_antDiv_SHIFT)
#define HTPHY_BBConfig_chk_pwr_en_SHIFT	0
#define HTPHY_BBConfig_chk_pwr_en_MASK	(0x1 << HTPHY_BBConfig_chk_pwr_en_SHIFT)

/* Bits in HTPHY_RxStatus0 */
#define HTPHY_RxStatus0_RxStatus_SHIFT	0
#define HTPHY_RxStatus0_RxStatus_MASK	(0xffff << HTPHY_RxStatus0_RxStatus_SHIFT)

/* Bits in HTPHY_RxStatus1 */
#define HTPHY_RxStatus1_RxStatus_SHIFT	0
#define HTPHY_RxStatus1_RxStatus_MASK	(0xffff << HTPHY_RxStatus1_RxStatus_SHIFT)

/* Bits in HTPHY_TxError */
#define HTPHY_TxError_NDPError_SHIFT 11
#define HTPHY_TxError_NDPError_MASK (0x1 << HTPHY_TxError_NDPError_SHIFT)
#define HTPHY_TxError_RsvdBitError_SHIFT 10
#define HTPHY_TxError_RsvdBitError_MASK (0x1 << ACPHY_TxError_RsvdBitError_SHIFT)
#define HTPHY_TxError_illegal_frame_type_SHIFT	9
#define HTPHY_TxError_illegal_frame_type_MASK	(0x1 << HTPHY_TxError_illegal_frame_type_SHIFT)
#define HTPHY_TxError_COMBUnsupport_SHIFT	8
#define HTPHY_TxError_COMBUnsupport_MASK	(0x1 << HTPHY_TxError_COMBUnsupport_SHIFT)
#define HTPHY_TxError_BWUnsupport_SHIFT	7
#define HTPHY_TxError_BWUnsupport_MASK	(0x1 << HTPHY_TxError_BWUnsupport_SHIFT)
#define HTPHY_TxError_txInCal_SHIFT	6
#define HTPHY_TxError_txInCal_MASK	(0x1 << HTPHY_TxError_txInCal_SHIFT)
#define HTPHY_TxError_send_frame_low_SHIFT	5
#define HTPHY_TxError_send_frame_low_MASK	(0x1 << HTPHY_TxError_send_frame_low_SHIFT)
#define HTPHY_TxError_lengthmismatch_short_SHIFT	4
#define HTPHY_TxError_lengthmismatch_short_MASK	(0x1 << HTPHY_TxError_lengthmismatch_short_SHIFT)
#define HTPHY_TxError_lengthmismatch_long_SHIFT	3
#define HTPHY_TxError_lengthmismatch_long_MASK	(0x1 << HTPHY_TxError_lengthmismatch_long_SHIFT)
#define HTPHY_TxError_invalidRate_SHIFT	2
#define HTPHY_TxError_invalidRate_MASK	(0x1 << HTPHY_TxError_invalidRate_SHIFT)

/* Bits in HTPHY_Channel */
#define HTPHY_Channel_currentChannel_SHIFT	0
#define HTPHY_Channel_currentChannel_MASK	(0xff << HTPHY_Channel_currentChannel_SHIFT)

/* Bits in HTPHY_BandControl */
#define HTPHY_BandControl_currentBand_SHIFT	0
#define HTPHY_BandControl_currentBand_MASK	(0x1 << HTPHY_BandControl_currentBand_SHIFT)

/* Bits in HTPHY_FourwireAddress */
#define HTPHY_FourwireAddress_fourwireAddress_SHIFT	0
#define HTPHY_FourwireAddress_fourwireAddress_MASK	(0x3ff << HTPHY_FourwireAddress_fourwireAddress_SHIFT)
#define HTPHY_FourwireAddress_fourwireJtagEn_SHIFT	12
#define HTPHY_FourwireAddress_fourwireJtagEn_MASK	(0xf << HTPHY_FourwireAddress_fourwireJtagEn_SHIFT)

/* Bits in HTPHY_FourwireDataHi */
#define HTPHY_FourwireDataHi_fourwireDataHi_SHIFT	0
#define HTPHY_FourwireDataHi_fourwireDataHi_MASK	(0xffff << HTPHY_FourwireDataHi_fourwireDataHi_SHIFT)

/* Bits in HTPHY_FourwireDataLo */
#define HTPHY_FourwireDataLo_fourwireDataLo_SHIFT	0
#define HTPHY_FourwireDataLo_fourwireDataLo_MASK	(0xffff << HTPHY_FourwireDataLo_fourwireDataLo_SHIFT)

/* Bits in HTPHY_RxStatus2 */
#define HTPHY_RxStatus2_RxStatus_SHIFT	0
#define HTPHY_RxStatus2_RxStatus_MASK	(0xffff << HTPHY_RxStatus2_RxStatus_SHIFT)

/* Bits in HTPHY_RxStatus3 */
#define HTPHY_RxStatus3_RxStatus_SHIFT	0
#define HTPHY_RxStatus3_RxStatus_MASK	(0xffff << HTPHY_RxStatus3_RxStatus_SHIFT)

/* Bits in HTPHY_RxStatus4 */
#define HTPHY_RxStatus4_RxStatus_SHIFT	0
#define HTPHY_RxStatus4_RxStatus_MASK	(0xffff << HTPHY_RxStatus4_RxStatus_SHIFT)

/* Bits in HTPHY_RxStatus5 */
#define HTPHY_RxStatus5_RxStatus_SHIFT	0
#define HTPHY_RxStatus5_RxStatus_MASK	(0xffff << HTPHY_RxStatus5_RxStatus_SHIFT)

/* Bits in HTPHY_crsThreshold1 */
#define HTPHY_crsThreshold1_autoThresh_SHIFT	0
#define HTPHY_crsThreshold1_autoThresh_MASK	(0xff << HTPHY_crsThreshold1_autoThresh_SHIFT)
#define HTPHY_crsThreshold1_autoThresh2_SHIFT	8
#define HTPHY_crsThreshold1_autoThresh2_MASK	(0xff << HTPHY_crsThreshold1_autoThresh2_SHIFT)

/* Bits in HTPHY_crsThreshold2 */
#define HTPHY_crsThreshold2_peakThresh_SHIFT	0
#define HTPHY_crsThreshold2_peakThresh_MASK	(0xff << HTPHY_crsThreshold2_peakThresh_SHIFT)
#define HTPHY_crsThreshold2_peakDiffThresh_SHIFT	8
#define HTPHY_crsThreshold2_peakDiffThresh_MASK	(0xff << HTPHY_crsThreshold2_peakDiffThresh_SHIFT)

/* Bits in HTPHY_crsThreshold3 */
#define HTPHY_crsThreshold3_peakValThresh_SHIFT	8
#define HTPHY_crsThreshold3_peakValThresh_MASK	(0xff << HTPHY_crsThreshold3_peakValThresh_SHIFT)

/* Bits in HTPHY_crsControl */
#define HTPHY_crsControl_muxSelect_SHIFT	0
#define HTPHY_crsControl_muxSelect_MASK	(0x3 << HTPHY_crsControl_muxSelect_SHIFT)
#define HTPHY_crsControl_autoEnable_SHIFT	2
#define HTPHY_crsControl_autoEnable_MASK	(0x1 << HTPHY_crsControl_autoEnable_SHIFT)
#define HTPHY_crsControl_mfEnable_SHIFT	3
#define HTPHY_crsControl_mfEnable_MASK	(0x1 << HTPHY_crsControl_mfEnable_SHIFT)
#define HTPHY_crsControl_totEnable_SHIFT	4
#define HTPHY_crsControl_totEnable_MASK	(0x1 << HTPHY_crsControl_totEnable_SHIFT)

/* Bits in HTPHY_DcFiltAddress */
#define HTPHY_DcFiltAddress_dcCoef0_SHIFT	0
#define HTPHY_DcFiltAddress_dcCoef0_MASK	(0x1f << HTPHY_DcFiltAddress_dcCoef0_SHIFT)
#define HTPHY_DcFiltAddress_dcBypass_SHIFT	8
#define HTPHY_DcFiltAddress_dcBypass_MASK	(0x1 << HTPHY_DcFiltAddress_dcBypass_SHIFT)

/* Bits in HTPHY_RxFilt40Num00 */
#define HTPHY_RxFilt40Num00_RxFilt40Num00_SHIFT	0
#define HTPHY_RxFilt40Num00_RxFilt40Num00_MASK	(0x7ff << HTPHY_RxFilt40Num00_RxFilt40Num00_SHIFT)

/* Bits in HTPHY_RxFilt40Num01 */
#define HTPHY_RxFilt40Num01_RxFilt40Num01_SHIFT	0
#define HTPHY_RxFilt40Num01_RxFilt40Num01_MASK	(0x7ff << HTPHY_RxFilt40Num01_RxFilt40Num01_SHIFT)

/* Bits in HTPHY_RxFilt40Num02 */
#define HTPHY_RxFilt40Num02_RxFilt40Num02_SHIFT	0
#define HTPHY_RxFilt40Num02_RxFilt40Num02_MASK	(0x7ff << HTPHY_RxFilt40Num02_RxFilt40Num02_SHIFT)

/* Bits in HTPHY_RxFilt40Den00 */
#define HTPHY_RxFilt40Den00_RxFilt40Den00_SHIFT	0
#define HTPHY_RxFilt40Den00_RxFilt40Den00_MASK	(0x7ff << HTPHY_RxFilt40Den00_RxFilt40Den00_SHIFT)

/* Bits in HTPHY_RxFilt40Den01 */
#define HTPHY_RxFilt40Den01_RxFilt40Den01_SHIFT	0
#define HTPHY_RxFilt40Den01_RxFilt40Den01_MASK	(0x7ff << HTPHY_RxFilt40Den01_RxFilt40Den01_SHIFT)

/* Bits in HTPHY_RxFilt40Num10 */
#define HTPHY_RxFilt40Num10_RxFilt40Num10_SHIFT	0
#define HTPHY_RxFilt40Num10_RxFilt40Num10_MASK	(0x7ff << HTPHY_RxFilt40Num10_RxFilt40Num10_SHIFT)

/* Bits in HTPHY_RxFilt40Num11 */
#define HTPHY_RxFilt40Num11_RxFilt40Num11_SHIFT	0
#define HTPHY_RxFilt40Num11_RxFilt40Num11_MASK	(0x7ff << HTPHY_RxFilt40Num11_RxFilt40Num11_SHIFT)

/* Bits in HTPHY_RxFilt40Num12 */
#define HTPHY_RxFilt40Num12_RxFilt40Num12_SHIFT	0
#define HTPHY_RxFilt40Num12_RxFilt40Num12_MASK	(0x7ff << HTPHY_RxFilt40Num12_RxFilt40Num12_SHIFT)

/* Bits in HTPHY_RxFilt40Den10 */
#define HTPHY_RxFilt40Den10_RxFilt40Den10_SHIFT	0
#define HTPHY_RxFilt40Den10_RxFilt40Den10_MASK	(0x7ff << HTPHY_RxFilt40Den10_RxFilt40Den10_SHIFT)

/* Bits in HTPHY_RxFilt40Den11 */
#define HTPHY_RxFilt40Den11_RxFilt40Den11_SHIFT	0
#define HTPHY_RxFilt40Den11_RxFilt40Den11_MASK	(0x7ff << HTPHY_RxFilt40Den11_RxFilt40Den11_SHIFT)

/* Bits in HTPHY_pktprocResetLen */
#define HTPHY_pktprocResetLen_resetLen_SHIFT	0
#define HTPHY_pktprocResetLen_resetLen_MASK	(0xffff << HTPHY_pktprocResetLen_resetLen_SHIFT)

/* Bits in HTPHY_initcarrierDetLen */
#define HTPHY_initcarrierDetLen_initcarrierDetLen_SHIFT	0
#define HTPHY_initcarrierDetLen_initcarrierDetLen_MASK	(0xffff << HTPHY_initcarrierDetLen_initcarrierDetLen_SHIFT)

/* Bits in HTPHY_clip1carrierDetLen */
#define HTPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT	0
#define HTPHY_clip1carrierDetLen_clip1carrierDetLen_MASK	(0xffff << HTPHY_clip1carrierDetLen_clip1carrierDetLen_SHIFT)

/* Bits in HTPHY_clip2carrierDetLen */
#define HTPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT	0
#define HTPHY_clip2carrierDetLen_clip2carrierDetLen_MASK	(0xffff << HTPHY_clip2carrierDetLen_clip2carrierDetLen_SHIFT)

/* Bits in HTPHY_initgainSettleLen */
#define HTPHY_initgainSettleLen_initgainsettleLen_SHIFT	0
#define HTPHY_initgainSettleLen_initgainsettleLen_MASK	(0xffff << HTPHY_initgainSettleLen_initgainsettleLen_SHIFT)

/* Bits in HTPHY_clip1gainSettleLen */
#define HTPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT	0
#define HTPHY_clip1gainSettleLen_clip1gainsettleLen_MASK	(0xffff << HTPHY_clip1gainSettleLen_clip1gainsettleLen_SHIFT)

/* Bits in HTPHY_clip2gainSettleLen */
#define HTPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT	0
#define HTPHY_clip2gainSettleLen_clip2gainsettleLen_MASK	(0xffff << HTPHY_clip2gainSettleLen_clip2gainsettleLen_SHIFT)

/* Bits in HTPHY_pktgainSettleLen */
#define HTPHY_pktgainSettleLen_pktgainsettleLen_SHIFT	0
#define HTPHY_pktgainSettleLen_pktgainsettleLen_MASK	(0xffff << HTPHY_pktgainSettleLen_pktgainsettleLen_SHIFT)

/* Bits in HTPHY_carriersearchtimeoutLen */
#define HTPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT	0
#define HTPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_MASK	(0xffff << HTPHY_carriersearchtimeoutLen_carriersearchtimeoutLen_SHIFT)

/* Bits in HTPHY_timingsearchtimeoutLen */
#define HTPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT	0
#define HTPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_MASK	(0xffff << HTPHY_timingsearchtimeoutLen_timingsearchtimeoutLen_SHIFT)

/* Bits in HTPHY_energydroptimeoutLen */
#define HTPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT	0
#define HTPHY_energydroptimeoutLen_energydroptimeoutLen_MASK	(0xffff << HTPHY_energydroptimeoutLen_energydroptimeoutLen_SHIFT)

/* Bits in HTPHY_clip1nbdwellLen */
#define HTPHY_clip1nbdwellLen_clip1nbdwellLen_SHIFT	0
#define HTPHY_clip1nbdwellLen_clip1nbdwellLen_MASK	(0xffff << HTPHY_clip1nbdwellLen_clip1nbdwellLen_SHIFT)

/* Bits in HTPHY_clip2nbdwellLen */
#define HTPHY_clip2nbdwellLen_clip2nbdwellLen_SHIFT	0
#define HTPHY_clip2nbdwellLen_clip2nbdwellLen_MASK	(0xffff << HTPHY_clip2nbdwellLen_clip2nbdwellLen_SHIFT)

/* Bits in HTPHY_w1clip1dwellLen */
#define HTPHY_w1clip1dwellLen_w1clip1dwellLen_SHIFT	0
#define HTPHY_w1clip1dwellLen_w1clip1dwellLen_MASK	(0xffff << HTPHY_w1clip1dwellLen_w1clip1dwellLen_SHIFT)

/* Bits in HTPHY_w1clip2dwellLen */
#define HTPHY_w1clip2dwellLen_w1clip2dwellLen_SHIFT	0
#define HTPHY_w1clip2dwellLen_w1clip2dwellLen_MASK	(0xffff << HTPHY_w1clip2dwellLen_w1clip2dwellLen_SHIFT)

/* Bits in HTPHY_w2clip1dwellLen */
#define HTPHY_w2clip1dwellLen_w2clip1dwellLen_SHIFT	0
#define HTPHY_w2clip1dwellLen_w2clip1dwellLen_MASK	(0xffff << HTPHY_w2clip1dwellLen_w2clip1dwellLen_SHIFT)

/* Bits in HTPHY_payloadcrsExtensionLen */
#define HTPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT	0
#define HTPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_MASK	(0xffff << HTPHY_payloadcrsExtensionLen_payloadcrsExtensionLen_SHIFT)

/* Bits in HTPHY_energyDropcrsExtensionLen */
#define HTPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT	0
#define HTPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_MASK	(0xffff << HTPHY_energyDropcrsExtensionLen_energyDropcrsExtensionLen_SHIFT)

/* Bits in HTPHY_TableAddress */
#define HTPHY_TableAddress_Table_SHIFT	10
#define HTPHY_TableAddress_Table_MASK	(0x3f << HTPHY_TableAddress_Table_SHIFT)
#define HTPHY_TableAddress_Offset_SHIFT	0
#define HTPHY_TableAddress_Offset_MASK	(0x3ff << HTPHY_TableAddress_Offset_SHIFT)

/* Bits in HTPHY_TableDataLo */
#define HTPHY_TableDataLo_TableDataLo_SHIFT	0
#define HTPHY_TableDataLo_TableDataLo_MASK	(0xffff << HTPHY_TableDataLo_TableDataLo_SHIFT)

/* Bits in HTPHY_TableDataHi */
#define HTPHY_TableDataHi_TableDataHi_SHIFT	0
#define HTPHY_TableDataHi_TableDataHi_MASK	(0xffff << HTPHY_TableDataHi_TableDataHi_SHIFT)

/* Bits in HTPHY_WwiseLengthIndex */
#define HTPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT	8
#define HTPHY_WwiseLengthIndex_WwiseLengthIndexHi_MASK	(0x3f << HTPHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT)
#define HTPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT	0
#define HTPHY_WwiseLengthIndex_WwiseLengthIndexLo_MASK	(0x3f << HTPHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT)

/* Bits in HTPHY_TxMacIfHoldOff */
#define HTPHY_TxMacIfHoldOff_holdoffval_SHIFT	0
#define HTPHY_TxMacIfHoldOff_holdoffval_MASK	(0xff << HTPHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in HTPHY_Core1TxControl */
#define HTPHY_Core1TxControl_loft_comp_en_SHIFT	4
#define HTPHY_Core1TxControl_loft_comp_en_MASK	(0x1 << HTPHY_Core1TxControl_loft_comp_en_SHIFT)
#define HTPHY_Core1TxControl_iqSwapEnable_SHIFT	3
#define HTPHY_Core1TxControl_iqSwapEnable_MASK	(0x1 << HTPHY_Core1TxControl_iqSwapEnable_SHIFT)
#define HTPHY_Core1TxControl_iqImbCompEnable_SHIFT	2
#define HTPHY_Core1TxControl_iqImbCompEnable_MASK	(0x1 << HTPHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define HTPHY_Core1TxControl_phaseRotate_SHIFT	1
#define HTPHY_Core1TxControl_phaseRotate_MASK	(0x1 << HTPHY_Core1TxControl_phaseRotate_SHIFT)

/* Bits in HTPHY_Core2TxControl */
#define HTPHY_Core2TxControl_loft_comp_en_SHIFT	4
#define HTPHY_Core2TxControl_loft_comp_en_MASK	(0x1 << HTPHY_Core2TxControl_loft_comp_en_SHIFT)
#define HTPHY_Core2TxControl_iqSwapEnable_SHIFT	3
#define HTPHY_Core2TxControl_iqSwapEnable_MASK	(0x1 << HTPHY_Core2TxControl_iqSwapEnable_SHIFT)
#define HTPHY_Core2TxControl_iqImbCompEnable_SHIFT	2
#define HTPHY_Core2TxControl_iqImbCompEnable_MASK	(0x1 << HTPHY_Core2TxControl_iqImbCompEnable_SHIFT)
#define HTPHY_Core2TxControl_phaseRotate_SHIFT	1
#define HTPHY_Core2TxControl_phaseRotate_MASK	(0x1 << HTPHY_Core2TxControl_phaseRotate_SHIFT)

/* Bits in HTPHY_Core3TxControl */
#define HTPHY_Core3TxControl_loft_comp_en_SHIFT	4
#define HTPHY_Core3TxControl_loft_comp_en_MASK	(0x1 << HTPHY_Core3TxControl_loft_comp_en_SHIFT)
#define HTPHY_Core3TxControl_iqSwapEnable_SHIFT	3
#define HTPHY_Core3TxControl_iqSwapEnable_MASK	(0x1 << HTPHY_Core3TxControl_iqSwapEnable_SHIFT)
#define HTPHY_Core3TxControl_iqImbCompEnable_SHIFT	2
#define HTPHY_Core3TxControl_iqImbCompEnable_MASK	(0x1 << HTPHY_Core3TxControl_iqImbCompEnable_SHIFT)
#define HTPHY_Core3TxControl_phaseRotate_SHIFT	1
#define HTPHY_Core3TxControl_phaseRotate_MASK	(0x1 << HTPHY_Core3TxControl_phaseRotate_SHIFT)

/* Bits in HTPHY_ScramSigCtrl */
#define HTPHY_ScramSigCtrl_initStateValue_SHIFT	0
#define HTPHY_ScramSigCtrl_initStateValue_MASK	(0x7f << HTPHY_ScramSigCtrl_initStateValue_SHIFT)
#define HTPHY_ScramSigCtrl_scramCtrlMode_SHIFT	7
#define HTPHY_ScramSigCtrl_scramCtrlMode_MASK	(0x1 << HTPHY_ScramSigCtrl_scramCtrlMode_SHIFT)
#define HTPHY_ScramSigCtrl_scramindexctlEn_SHIFT	8
#define HTPHY_ScramSigCtrl_scramindexctlEn_MASK	(0x1 << HTPHY_ScramSigCtrl_scramindexctlEn_SHIFT)
#define HTPHY_ScramSigCtrl_scramstartbit_SHIFT	9
#define HTPHY_ScramSigCtrl_scramstartbit_MASK	(0x7f << HTPHY_ScramSigCtrl_scramstartbit_SHIFT)

/* Bits in HTPHY_NumDatatoneswwise */
#define HTPHY_NumDatatoneswwise_datatoneswwise20_SHIFT	0
#define HTPHY_NumDatatoneswwise_datatoneswwise20_MASK	(0xff << HTPHY_NumDatatoneswwise_datatoneswwise20_SHIFT)
#define HTPHY_NumDatatoneswwise_datatoneswwise40_SHIFT	8
#define HTPHY_NumDatatoneswwise_datatoneswwise40_MASK	(0xff << HTPHY_NumDatatoneswwise_datatoneswwise40_SHIFT)

/* Bits in HTPHY_sigfieldmodwwise */
#define HTPHY_sigfieldmodwwise_sig0modulationwwise20_SHIFT	0
#define HTPHY_sigfieldmodwwise_sig0modulationwwise20_MASK	(0x7 << HTPHY_sigfieldmodwwise_sig0modulationwwise20_SHIFT)
#define HTPHY_sigfieldmodwwise_sig0modulationwwise40_SHIFT	3
#define HTPHY_sigfieldmodwwise_sig0modulationwwise40_MASK	(0x7 << HTPHY_sigfieldmodwwise_sig0modulationwwise40_SHIFT)
#define HTPHY_sigfieldmodwwise_sig1modulationwwise20_SHIFT	6
#define HTPHY_sigfieldmodwwise_sig1modulationwwise20_MASK	(0x7 << HTPHY_sigfieldmodwwise_sig1modulationwwise20_SHIFT)
#define HTPHY_sigfieldmodwwise_sig1modulationwwise40_SHIFT	9
#define HTPHY_sigfieldmodwwise_sig1modulationwwise40_MASK	(0x7 << HTPHY_sigfieldmodwwise_sig1modulationwwise40_SHIFT)
#define HTPHY_sigfieldmodwwise_stbcswapEn_SHIFT	12
#define HTPHY_sigfieldmodwwise_stbcswapEn_MASK	(0x1 << HTPHY_sigfieldmodwwise_stbcswapEn_SHIFT)

/* Bits in HTPHY_Core1RxIQCompA0 */
#define HTPHY_Core1RxIQCompA0_a0_SHIFT	0
#define HTPHY_Core1RxIQCompA0_a0_MASK	(0x3ff << HTPHY_Core1RxIQCompA0_a0_SHIFT)

/* Bits in HTPHY_Core1RxIQCompB0 */
#define HTPHY_Core1RxIQCompB0_b0_SHIFT	0
#define HTPHY_Core1RxIQCompB0_b0_MASK	(0x3ff << HTPHY_Core1RxIQCompB0_b0_SHIFT)

/* Bits in HTPHY_Core2RxIQCompA1 */
#define HTPHY_Core2RxIQCompA1_a1_SHIFT	0
#define HTPHY_Core2RxIQCompA1_a1_MASK	(0x3ff << HTPHY_Core2RxIQCompA1_a1_SHIFT)

/* Bits in HTPHY_Core2RxIQCompB1 */
#define HTPHY_Core2RxIQCompB1_b1_SHIFT	0
#define HTPHY_Core2RxIQCompB1_b1_MASK	(0x3ff << HTPHY_Core2RxIQCompB1_b1_SHIFT)

/* Bits in HTPHY_Core3RxIQCompA2 */
#define HTPHY_Core3RxIQCompA2_a2_SHIFT	0
#define HTPHY_Core3RxIQCompA2_a2_MASK	(0x3ff << HTPHY_Core3RxIQCompA2_a2_SHIFT)

/* Bits in HTPHY_Core3RxIQCompB2 */
#define HTPHY_Core3RxIQCompB2_b2_SHIFT	0
#define HTPHY_Core3RxIQCompB2_b2_MASK	(0x3ff << HTPHY_Core3RxIQCompB2_b2_SHIFT)

/* Bits in HTPHY_RxControl */
#define HTPHY_RxControl_dbgpktprocReset_SHIFT	15
#define HTPHY_RxControl_dbgpktprocReset_MASK	(0x1 << HTPHY_RxControl_dbgpktprocReset_SHIFT)
#define HTPHY_RxControl_bphyacidetEn_SHIFT	13
#define HTPHY_RxControl_bphyacidetEn_MASK	(0x1 << HTPHY_RxControl_bphyacidetEn_SHIFT)
#define HTPHY_RxControl_dropLSigZeroPkt_SHIFT	12
#define HTPHY_RxControl_dropLSigZeroPkt_MASK	(0x1 << HTPHY_RxControl_dropLSigZeroPkt_SHIFT)
#define HTPHY_RxControl_resetCrsEnergyDrop_SHIFT	11
#define HTPHY_RxControl_resetCrsEnergyDrop_MASK	(0x1 << HTPHY_RxControl_resetCrsEnergyDrop_SHIFT)
#define HTPHY_RxControl_updatePhyCrsPayload_SHIFT	10
#define HTPHY_RxControl_updatePhyCrsPayload_MASK	(0x1 << HTPHY_RxControl_updatePhyCrsPayload_SHIFT)
#define HTPHY_RxControl_defaultbehavior_SHIFT	8
#define HTPHY_RxControl_defaultbehavior_MASK	(0x3 << HTPHY_RxControl_defaultbehavior_SHIFT)
#define HTPHY_RxControl_RIFSEnable_SHIFT	7
#define HTPHY_RxControl_RIFSEnable_MASK	(0x1 << HTPHY_RxControl_RIFSEnable_SHIFT)
#define HTPHY_RxControl_initRssiSelect_SHIFT	6
#define HTPHY_RxControl_initRssiSelect_MASK	(0x1 << HTPHY_RxControl_initRssiSelect_SHIFT)
#define HTPHY_RxControl_bphy_start_core_SHIFT	5
#define HTPHY_RxControl_bphy_start_core_MASK	(0x1 << HTPHY_RxControl_bphy_start_core_SHIFT)
#define HTPHY_RxControl_bphy_band_sel_SHIFT	4
#define HTPHY_RxControl_bphy_band_sel_MASK	(0x1 << HTPHY_RxControl_bphy_band_sel_SHIFT)
#define HTPHY_RxControl_RxFiltBypass_SHIFT	3
#define HTPHY_RxControl_RxFiltBypass_MASK	(0x1 << HTPHY_RxControl_RxFiltBypass_SHIFT)
#define HTPHY_RxControl_BphyRxIQCompEn_SHIFT	2
#define HTPHY_RxControl_BphyRxIQCompEn_MASK	(0x1 << HTPHY_RxControl_BphyRxIQCompEn_SHIFT)
#define HTPHY_RxControl_MLenable_SHIFT	1
#define HTPHY_RxControl_MLenable_MASK	(0x1 << HTPHY_RxControl_MLenable_SHIFT)
#define HTPHY_RxControl_RxIQCompEn_SHIFT	0
#define HTPHY_RxControl_RxIQCompEn_MASK	(0x1 << HTPHY_RxControl_RxIQCompEn_SHIFT)

/* Bits in HTPHY_MLDisableMcs */
#define HTPHY_MLDisableMcs_mlDisableperMcs_SHIFT	0
#define HTPHY_MLDisableMcs_mlDisableperMcs_MASK	(0xffff << HTPHY_MLDisableMcs_mlDisableperMcs_SHIFT)

/* Bits in HTPHY_STRAddress1 */
#define HTPHY_STRAddress1_strPwrThresh_SHIFT	0
#define HTPHY_STRAddress1_strPwrThresh_MASK	(0xff << HTPHY_STRAddress1_strPwrThresh_SHIFT)

/* Bits in HTPHY_StrAddress2 */
#define HTPHY_StrAddress2_stren_SHIFT	0
#define HTPHY_StrAddress2_stren_MASK	(0x1 << HTPHY_StrAddress2_stren_SHIFT)
#define HTPHY_StrAddress2_strminlowgain_SHIFT	4
#define HTPHY_StrAddress2_strminlowgain_MASK	(0xf << HTPHY_StrAddress2_strminlowgain_SHIFT)
#define HTPHY_StrAddress2_strmin_SHIFT	8
#define HTPHY_StrAddress2_strmin_MASK	(0xf << HTPHY_StrAddress2_strmin_SHIFT)
#define HTPHY_StrAddress2_strminstart_SHIFT	12
#define HTPHY_StrAddress2_strminstart_MASK	(0xf << HTPHY_StrAddress2_strminstart_SHIFT)

/* Bits in HTPHY_ClassifierCtrl */
#define HTPHY_ClassifierCtrl_classifierSel0_SHIFT	0
#define HTPHY_ClassifierCtrl_classifierSel0_MASK	(0x1 << HTPHY_ClassifierCtrl_classifierSel0_SHIFT)
#define HTPHY_ClassifierCtrl_classifierSel1_SHIFT	1
#define HTPHY_ClassifierCtrl_classifierSel1_MASK	(0x1 << HTPHY_ClassifierCtrl_classifierSel1_SHIFT)
#define HTPHY_ClassifierCtrl_classifierSel2_SHIFT	2
#define HTPHY_ClassifierCtrl_classifierSel2_MASK	(0x1 << HTPHY_ClassifierCtrl_classifierSel2_SHIFT)
#define HTPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT	4
#define HTPHY_ClassifierCtrl_MaxrxStatusCnt_MASK	(0x3f << HTPHY_ClassifierCtrl_MaxrxStatusCnt_SHIFT)
#define HTPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT	10
#define HTPHY_ClassifierCtrl_cck2ofdmstateflipen_MASK	(0x1 << HTPHY_ClassifierCtrl_cck2ofdmstateflipen_SHIFT)
#define HTPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT	11
#define HTPHY_ClassifierCtrl_mac_bphy_band_sel_MASK	(0x1 << HTPHY_ClassifierCtrl_mac_bphy_band_sel_SHIFT)
/* Short-hand notation */
#define HTPHY_ClassifierCtrl_classifierSel_SHIFT 0
#define HTPHY_ClassifierCtrl_classifierSel_MASK (0x7 << HTPHY_ClassifierCtrl_classifierSel_SHIFT)
#define HTPHY_ClassifierCtrl_cck_en	0x1
#define HTPHY_ClassifierCtrl_ofdm_en	0x2
#define HTPHY_ClassifierCtrl_waited_en	0x4

/* Bits in HTPHY_IQFlip */
#define HTPHY_IQFlip_adc1_SHIFT	0
#define HTPHY_IQFlip_adc1_MASK	(0x1 << HTPHY_IQFlip_adc1_SHIFT)
#define HTPHY_IQFlip_dac1_SHIFT	1
#define HTPHY_IQFlip_dac1_MASK	(0x1 << HTPHY_IQFlip_dac1_SHIFT)
#define HTPHY_IQFlip_rssi1_SHIFT	2
#define HTPHY_IQFlip_rssi1_MASK	(0x1 << HTPHY_IQFlip_rssi1_SHIFT)
#define HTPHY_IQFlip_adc2_SHIFT	4
#define HTPHY_IQFlip_adc2_MASK	(0x1 << HTPHY_IQFlip_adc2_SHIFT)
#define HTPHY_IQFlip_dac2_SHIFT	5
#define HTPHY_IQFlip_dac2_MASK	(0x1 << HTPHY_IQFlip_dac2_SHIFT)
#define HTPHY_IQFlip_rssi2_SHIFT	6
#define HTPHY_IQFlip_rssi2_MASK	(0x1 << HTPHY_IQFlip_rssi2_SHIFT)
#define HTPHY_IQFlip_adc3_SHIFT	7
#define HTPHY_IQFlip_adc3_MASK	(0x1 << HTPHY_IQFlip_adc3_SHIFT)
#define HTPHY_IQFlip_dac3_SHIFT	8
#define HTPHY_IQFlip_dac3_MASK	(0x1 << HTPHY_IQFlip_dac3_SHIFT)
#define HTPHY_IQFlip_rssi3_SHIFT	9
#define HTPHY_IQFlip_rssi3_MASK	(0x1 << HTPHY_IQFlip_rssi3_SHIFT)

/* Bits in HTPHY_TxMacDelay */
#define HTPHY_TxMacDelay_macdelay_SHIFT	0
#define HTPHY_TxMacDelay_macdelay_MASK	(0x7ff << HTPHY_TxMacDelay_macdelay_SHIFT)

/* Bits in HTPHY_TxFrameDelay */
#define HTPHY_TxFrameDelay_framedelay_SHIFT	0
#define HTPHY_TxFrameDelay_framedelay_MASK	(0x7ff << HTPHY_TxFrameDelay_framedelay_SHIFT)

/* Bits in HTPHY_txTailCountValue */
#define HTPHY_txTailCountValue_TailCountValue_SHIFT	0
#define HTPHY_txTailCountValue_TailCountValue_MASK	(0xff << HTPHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in HTPHY_cyclicDelayNsts1 */
#define HTPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT	0
#define HTPHY_cyclicDelayNsts1_Nsts1Ant0offset_MASK	(0x1f << HTPHY_cyclicDelayNsts1_Nsts1Ant0offset_SHIFT)

/* Bits in HTPHY_cyclicDelayNsts2 */
#define HTPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT	0
#define HTPHY_cyclicDelayNsts2_Nsts2Ant0offset_MASK	(0x1f << HTPHY_cyclicDelayNsts2_Nsts2Ant0offset_SHIFT)
#define HTPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT	5
#define HTPHY_cyclicDelayNsts2_Nsts2Ant1offset_MASK	(0x1f << HTPHY_cyclicDelayNsts2_Nsts2Ant1offset_SHIFT)

/* Bits in HTPHY_cyclicDelayNsts3 */
#define HTPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT	0
#define HTPHY_cyclicDelayNsts3_Nsts3Ant0offset_MASK	(0x1f << HTPHY_cyclicDelayNsts3_Nsts3Ant0offset_SHIFT)
#define HTPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT	5
#define HTPHY_cyclicDelayNsts3_Nsts3Ant1offset_MASK	(0x1f << HTPHY_cyclicDelayNsts3_Nsts3Ant1offset_SHIFT)
#define HTPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT	10
#define HTPHY_cyclicDelayNsts3_Nsts3Ant2offset_MASK	(0x1f << HTPHY_cyclicDelayNsts3_Nsts3Ant2offset_SHIFT)

/* Bits in HTPHY_BphyControl1 */
#define HTPHY_BphyControl1_adccompCtrl_SHIFT	0
#define HTPHY_BphyControl1_adccompCtrl_MASK	(0x1 << HTPHY_BphyControl1_adccompCtrl_SHIFT)
#define HTPHY_BphyControl1_flipiq_adccompout_SHIFT	1
#define HTPHY_BphyControl1_flipiq_adccompout_MASK	(0x1 << HTPHY_BphyControl1_flipiq_adccompout_SHIFT)
#define HTPHY_BphyControl1_framedelay_SHIFT	2
#define HTPHY_BphyControl1_framedelay_MASK	(0x3ff << HTPHY_BphyControl1_framedelay_SHIFT)

/* Bits in HTPHY_BphyControl2 */
#define HTPHY_BphyControl2_macdelay_SHIFT	5
#define HTPHY_BphyControl2_macdelay_MASK	(0x3ff << HTPHY_BphyControl2_macdelay_SHIFT)

/* Bits in HTPHY_iqloCalCmd */
#define HTPHY_iqloCalCmd_iqloCalCmd_SHIFT	15
#define HTPHY_iqloCalCmd_iqloCalCmd_MASK	(0x1 << HTPHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define HTPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT	14
#define HTPHY_iqloCalCmd_iqloCalDFTCmd_MASK	(0x1 << HTPHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define HTPHY_iqloCalCmd_core2cal_SHIFT	12
#define HTPHY_iqloCalCmd_core2cal_MASK	(0x3 << HTPHY_iqloCalCmd_core2cal_SHIFT)
#define HTPHY_iqloCalCmd_cal_type_SHIFT	8
#define HTPHY_iqloCalCmd_cal_type_MASK	(0xf << HTPHY_iqloCalCmd_cal_type_SHIFT)
#define HTPHY_iqloCalCmd_stepsize_start_log2_SHIFT	4
#define HTPHY_iqloCalCmd_stepsize_start_log2_MASK	(0xf << HTPHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define HTPHY_iqloCalCmd_num_of_level_SHIFT	0
#define HTPHY_iqloCalCmd_num_of_level_MASK	(0xf << HTPHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in HTPHY_iqloCalCmdNnum */
#define HTPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT	12
#define HTPHY_iqloCalCmdNnum_N_settle_search_log2_MASK	(0xf << HTPHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define HTPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT	8
#define HTPHY_iqloCalCmdNnum_N_meas_search_log2_MASK	(0xf << HTPHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define HTPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT	4
#define HTPHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK	(0xf << HTPHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define HTPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT	0
#define HTPHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK	(0xf << HTPHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in HTPHY_iqloCalCmdGctl */
#define HTPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT	15
#define HTPHY_iqloCalCmdGctl_iqlo_cal_en_MASK	(0x1 << HTPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define HTPHY_iqloCalCmdGctl_index_gctl_start_SHIFT	8
#define HTPHY_iqloCalCmdGctl_index_gctl_start_MASK	(0x1f << HTPHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define HTPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT	4
#define HTPHY_iqloCalCmdGctl_gctl_threshold_d2_MASK	(0xf << HTPHY_iqloCalCmdGctl_gctl_threshold_d2_SHIFT)
#define HTPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT	0
#define HTPHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK	(0xf << HTPHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in HTPHY_sampleCmd */
#define HTPHY_sampleCmd_start_SHIFT	0
#define HTPHY_sampleCmd_start_MASK	(0x1 << HTPHY_sampleCmd_start_SHIFT)
#define HTPHY_sampleCmd_stop_SHIFT	1
#define HTPHY_sampleCmd_stop_MASK	(0x1 << HTPHY_sampleCmd_stop_SHIFT)
#define HTPHY_sampleCmd_DacTestMode_SHIFT	2
#define HTPHY_sampleCmd_DacTestMode_MASK	(0x1 << HTPHY_sampleCmd_DacTestMode_SHIFT)
#define HTPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT	3
#define HTPHY_sampleCmd_DisTxFrameInSampleplay_MASK	(0x1 << HTPHY_sampleCmd_DisTxFrameInSampleplay_SHIFT)
#define HTPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT	4
#define HTPHY_sampleCmd_DisTxFrameInIqlocal_MASK	(0x1 << HTPHY_sampleCmd_DisTxFrameInIqlocal_SHIFT)

/* Bits in HTPHY_sampleLoopCount */
#define HTPHY_sampleLoopCount_LoopCount_SHIFT	0
#define HTPHY_sampleLoopCount_LoopCount_MASK	(0xffff << HTPHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in HTPHY_sampleInitWaitCount */
#define HTPHY_sampleInitWaitCount_InitWaitCount_SHIFT	0
#define HTPHY_sampleInitWaitCount_InitWaitCount_MASK	(0xffff << HTPHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in HTPHY_sampleDepthCount */
#define HTPHY_sampleDepthCount_DepthCount_SHIFT	0
#define HTPHY_sampleDepthCount_DepthCount_MASK	(0x3ff << HTPHY_sampleDepthCount_DepthCount_SHIFT)

/* Bits in HTPHY_sampleStatus */
#define HTPHY_sampleStatus_NormalPlay_SHIFT	0
#define HTPHY_sampleStatus_NormalPlay_MASK	(0x1 << HTPHY_sampleStatus_NormalPlay_SHIFT)
#define HTPHY_sampleStatus_iqlocalPlay_SHIFT	1
#define HTPHY_sampleStatus_iqlocalPlay_MASK	(0x1 << HTPHY_sampleStatus_iqlocalPlay_SHIFT)

/* Bits in HTPHY_gpioLoOutEn */
#define HTPHY_gpioLoOutEn_gpioLoOutEn_SHIFT	0
#define HTPHY_gpioLoOutEn_gpioLoOutEn_MASK	(0xffff << HTPHY_gpioLoOutEn_gpioLoOutEn_SHIFT)

/* Bits in HTPHY_gpioHiOutEn */
#define HTPHY_gpioHiOutEn_gpioHiOutEn_SHIFT	0
#define HTPHY_gpioHiOutEn_gpioHiOutEn_MASK	(0xffff << HTPHY_gpioHiOutEn_gpioHiOutEn_SHIFT)

/* Bits in HTPHY_gpioSel */
#define HTPHY_gpioSel_gpioSel_SHIFT	0
#define HTPHY_gpioSel_gpioSel_MASK	(0x1fff << HTPHY_gpioSel_gpioSel_SHIFT)

/* Bits in HTPHY_gpioClkControl */
#define HTPHY_gpioClkControl_gpioClkSel_SHIFT	0
#define HTPHY_gpioClkControl_gpioClkSel_MASK	(0x1 << HTPHY_gpioClkControl_gpioClkSel_SHIFT)
#define HTPHY_gpioClkControl_gpioClkOutEn_SHIFT	1
#define HTPHY_gpioClkControl_gpioClkOutEn_MASK	(0x1 << HTPHY_gpioClkControl_gpioClkOutEn_SHIFT)

/* Bits in HTPHY_TxServiceField */
#define HTPHY_TxServiceField_TxServiceField_SHIFT	0
#define HTPHY_TxServiceField_TxServiceField_MASK	(0xffff << HTPHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in HTPHY_NsyncscramInit0 */
#define HTPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT	0
#define HTPHY_NsyncscramInit0_Nsyncscram0Init_MASK	(0x7f << HTPHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define HTPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT	7
#define HTPHY_NsyncscramInit0_Nsyncscram1Init_MASK	(0x7f << HTPHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in HTPHY_NsyncscramInit1 */
#define HTPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT	0
#define HTPHY_NsyncscramInit1_Nsyncscram2Init_MASK	(0x7f << HTPHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define HTPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT	7
#define HTPHY_NsyncscramInit1_Nsyncscram3Init_MASK	(0x7f << HTPHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)
#define HTPHY_NsyncscramInit1_autoScramEn_SHIFT	14
#define HTPHY_NsyncscramInit1_autoScramEn_MASK	(0x1 << HTPHY_NsyncscramInit1_autoScramEn_SHIFT)

/* Bits in HTPHY_BphyControl3 */
#define HTPHY_BphyControl3_bphyScale20MHz_SHIFT	0
#define HTPHY_BphyControl3_bphyScale20MHz_MASK	(0xff << HTPHY_BphyControl3_bphyScale20MHz_SHIFT)
#define HTPHY_BphyControl3_bphyFrmStartCntValue_SHIFT	8
#define HTPHY_BphyControl3_bphyFrmStartCntValue_MASK	(0xff << HTPHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in HTPHY_BphyControl4 */
#define HTPHY_BphyControl4_bphyFrmTailCntValue_SHIFT	0
#define HTPHY_BphyControl4_bphyFrmTailCntValue_MASK	(0x3ff << HTPHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in HTPHY_RxStatusWord0 */
#define HTPHY_RxStatusWord0_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord0_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusWord1 */
#define HTPHY_RxStatusWord1_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord1_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusWord2 */
#define HTPHY_RxStatusWord2_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord2_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusWord3 */
#define HTPHY_RxStatusWord3_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord3_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusWord4 */
#define HTPHY_RxStatusWord4_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord4_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord4_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusWord5 */
#define HTPHY_RxStatusWord5_DbgRxStatus_SHIFT	0
#define HTPHY_RxStatusWord5_DbgRxStatus_MASK	(0xffff << HTPHY_RxStatusWord5_DbgRxStatus_SHIFT)

/* Bits in HTPHY_RxStatusLatchCtrl */
#define HTPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT	0
#define HTPHY_RxStatusLatchCtrl_LatchCtrl0_MASK	(0x1 << HTPHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define HTPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT	1
#define HTPHY_RxStatusLatchCtrl_LatchCtrl1_MASK	(0x1 << HTPHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in HTPHY_MimoConfig */
#define HTPHY_MimoConfig_OperatingMode_SHIFT	0
#define HTPHY_MimoConfig_OperatingMode_MASK	(0x3 << HTPHY_MimoConfig_OperatingMode_SHIFT)
#define HTPHY_MimoConfig_HTAgcPktgainEn_SHIFT	7
#define HTPHY_MimoConfig_HTAgcPktgainEn_MASK	(0x1 << HTPHY_MimoConfig_HTAgcPktgainEn_SHIFT)

/* Bits in HTPHY_RadarBlankCtrl */
#define HTPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT	0
#define HTPHY_RadarBlankCtrl_radarBlankingInterval_MASK	(0xff << HTPHY_RadarBlankCtrl_radarBlankingInterval_SHIFT)
#define HTPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT	8
#define HTPHY_RadarBlankCtrl_radarCrsBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarCrsBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT	9
#define HTPHY_RadarBlankCtrl_radarStrBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarStrBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT	10
#define HTPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarPayloadDecodeBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT	11
#define HTPHY_RadarBlankCtrl_radarPktResetBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarPktResetBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT	12
#define HTPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarWtEnergyDropBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT	13
#define HTPHY_RadarBlankCtrl_radarHtAgcBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarHtAgcBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT	14
#define HTPHY_RadarBlankCtrl_radarWtNClksBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl_radarWtNClksBlankEn_SHIFT)

/* Bits in HTPHY_Antenna0_radarFifoCtrl */
#define HTPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT	0
#define HTPHY_Antenna0_radarFifoCtrl_recordCnt_MASK	(0x3ff << HTPHY_Antenna0_radarFifoCtrl_recordCnt_SHIFT)
#define HTPHY_Antenna0_radarFifoCtrl_overRun_SHIFT	10
#define HTPHY_Antenna0_radarFifoCtrl_overRun_MASK	(0x1 << HTPHY_Antenna0_radarFifoCtrl_overRun_SHIFT)

/* Bits in HTPHY_Antenna1_radarFifoCtrl */
#define HTPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT	0
#define HTPHY_Antenna1_radarFifoCtrl_recordCnt_MASK	(0x3ff << HTPHY_Antenna1_radarFifoCtrl_recordCnt_SHIFT)
#define HTPHY_Antenna1_radarFifoCtrl_overRun_SHIFT	10
#define HTPHY_Antenna1_radarFifoCtrl_overRun_MASK	(0x1 << HTPHY_Antenna1_radarFifoCtrl_overRun_SHIFT)

/* Bits in HTPHY_Antenna0_radarFifoData */
#define HTPHY_Antenna0_radarFifoData_rdData_SHIFT	0
#define HTPHY_Antenna0_radarFifoData_rdData_MASK	(0xffff << HTPHY_Antenna0_radarFifoData_rdData_SHIFT)

/* Bits in HTPHY_Antenna1_radarFifoData */
#define HTPHY_Antenna1_radarFifoData_rdData_SHIFT	0
#define HTPHY_Antenna1_radarFifoData_rdData_MASK	(0xffff << HTPHY_Antenna1_radarFifoData_rdData_SHIFT)

/* Bits in HTPHY_RadarThresh0 */
#define HTPHY_RadarThresh0_radarThd0_SHIFT	0
#define HTPHY_RadarThresh0_radarThd0_MASK	(0x7ff << HTPHY_RadarThresh0_radarThd0_SHIFT)

/* Bits in HTPHY_RadarThresh1 */
#define HTPHY_RadarThresh1_radarThd1_SHIFT	0
#define HTPHY_RadarThresh1_radarThd1_MASK	(0x7ff << HTPHY_RadarThresh1_radarThd1_SHIFT)

/* Bits in HTPHY_RadarThresh0R */
#define HTPHY_RadarThresh0R_radarThd0r_SHIFT	0
#define HTPHY_RadarThresh0R_radarThd0r_MASK	(0x7ff << HTPHY_RadarThresh0R_radarThd0r_SHIFT)

/* Bits in HTPHY_RadarThresh1R */
#define HTPHY_RadarThresh1R_radarThd1r_SHIFT	0
#define HTPHY_RadarThresh1R_radarThd1r_MASK	(0x7ff << HTPHY_RadarThresh1R_radarThd1r_SHIFT)

/* Bits in HTPHY_crcpolynomial */
#define HTPHY_crcpolynomial_wwisecrcpoly_SHIFT	0
#define HTPHY_crcpolynomial_wwisecrcpoly_MASK	(0xff << HTPHY_crcpolynomial_wwisecrcpoly_SHIFT)

/* Bits in HTPHY_NumSigCnt */
#define HTPHY_NumSigCnt_sigcntwise20_SHIFT	0
#define HTPHY_NumSigCnt_sigcntwise20_MASK	(0x1 << HTPHY_NumSigCnt_sigcntwise20_SHIFT)
#define HTPHY_NumSigCnt_sigcntwise40_SHIFT	1
#define HTPHY_NumSigCnt_sigcntwise40_MASK	(0x1 << HTPHY_NumSigCnt_sigcntwise40_SHIFT)

/* Bits in HTPHY_sigstartbitCtrl */
#define HTPHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT	6
#define HTPHY_sigstartbitCtrl_wwisecrcstartbit_MASK	(0x3f << HTPHY_sigstartbitCtrl_wwisecrcstartbit_SHIFT)
#define HTPHY_sigstartbitCtrl_wisecrcen_SHIFT	12
#define HTPHY_sigstartbitCtrl_wisecrcen_MASK	(0x1 << HTPHY_sigstartbitCtrl_wisecrcen_SHIFT)
#define HTPHY_sigstartbitCtrl_UseMtxparity_SHIFT	14
#define HTPHY_sigstartbitCtrl_UseMtxparity_MASK	(0x1 << HTPHY_sigstartbitCtrl_UseMtxparity_SHIFT)
#define HTPHY_sigstartbitCtrl_RsvdPolarityInHT_SHIFT	15
#define HTPHY_sigstartbitCtrl_RsvdPolarityInHT_MASK	(0x1 << HTPHY_sigstartbitCtrl_RsvdPolarityInHT_SHIFT)

/* Bits in HTPHY_crcpolyorder */
#define HTPHY_crcpolyorder_wwisecrcpolyorder_SHIFT	3
#define HTPHY_crcpolyorder_wwisecrcpolyorder_MASK	(0x7 << HTPHY_crcpolyorder_wwisecrcpolyorder_SHIFT)

/* Bits in HTPHY_BphyControl5 */
#define HTPHY_BphyControl5_bphyCrsCntLngValue_SHIFT	0
#define HTPHY_BphyControl5_bphyCrsCntLngValue_MASK	(0xff << HTPHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define HTPHY_BphyControl5_bphyCrsCntShtValue_SHIFT	8
#define HTPHY_BphyControl5_bphyCrsCntShtValue_MASK	(0xff << HTPHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in HTPHY_TSSIBiasVal1 */
#define HTPHY_TSSIBiasVal1_TSSIBias_SHIFT	8
#define HTPHY_TSSIBiasVal1_TSSIBias_MASK	(0xff << HTPHY_TSSIBiasVal1_TSSIBias_SHIFT)
#define HTPHY_TSSIBiasVal1_TSSIVal_SHIFT	0
#define HTPHY_TSSIBiasVal1_TSSIVal_MASK	(0xff << HTPHY_TSSIBiasVal1_TSSIVal_SHIFT)

/* Bits in HTPHY_TSSIBiasVal2 */
#define HTPHY_TSSIBiasVal2_TSSIBias_SHIFT	8
#define HTPHY_TSSIBiasVal2_TSSIBias_MASK	(0xff << HTPHY_TSSIBiasVal2_TSSIBias_SHIFT)
#define HTPHY_TSSIBiasVal2_TSSIVal_SHIFT	0
#define HTPHY_TSSIBiasVal2_TSSIVal_MASK	(0xff << HTPHY_TSSIBiasVal2_TSSIVal_SHIFT)

/* Bits in HTPHY_TSSIBiasVal3 */
#define HTPHY_TSSIBiasVal3_TSSIBias_SHIFT	8
#define HTPHY_TSSIBiasVal3_TSSIBias_MASK	(0xff << HTPHY_TSSIBiasVal3_TSSIBias_SHIFT)
#define HTPHY_TSSIBiasVal3_TSSIVal_SHIFT	0
#define HTPHY_TSSIBiasVal3_TSSIVal_MASK	(0xff << HTPHY_TSSIBiasVal3_TSSIVal_SHIFT)

/* Bits in HTPHY_EstPower1 */
#define HTPHY_EstPower1_baseindex0_SHIFT	9
#define HTPHY_EstPower1_baseindex0_MASK	(0x1 << HTPHY_EstPower1_baseindex0_SHIFT)
#define HTPHY_EstPower1_estPowerValid_SHIFT	8
#define HTPHY_EstPower1_estPowerValid_MASK	(0x1 << HTPHY_EstPower1_estPowerValid_SHIFT)
#define HTPHY_EstPower1_estPower_SHIFT	0
#define HTPHY_EstPower1_estPower_MASK	(0xff << HTPHY_EstPower1_estPower_SHIFT)

/* Bits in HTPHY_EstPower2 */
#define HTPHY_EstPower2_baseindex0_SHIFT	9
#define HTPHY_EstPower2_baseindex0_MASK	(0x1 << HTPHY_EstPower2_baseindex0_SHIFT)
#define HTPHY_EstPower2_estPowerValid_SHIFT	8
#define HTPHY_EstPower2_estPowerValid_MASK	(0x1 << HTPHY_EstPower2_estPowerValid_SHIFT)
#define HTPHY_EstPower2_estPower_SHIFT	0
#define HTPHY_EstPower2_estPower_MASK	(0xff << HTPHY_EstPower2_estPower_SHIFT)

/* Bits in HTPHY_EstPower3 */
#define HTPHY_EstPower3_baseindex0_SHIFT	9
#define HTPHY_EstPower3_baseindex0_MASK	(0x1 << HTPHY_EstPower3_baseindex0_SHIFT)
#define HTPHY_EstPower3_estPowerValid_SHIFT	8
#define HTPHY_EstPower3_estPowerValid_MASK	(0x1 << HTPHY_EstPower3_estPowerValid_SHIFT)
#define HTPHY_EstPower3_estPower_SHIFT	0
#define HTPHY_EstPower3_estPower_MASK	(0xff << HTPHY_EstPower3_estPower_SHIFT)

/* Bits in HTPHY_TSSIMaxTxFrmDlyTime */
#define HTPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_SHIFT	0
#define HTPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_MASK	(0xff << HTPHY_TSSIMaxTxFrmDlyTime_maxtxfrmdlytime_SHIFT)

/* Bits in HTPHY_TSSIMaxTssiDlyTime */
#define HTPHY_TSSIMaxTssiDlyTime_maxtssidlytime_SHIFT	0
#define HTPHY_TSSIMaxTssiDlyTime_maxtssidlytime_MASK	(0xff << HTPHY_TSSIMaxTssiDlyTime_maxtssidlytime_SHIFT)

/* Bits in HTPHY_TSSIMode */
#define HTPHY_TSSIMode_tssiEn_SHIFT	0
#define HTPHY_TSSIMode_tssiEn_MASK	(0x1 << HTPHY_TSSIMode_tssiEn_SHIFT)
#define HTPHY_TSSIMode_PowerDetEn_SHIFT	1
#define HTPHY_TSSIMode_PowerDetEn_MASK	(0x1 << HTPHY_TSSIMode_PowerDetEn_SHIFT)
#define HTPHY_TSSIMode_tssiADCSel_SHIFT	2
#define HTPHY_TSSIMode_tssiADCSel_MASK	(0x1 << HTPHY_TSSIMode_tssiADCSel_SHIFT)

/* Bits in HTPHY_RxMacifMode */
#define HTPHY_RxMacifMode_sampleCoreSel_SHIFT	0
#define HTPHY_RxMacifMode_sampleCoreSel_MASK	(0x3 << HTPHY_RxMacifMode_sampleCoreSel_SHIFT)
#define HTPHY_RxMacifMode_passthrough_SHIFT	2
#define HTPHY_RxMacifMode_passthrough_MASK	(0x3 << HTPHY_RxMacifMode_passthrough_SHIFT)
#define HTPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT	4
#define HTPHY_RxMacifMode_idleTimeUseCrsEd_MASK	(0x1 << HTPHY_RxMacifMode_idleTimeUseCrsEd_SHIFT)
#define HTPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT	5
#define HTPHY_RxMacifMode_idleTimeUseCrsSigDet_MASK	(0x1 << HTPHY_RxMacifMode_idleTimeUseCrsSigDet_SHIFT)
#define HTPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT	6
#define HTPHY_RxMacifMode_idleTimeUseCrsTx_MASK	(0x1 << HTPHY_RxMacifMode_idleTimeUseCrsTx_SHIFT)
#define HTPHY_RxMacifMode_clearIdleTimeCounters_SHIFT	7
#define HTPHY_RxMacifMode_clearIdleTimeCounters_MASK	(0x1 << HTPHY_RxMacifMode_clearIdleTimeCounters_SHIFT)
#define HTPHY_RxMacifMode_enableIdleTimeCounters_SHIFT	8
#define HTPHY_RxMacifMode_enableIdleTimeCounters_MASK	(0x1 << HTPHY_RxMacifMode_enableIdleTimeCounters_SHIFT)

/* Bits in HTPHY_CRSidleTimeCrsOnCountLo */
#define HTPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT	0
#define HTPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_MASK	(0xffff << HTPHY_CRSidleTimeCrsOnCountLo_idleTimeCrsOnCountLo_SHIFT)

/* Bits in HTPHY_CRSidleTimeCrsOnCountHi */
#define HTPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT	0
#define HTPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_MASK	(0xffff << HTPHY_CRSidleTimeCrsOnCountHi_idleTimeCrsOnCountHi_SHIFT)

/* Bits in HTPHY_CRSidleTimeMeasTimeCountLo */
#define HTPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT	0
#define HTPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_MASK	(0xffff << HTPHY_CRSidleTimeMeasTimeCountLo_idleTimeMeasTimeCountLo_SHIFT)

/* Bits in HTPHY_CRSidleTimeMeasTimeCountHi */
#define HTPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT	0
#define HTPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_MASK	(0xffff << HTPHY_CRSidleTimeMeasTimeCountHi_idleTimeMeasTimeCountHi_SHIFT)

/* Bits in HTPHY_sampleTailWaitCount */
#define HTPHY_sampleTailWaitCount_TailWaitCount_SHIFT	0
#define HTPHY_sampleTailWaitCount_TailWaitCount_MASK	(0xffff << HTPHY_sampleTailWaitCount_TailWaitCount_SHIFT)

/* Bits in HTPHY_IqestCmd */
#define HTPHY_IqestCmd_iqstart_SHIFT	0
#define HTPHY_IqestCmd_iqstart_MASK	(0x1 << HTPHY_IqestCmd_iqstart_SHIFT)
#define HTPHY_IqestCmd_iqMode_SHIFT	1
#define HTPHY_IqestCmd_iqMode_MASK	(0x1 << HTPHY_IqestCmd_iqMode_SHIFT)
#define HTPHY_IqestCmd_clipDet0_SHIFT	4
#define HTPHY_IqestCmd_clipDet0_MASK	(0x1 << HTPHY_IqestCmd_clipDet0_SHIFT)
#define HTPHY_IqestCmd_clipDet1_SHIFT	5
#define HTPHY_IqestCmd_clipDet1_MASK	(0x1 << HTPHY_IqestCmd_clipDet1_SHIFT)
#define HTPHY_IqestCmd_clipDet2_SHIFT	6
#define HTPHY_IqestCmd_clipDet2_MASK	(0x1 << HTPHY_IqestCmd_clipDet2_SHIFT)

/* Bits in HTPHY_IqestWaitTime */
#define HTPHY_IqestWaitTime_waitTime_SHIFT	0
#define HTPHY_IqestWaitTime_waitTime_MASK	(0xff << HTPHY_IqestWaitTime_waitTime_SHIFT)

/* Bits in HTPHY_IqestSampleCount */
#define HTPHY_IqestSampleCount_NumSampToCol_SHIFT	0
#define HTPHY_IqestSampleCount_NumSampToCol_MASK	(0xffff << HTPHY_IqestSampleCount_NumSampToCol_SHIFT)

/* Bits in HTPHY_IqestIqAccLo0 */
#define HTPHY_IqestIqAccLo0_iqAccLo_SHIFT	0
#define HTPHY_IqestIqAccLo0_iqAccLo_MASK	(0xffff << HTPHY_IqestIqAccLo0_iqAccLo_SHIFT)

/* Bits in HTPHY_IqestIqAccHi0 */
#define HTPHY_IqestIqAccHi0_iqAccHi_SHIFT	0
#define HTPHY_IqestIqAccHi0_iqAccHi_MASK	(0xffff << HTPHY_IqestIqAccHi0_iqAccHi_SHIFT)

/* Bits in HTPHY_IqestipwrAccLo0 */
#define HTPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT	0
#define HTPHY_IqestipwrAccLo0_ipwrAccLo_MASK	(0xffff << HTPHY_IqestipwrAccLo0_ipwrAccLo_SHIFT)

/* Bits in HTPHY_IqestipwrAccHi0 */
#define HTPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT	0
#define HTPHY_IqestipwrAccHi0_ipwrAccHi_MASK	(0xffff << HTPHY_IqestipwrAccHi0_ipwrAccHi_SHIFT)

/* Bits in HTPHY_IqestqpwrAccLo0 */
#define HTPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT	0
#define HTPHY_IqestqpwrAccLo0_qpwrAccLo_MASK	(0xffff << HTPHY_IqestqpwrAccLo0_qpwrAccLo_SHIFT)

/* Bits in HTPHY_IqestqpwrAccHi0 */
#define HTPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT	0
#define HTPHY_IqestqpwrAccHi0_qpwrAccHi_MASK	(0xffff << HTPHY_IqestqpwrAccHi0_qpwrAccHi_SHIFT)

/* Bits in HTPHY_IqestIqAccLo1 */
#define HTPHY_IqestIqAccLo1_iqAccLo_SHIFT	0
#define HTPHY_IqestIqAccLo1_iqAccLo_MASK	(0xffff << HTPHY_IqestIqAccLo1_iqAccLo_SHIFT)

/* Bits in HTPHY_IqestIqAccHi1 */
#define HTPHY_IqestIqAccHi1_iqAccHi_SHIFT	0
#define HTPHY_IqestIqAccHi1_iqAccHi_MASK	(0xffff << HTPHY_IqestIqAccHi1_iqAccHi_SHIFT)

/* Bits in HTPHY_IqestipwrAccLo1 */
#define HTPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT	0
#define HTPHY_IqestipwrAccLo1_ipwrAccLo_MASK	(0xffff << HTPHY_IqestipwrAccLo1_ipwrAccLo_SHIFT)

/* Bits in HTPHY_IqestipwrAccHi1 */
#define HTPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT	0
#define HTPHY_IqestipwrAccHi1_ipwrAccHi_MASK	(0xffff << HTPHY_IqestipwrAccHi1_ipwrAccHi_SHIFT)

/* Bits in HTPHY_IqestqpwrAccLo1 */
#define HTPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT	0
#define HTPHY_IqestqpwrAccLo1_qpwrAccLo_MASK	(0xffff << HTPHY_IqestqpwrAccLo1_qpwrAccLo_SHIFT)

/* Bits in HTPHY_IqestqpwrAccHi1 */
#define HTPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT	0
#define HTPHY_IqestqpwrAccHi1_qpwrAccHi_MASK	(0xffff << HTPHY_IqestqpwrAccHi1_qpwrAccHi_SHIFT)

/* Bits in HTPHY_IqestIqAccLo2 */
#define HTPHY_IqestIqAccLo2_iqAccLo_SHIFT	0
#define HTPHY_IqestIqAccLo2_iqAccLo_MASK	(0xffff << HTPHY_IqestIqAccLo2_iqAccLo_SHIFT)

/* Bits in HTPHY_IqestIqAccHi2 */
#define HTPHY_IqestIqAccHi2_iqAccHi_SHIFT	0
#define HTPHY_IqestIqAccHi2_iqAccHi_MASK	(0xffff << HTPHY_IqestIqAccHi2_iqAccHi_SHIFT)

/* Bits in HTPHY_IqestipwrAccLo2 */
#define HTPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT	0
#define HTPHY_IqestipwrAccLo2_ipwrAccLo_MASK	(0xffff << HTPHY_IqestipwrAccLo2_ipwrAccLo_SHIFT)

/* Bits in HTPHY_IqestipwrAccHi2 */
#define HTPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT	0
#define HTPHY_IqestipwrAccHi2_ipwrAccHi_MASK	(0xffff << HTPHY_IqestipwrAccHi2_ipwrAccHi_SHIFT)

/* Bits in HTPHY_IqestqpwrAccLo2 */
#define HTPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT	0
#define HTPHY_IqestqpwrAccLo2_qpwrAccLo_MASK	(0xffff << HTPHY_IqestqpwrAccLo2_qpwrAccLo_SHIFT)

/* Bits in HTPHY_IqestqpwrAccHi2 */
#define HTPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT	0
#define HTPHY_IqestqpwrAccHi2_qpwrAccHi_MASK	(0xffff << HTPHY_IqestqpwrAccHi2_qpwrAccHi_SHIFT)

/* Bits in HTPHY_FMDemodConfig */
#define HTPHY_FMDemodConfig_fmdemodEnable_SHIFT	0
#define HTPHY_FMDemodConfig_fmdemodEnable_MASK	(0x1 << HTPHY_FMDemodConfig_fmdemodEnable_SHIFT)
#define HTPHY_FMDemodConfig_fmInputShiftOffset_SHIFT	1
#define HTPHY_FMDemodConfig_fmInputShiftOffset_MASK	(0x1f << HTPHY_FMDemodConfig_fmInputShiftOffset_SHIFT)
#define HTPHY_FMDemodConfig_fmLatch_SHIFT	8
#define HTPHY_FMDemodConfig_fmLatch_MASK	(0xff << HTPHY_FMDemodConfig_fmLatch_SHIFT)

/* Bits in HTPHY_PhaseTrackOffset */
#define HTPHY_PhaseTrackOffset_mScale_SHIFT	0
#define HTPHY_PhaseTrackOffset_mScale_MASK	(0xf << HTPHY_PhaseTrackOffset_mScale_SHIFT)
#define HTPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT	14
#define HTPHY_PhaseTrackOffset_cpeScaleEnbl_MASK	(0x1 << HTPHY_PhaseTrackOffset_cpeScaleEnbl_SHIFT)
#define HTPHY_PhaseTrackOffset_txpncorrelated_SHIFT	15
#define HTPHY_PhaseTrackOffset_txpncorrelated_MASK	(0x1 << HTPHY_PhaseTrackOffset_txpncorrelated_SHIFT)

/* Bits in HTPHY_DmdCtrlConfig */
#define HTPHY_DmdCtrlConfig_llrNullEnable_SHIFT	0
#define HTPHY_DmdCtrlConfig_llrNullEnable_MASK	(0x1 << HTPHY_DmdCtrlConfig_llrNullEnable_SHIFT)
#define HTPHY_DmdCtrlConfig_dmd_chanupd_SHIFT	1
#define HTPHY_DmdCtrlConfig_dmd_chanupd_MASK	(0x3 << HTPHY_DmdCtrlConfig_dmd_chanupd_SHIFT)
#define HTPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT	3
#define HTPHY_DmdCtrlConfig_dmd_coremask_enable_MASK	(0x1 << HTPHY_DmdCtrlConfig_dmd_coremask_enable_SHIFT)
#define HTPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT	4
#define HTPHY_DmdCtrlConfig_dmdPowerSaveEnable_MASK	(0x1 << HTPHY_DmdCtrlConfig_dmdPowerSaveEnable_SHIFT)
#define HTPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT	5
#define HTPHY_DmdCtrlConfig_dmdChnSigPowerSave_MASK	(0x1 << HTPHY_DmdCtrlConfig_dmdChnSigPowerSave_SHIFT)

/* Bits in HTPHY_LLRNullFreqThreshold */
#define HTPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT	0
#define HTPHY_LLRNullFreqThreshold_aml_freq_threshold_MASK	(0xffff << HTPHY_LLRNullFreqThreshold_aml_freq_threshold_SHIFT)

/* Bits in HTPHY_HPFBWovrdigictrl */
#define HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT	0
#define HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_MASK	(0x1 << HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_en_SHIFT)
#define HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT	1
#define HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_MASK	(0x1 << HTPHY_HPFBWovrdigictrl_HTAGC_HPFBW_SHIFT)
#define HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT	2
#define HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_MASK	(0x1 << HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_en_SHIFT)
#define HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT	3
#define HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_MASK	(0x1 << HTPHY_HPFBWovrdigictrl_RIFS_HPFBW_SHIFT)
#define HTPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT	15
#define HTPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_MASK	(0x1 << HTPHY_HPFBWovrdigictrl_ovrdgain_in_pkt_reset_SHIFT)
#define HTPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT	12
#define HTPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_MASK	(0x7 << HTPHY_HPFBWovrdigictrl_ovrdgainval_pkt_reset_SHIFT)

/* Bits in HTPHY_RadarMaLength */
#define HTPHY_RadarMaLength_maLength_SHIFT	0
#define HTPHY_RadarMaLength_maLength_MASK	(0x1f << HTPHY_RadarMaLength_maLength_SHIFT)
#define HTPHY_RadarMaLength_fmMaLength_SHIFT	7
#define HTPHY_RadarMaLength_fmMaLength_MASK	(0x3f << HTPHY_RadarMaLength_fmMaLength_SHIFT)

/* Bits in HTPHY_RadarSearchCtrl */
#define HTPHY_RadarSearchCtrl_radarEnable_SHIFT	0
#define HTPHY_RadarSearchCtrl_radarEnable_MASK	(0x1 << HTPHY_RadarSearchCtrl_radarEnable_SHIFT)
#define HTPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT	1
#define HTPHY_RadarSearchCtrl_radarTimSearchEn_MASK	(0x1 << HTPHY_RadarSearchCtrl_radarTimSearchEn_SHIFT)
#define HTPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT	2
#define HTPHY_RadarSearchCtrl_radarChnEstSearchEn_MASK	(0x1 << HTPHY_RadarSearchCtrl_radarChnEstSearchEn_SHIFT)
#define HTPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT	3
#define HTPHY_RadarSearchCtrl_radarDecSearchEn_MASK	(0x1 << HTPHY_RadarSearchCtrl_radarDecSearchEn_SHIFT)
#define HTPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT	4
#define HTPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_MASK	(0x1 << HTPHY_RadarSearchCtrl_radarWaitEngyDropSearchEn_SHIFT)

/* Bits in HTPHY_VldDataTonesSIG */
#define HTPHY_VldDataTonesSIG_NoOfVldDataTonesHTSIG_SHIFT	0
#define HTPHY_VldDataTonesSIG_NoOfVldDataTonesHTSIG_MASK	(0x7f << HTPHY_VldDataTonesSIG_NoOfVldDataTonesHTSIG_SHIFT)

/* Bits in HTPHY_VldDataTonesDATA */
#define HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA_SHIFT	0
#define HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA_MASK	(0x7f << HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA_SHIFT)
#define HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA40M_SHIFT	8
#define HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA40M_MASK	(0x7f << HTPHY_VldDataTonesDATA_NoOfVldDataTonesHTDATA40M_SHIFT)

/* Bits in HTPHY_Core1BPhyRxIQCompA0 */
#define HTPHY_Core1BPhyRxIQCompA0_a_SHIFT	0
#define HTPHY_Core1BPhyRxIQCompA0_a_MASK	(0x3ff << HTPHY_Core1BPhyRxIQCompA0_a_SHIFT)

/* Bits in HTPHY_Core1BPhyRxIQCompB0 */
#define HTPHY_Core1BPhyRxIQCompB0_b_SHIFT	0
#define HTPHY_Core1BPhyRxIQCompB0_b_MASK	(0x3ff << HTPHY_Core1BPhyRxIQCompB0_b_SHIFT)

/* Bits in HTPHY_Core2BPhyRxIQCompA1 */
#define HTPHY_Core2BPhyRxIQCompA1_a_SHIFT	0
#define HTPHY_Core2BPhyRxIQCompA1_a_MASK	(0x3ff << HTPHY_Core2BPhyRxIQCompA1_a_SHIFT)

/* Bits in HTPHY_Core2BPhyRxIQCompB1 */
#define HTPHY_Core2BPhyRxIQCompB1_b_SHIFT	0
#define HTPHY_Core2BPhyRxIQCompB1_b_MASK	(0x3ff << HTPHY_Core2BPhyRxIQCompB1_b_SHIFT)

/* Bits in HTPHY_Core3BPhyRxIQCompA2 */
#define HTPHY_Core3BPhyRxIQCompA2_a_SHIFT	0
#define HTPHY_Core3BPhyRxIQCompA2_a_MASK	(0x3ff << HTPHY_Core3BPhyRxIQCompA2_a_SHIFT)

/* Bits in HTPHY_Core3BPhyRxIQCompB2 */
#define HTPHY_Core3BPhyRxIQCompB2_b_SHIFT	0
#define HTPHY_Core3BPhyRxIQCompB2_b_MASK	(0x3ff << HTPHY_Core3BPhyRxIQCompB2_b_SHIFT)

/* Bits in HTPHY_NumDatatonesWise20sig */
#define HTPHY_NumDatatonesWise20sig_sig0datatoneswise20_SHIFT	0
#define HTPHY_NumDatatonesWise20sig_sig0datatoneswise20_MASK	(0xff << HTPHY_NumDatatonesWise20sig_sig0datatoneswise20_SHIFT)
#define HTPHY_NumDatatonesWise20sig_sig1datatoneswise20_SHIFT	8
#define HTPHY_NumDatatonesWise20sig_sig1datatoneswise20_MASK	(0xff << HTPHY_NumDatatonesWise20sig_sig1datatoneswise20_SHIFT)

/* Bits in HTPHY_NumDatatonesWise40sig */
#define HTPHY_NumDatatonesWise40sig_sig0datatoneswise40_SHIFT	0
#define HTPHY_NumDatatonesWise40sig_sig0datatoneswise40_MASK	(0xff << HTPHY_NumDatatonesWise40sig_sig0datatoneswise40_SHIFT)
#define HTPHY_NumDatatonesWise40sig_sig1datatoneswise40_SHIFT	8
#define HTPHY_NumDatatonesWise40sig_sig1datatoneswise40_MASK	(0xff << HTPHY_NumDatatonesWise40sig_sig1datatoneswise40_SHIFT)

/* Bits in HTPHY_wwisecrcmask0 */
#define HTPHY_wwisecrcmask0_wwisecrcmask0_SHIFT	0
#define HTPHY_wwisecrcmask0_wwisecrcmask0_MASK	(0xffff << HTPHY_wwisecrcmask0_wwisecrcmask0_SHIFT)

/* Bits in HTPHY_wwisecrcmask1 */
#define HTPHY_wwisecrcmask1_wwisecrcmask1_SHIFT	0
#define HTPHY_wwisecrcmask1_wwisecrcmask1_MASK	(0xffff << HTPHY_wwisecrcmask1_wwisecrcmask1_SHIFT)

/* Bits in HTPHY_wwisecrcmask2 */
#define HTPHY_wwisecrcmask2_wwisecrcmask2_SHIFT	0
#define HTPHY_wwisecrcmask2_wwisecrcmask2_MASK	(0xffff << HTPHY_wwisecrcmask2_wwisecrcmask2_SHIFT)

/* Bits in HTPHY_wwisecrcmask3 */
#define HTPHY_wwisecrcmask3_wwisecrcmask3_SHIFT	0
#define HTPHY_wwisecrcmask3_wwisecrcmask3_MASK	(0xffff << HTPHY_wwisecrcmask3_wwisecrcmask3_SHIFT)

/* Bits in HTPHY_wwisecrcmask4 */
#define HTPHY_wwisecrcmask4_wwisecrcmask4_SHIFT	0
#define HTPHY_wwisecrcmask4_wwisecrcmask4_MASK	(0xff << HTPHY_wwisecrcmask4_wwisecrcmask4_SHIFT)

/* Bits in HTPHY_ChanestCDDshift */
#define HTPHY_ChanestCDDshift_disableFdCorChnl_SHIFT	8
#define HTPHY_ChanestCDDshift_disableFdCorChnl_MASK	(0x1 << HTPHY_ChanestCDDshift_disableFdCorChnl_SHIFT)

/* Bits in HTPHY_HTAGCWaitCounters */
#define HTPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT	0
#define HTPHY_HTAGCWaitCounters_HTAgcStartWait_MASK	(0xff << HTPHY_HTAGCWaitCounters_HTAgcStartWait_SHIFT)
#define HTPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT	8
#define HTPHY_HTAGCWaitCounters_HTAgcPktgainWait_MASK	(0xff << HTPHY_HTAGCWaitCounters_HTAgcPktgainWait_SHIFT)

/* Bits in HTPHY_NumDatatonesdup40 */
#define HTPHY_NumDatatonesdup40_datatonesdup40_SHIFT	0
#define HTPHY_NumDatatonesdup40_datatonesdup40_MASK	(0xff << HTPHY_NumDatatonesdup40_datatonesdup40_SHIFT)
#define HTPHY_NumDatatonesdup40_DupModeShiftNum_SHIFT	8
#define HTPHY_NumDatatonesdup40_DupModeShiftNum_MASK	(0x3f << HTPHY_NumDatatonesdup40_DupModeShiftNum_SHIFT)
#define HTPHY_NumDatatonesdup40_DupModeShiftEn_SHIFT	14
#define HTPHY_NumDatatonesdup40_DupModeShiftEn_MASK	(0x1 << HTPHY_NumDatatonesdup40_DupModeShiftEn_SHIFT)

/* Bits in HTPHY_pktprocdebug */
#define HTPHY_pktprocdebug_pktprocstate_SHIFT	0
#define HTPHY_pktprocdebug_pktprocstate_MASK	(0x1f << HTPHY_pktprocdebug_pktprocstate_SHIFT)
#define HTPHY_pktprocdebug_pktprocconstellation_SHIFT	5
#define HTPHY_pktprocdebug_pktprocconstellation_MASK	(0x7 << HTPHY_pktprocdebug_pktprocconstellation_SHIFT)
#define HTPHY_pktprocdebug_pktprocsymbol_SHIFT	8
#define HTPHY_pktprocdebug_pktprocsymbol_MASK	(0xf << HTPHY_pktprocdebug_pktprocsymbol_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg0A1 */
#define HTPHY_txfilt20CoeffStg0A1_ak1_SHIFT	0
#define HTPHY_txfilt20CoeffStg0A1_ak1_MASK	(0xfff << HTPHY_txfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg0A2 */
#define HTPHY_txfilt20CoeffStg0A2_ak2_SHIFT	0
#define HTPHY_txfilt20CoeffStg0A2_ak2_MASK	(0xfff << HTPHY_txfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg1A1 */
#define HTPHY_txfilt20CoeffStg1A1_ak1_SHIFT	0
#define HTPHY_txfilt20CoeffStg1A1_ak1_MASK	(0xfff << HTPHY_txfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg1A2 */
#define HTPHY_txfilt20CoeffStg1A2_ak2_SHIFT	0
#define HTPHY_txfilt20CoeffStg1A2_ak2_MASK	(0xfff << HTPHY_txfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg2A1 */
#define HTPHY_txfilt20CoeffStg2A1_ak1_SHIFT	0
#define HTPHY_txfilt20CoeffStg2A1_ak1_MASK	(0xfff << HTPHY_txfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg2A2 */
#define HTPHY_txfilt20CoeffStg2A2_ak2_SHIFT	0
#define HTPHY_txfilt20CoeffStg2A2_ak2_MASK	(0xfff << HTPHY_txfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg0B1 */
#define HTPHY_txfilt20CoeffStg0B1_bk1_SHIFT	0
#define HTPHY_txfilt20CoeffStg0B1_bk1_MASK	(0xfff << HTPHY_txfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg0B2 */
#define HTPHY_txfilt20CoeffStg0B2_bk2_SHIFT	0
#define HTPHY_txfilt20CoeffStg0B2_bk2_MASK	(0xfff << HTPHY_txfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg0B3 */
#define HTPHY_txfilt20CoeffStg0B3_bk3_SHIFT	0
#define HTPHY_txfilt20CoeffStg0B3_bk3_MASK	(0xfff << HTPHY_txfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg1B1 */
#define HTPHY_txfilt20CoeffStg1B1_bk1_SHIFT	0
#define HTPHY_txfilt20CoeffStg1B1_bk1_MASK	(0xfff << HTPHY_txfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg1B2 */
#define HTPHY_txfilt20CoeffStg1B2_bk2_SHIFT	0
#define HTPHY_txfilt20CoeffStg1B2_bk2_MASK	(0xfff << HTPHY_txfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg1B3 */
#define HTPHY_txfilt20CoeffStg1B3_bk3_SHIFT	0
#define HTPHY_txfilt20CoeffStg1B3_bk3_MASK	(0xfff << HTPHY_txfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg2B1 */
#define HTPHY_txfilt20CoeffStg2B1_bk1_SHIFT	0
#define HTPHY_txfilt20CoeffStg2B1_bk1_MASK	(0xfff << HTPHY_txfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg2B2 */
#define HTPHY_txfilt20CoeffStg2B2_bk2_SHIFT	0
#define HTPHY_txfilt20CoeffStg2B2_bk2_MASK	(0xfff << HTPHY_txfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt20CoeffStg2B3 */
#define HTPHY_txfilt20CoeffStg2B3_bk3_SHIFT	0
#define HTPHY_txfilt20CoeffStg2B3_bk3_MASK	(0xfff << HTPHY_txfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg0A1 */
#define HTPHY_txfilt40CoeffStg0A1_ak1_SHIFT	0
#define HTPHY_txfilt40CoeffStg0A1_ak1_MASK	(0xfff << HTPHY_txfilt40CoeffStg0A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg0A2 */
#define HTPHY_txfilt40CoeffStg0A2_ak2_SHIFT	0
#define HTPHY_txfilt40CoeffStg0A2_ak2_MASK	(0xfff << HTPHY_txfilt40CoeffStg0A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg1A1 */
#define HTPHY_txfilt40CoeffStg1A1_ak1_SHIFT	0
#define HTPHY_txfilt40CoeffStg1A1_ak1_MASK	(0xfff << HTPHY_txfilt40CoeffStg1A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg1A2 */
#define HTPHY_txfilt40CoeffStg1A2_ak2_SHIFT	0
#define HTPHY_txfilt40CoeffStg1A2_ak2_MASK	(0xfff << HTPHY_txfilt40CoeffStg1A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg2A1 */
#define HTPHY_txfilt40CoeffStg2A1_ak1_SHIFT	0
#define HTPHY_txfilt40CoeffStg2A1_ak1_MASK	(0xfff << HTPHY_txfilt40CoeffStg2A1_ak1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg2A2 */
#define HTPHY_txfilt40CoeffStg2A2_ak2_SHIFT	0
#define HTPHY_txfilt40CoeffStg2A2_ak2_MASK	(0xfff << HTPHY_txfilt40CoeffStg2A2_ak2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg0B1 */
#define HTPHY_txfilt40CoeffStg0B1_bk1_SHIFT	0
#define HTPHY_txfilt40CoeffStg0B1_bk1_MASK	(0xfff << HTPHY_txfilt40CoeffStg0B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg0B2 */
#define HTPHY_txfilt40CoeffStg0B2_bk2_SHIFT	0
#define HTPHY_txfilt40CoeffStg0B2_bk2_MASK	(0xfff << HTPHY_txfilt40CoeffStg0B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg0B3 */
#define HTPHY_txfilt40CoeffStg0B3_bk3_SHIFT	0
#define HTPHY_txfilt40CoeffStg0B3_bk3_MASK	(0xfff << HTPHY_txfilt40CoeffStg0B3_bk3_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg1B1 */
#define HTPHY_txfilt40CoeffStg1B1_bk1_SHIFT	0
#define HTPHY_txfilt40CoeffStg1B1_bk1_MASK	(0xfff << HTPHY_txfilt40CoeffStg1B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg1B2 */
#define HTPHY_txfilt40CoeffStg1B2_bk2_SHIFT	0
#define HTPHY_txfilt40CoeffStg1B2_bk2_MASK	(0xfff << HTPHY_txfilt40CoeffStg1B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg1B3 */
#define HTPHY_txfilt40CoeffStg1B3_bk3_SHIFT	0
#define HTPHY_txfilt40CoeffStg1B3_bk3_MASK	(0xfff << HTPHY_txfilt40CoeffStg1B3_bk3_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg2B1 */
#define HTPHY_txfilt40CoeffStg2B1_bk1_SHIFT	0
#define HTPHY_txfilt40CoeffStg2B1_bk1_MASK	(0xfff << HTPHY_txfilt40CoeffStg2B1_bk1_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg2B2 */
#define HTPHY_txfilt40CoeffStg2B2_bk2_SHIFT	0
#define HTPHY_txfilt40CoeffStg2B2_bk2_MASK	(0xfff << HTPHY_txfilt40CoeffStg2B2_bk2_SHIFT)

/* Bits in HTPHY_txfilt40CoeffStg2B3 */
#define HTPHY_txfilt40CoeffStg2B3_bk3_SHIFT	0
#define HTPHY_txfilt40CoeffStg2B3_bk3_MASK	(0xfff << HTPHY_txfilt40CoeffStg2B3_bk3_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0IRSSIX */
#define HTPHY_RSSIMultCoef0IRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef0IRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef0IRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef0IRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0IRSSIY */
#define HTPHY_RSSIMultCoef0IRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef0IRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef0IRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef0IRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0IRSSIZ */
#define HTPHY_RSSIMultCoef0IRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef0IRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef0IRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef0IRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef0IRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0ITBD */
#define HTPHY_RSSIMultCoef0ITBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef0ITBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef0ITBD_A_SHIFT)
#define HTPHY_RSSIMultCoef0ITBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef0ITBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef0ITBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0IPowerDet */
#define HTPHY_RSSIMultCoef0IPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef0IPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef0IPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef0IPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef0IPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef0IPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0ITSSI */
#define HTPHY_RSSIMultCoef0ITSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef0ITSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef0ITSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef0ITSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef0ITSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef0ITSSI_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QRSSIX */
#define HTPHY_RSSIMultCoef0QRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef0QRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QRSSIY */
#define HTPHY_RSSIMultCoef0QRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef0QRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QRSSIZ */
#define HTPHY_RSSIMultCoef0QRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef0QRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QTBD */
#define HTPHY_RSSIMultCoef0QTBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QTBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QTBD_A_SHIFT)
#define HTPHY_RSSIMultCoef0QTBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QTBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QTBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QPowerDet */
#define HTPHY_RSSIMultCoef0QPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef0QPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef0QTSSI */
#define HTPHY_RSSIMultCoef0QTSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef0QTSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef0QTSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef0QTSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef0QTSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef0QTSSI_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1IRSSIX */
#define HTPHY_RSSIMultCoef1IRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef1IRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef1IRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef1IRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1IRSSIY */
#define HTPHY_RSSIMultCoef1IRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef1IRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef1IRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef1IRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1IRSSIZ */
#define HTPHY_RSSIMultCoef1IRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef1IRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef1IRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef1IRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef1IRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1ITBD */
#define HTPHY_RSSIMultCoef1ITBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef1ITBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef1ITBD_A_SHIFT)
#define HTPHY_RSSIMultCoef1ITBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef1ITBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef1ITBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1IPowerDet */
#define HTPHY_RSSIMultCoef1IPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef1IPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef1IPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef1IPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef1IPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef1IPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1ITSSI */
#define HTPHY_RSSIMultCoef1ITSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef1ITSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef1ITSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef1ITSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef1ITSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef1ITSSI_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QRSSIX */
#define HTPHY_RSSIMultCoef1QRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef1QRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QRSSIY */
#define HTPHY_RSSIMultCoef1QRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef1QRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QRSSIZ */
#define HTPHY_RSSIMultCoef1QRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef1QRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QTBD */
#define HTPHY_RSSIMultCoef1QTBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QTBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QTBD_A_SHIFT)
#define HTPHY_RSSIMultCoef1QTBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QTBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QTBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QPowerDet */
#define HTPHY_RSSIMultCoef1QPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef1QPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef1QTSSI */
#define HTPHY_RSSIMultCoef1QTSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef1QTSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef1QTSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef1QTSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef1QTSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef1QTSSI_B_SHIFT)

/* Bits in HTPHY_SampCollectWaitCounter */
#define HTPHY_SampCollectWaitCounter_sampCollWait_SHIFT	0
#define HTPHY_SampCollectWaitCounter_sampCollWait_MASK	(0xffff << HTPHY_SampCollectWaitCounter_sampCollWait_SHIFT)

/* Bits in HTPHY_PassThroughCounter */
#define HTPHY_PassThroughCounter_numPassThroughSamples_SHIFT	0
#define HTPHY_PassThroughCounter_numPassThroughSamples_MASK	(0xffff << HTPHY_PassThroughCounter_numPassThroughSamples_SHIFT)

/* Bits in HTPHY_dssscckgainSettleLen */
#define HTPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT	0
#define HTPHY_dssscckgainSettleLen_dssscckgainSettleLen_MASK	(0xffff << HTPHY_dssscckgainSettleLen_dssscckgainSettleLen_SHIFT)

/* Bits in HTPHY_gpioLoOut */
#define HTPHY_gpioLoOut_gpioLoOut_SHIFT	0
#define HTPHY_gpioLoOut_gpioLoOut_MASK	(0xffff << HTPHY_gpioLoOut_gpioLoOut_SHIFT)

/* Bits in HTPHY_gpioHiOut */
#define HTPHY_gpioHiOut_gpioHiOut_SHIFT	0
#define HTPHY_gpioHiOut_gpioHiOut_MASK	(0xffff << HTPHY_gpioHiOut_gpioHiOut_SHIFT)

/* Bits in HTPHY_dupscale */
#define HTPHY_dupscale_disableFdCor_SHIFT	10
#define HTPHY_dupscale_disableFdCor_MASK	(0x7 << HTPHY_dupscale_disableFdCor_SHIFT)
#define HTPHY_dupscale_disableAdvRet_SHIFT	13
#define HTPHY_dupscale_disableAdvRet_MASK	(0x1 << HTPHY_dupscale_disableAdvRet_SHIFT)

/* Bits in HTPHY_BW1a */
#define HTPHY_BW1a_highBW_SHIFT	0
#define HTPHY_BW1a_highBW_MASK	(0x1fff << HTPHY_BW1a_highBW_SHIFT)

/* Bits in HTPHY_BW2 */
#define HTPHY_BW2_midBW_SHIFT	0
#define HTPHY_BW2_midBW_MASK	(0x1fff << HTPHY_BW2_midBW_SHIFT)

/* Bits in HTPHY_BW3 */
#define HTPHY_BW3_lowBW_SHIFT	0
#define HTPHY_BW3_lowBW_MASK	(0x1fff << HTPHY_BW3_lowBW_SHIFT)

/* Bits in HTPHY_BW4 */
#define HTPHY_BW4_highScale_SHIFT	0
#define HTPHY_BW4_highScale_MASK	(0x1fff << HTPHY_BW4_highScale_SHIFT)

/* Bits in HTPHY_BW5 */
#define HTPHY_BW5_midScale_SHIFT	0
#define HTPHY_BW5_midScale_MASK	(0xfff << HTPHY_BW5_midScale_SHIFT)

/* Bits in HTPHY_BW6 */
#define HTPHY_BW6_lowScale_SHIFT	0
#define HTPHY_BW6_lowScale_MASK	(0x1fff << HTPHY_BW6_lowScale_SHIFT)

/* Bits in HTPHY_CoarseLength0 */
#define HTPHY_CoarseLength0_noClipLength_SHIFT	0
#define HTPHY_CoarseLength0_noClipLength_MASK	(0xff << HTPHY_CoarseLength0_noClipLength_SHIFT)
#define HTPHY_CoarseLength0_oneClipLength_SHIFT	8
#define HTPHY_CoarseLength0_oneClipLength_MASK	(0xff << HTPHY_CoarseLength0_oneClipLength_SHIFT)

/* Bits in HTPHY_CoarseLength1 */
#define HTPHY_CoarseLength1_twoClipLength_SHIFT	0
#define HTPHY_CoarseLength1_twoClipLength_MASK	(0xff << HTPHY_CoarseLength1_twoClipLength_SHIFT)

/* Bits in HTPHY_crsThreshold1u */
#define HTPHY_crsThreshold1u_autoThresh_SHIFT	0
#define HTPHY_crsThreshold1u_autoThresh_MASK	(0xff << HTPHY_crsThreshold1u_autoThresh_SHIFT)
#define HTPHY_crsThreshold1u_autoThresh2_SHIFT	8
#define HTPHY_crsThreshold1u_autoThresh2_MASK	(0xff << HTPHY_crsThreshold1u_autoThresh2_SHIFT)

/* Bits in HTPHY_crsThreshold2u */
#define HTPHY_crsThreshold2u_peakThresh_SHIFT	0
#define HTPHY_crsThreshold2u_peakThresh_MASK	(0xff << HTPHY_crsThreshold2u_peakThresh_SHIFT)
#define HTPHY_crsThreshold2u_peakDiffThresh_SHIFT	8
#define HTPHY_crsThreshold2u_peakDiffThresh_MASK	(0xff << HTPHY_crsThreshold2u_peakDiffThresh_SHIFT)

/* Bits in HTPHY_crsThreshold3u */
#define HTPHY_crsThreshold3u_peakValThresh_SHIFT	8
#define HTPHY_crsThreshold3u_peakValThresh_MASK	(0xff << HTPHY_crsThreshold3u_peakValThresh_SHIFT)

/* Bits in HTPHY_crsControlu */
#define HTPHY_crsControlu_muxSelect_SHIFT	0
#define HTPHY_crsControlu_muxSelect_MASK	(0x3 << HTPHY_crsControlu_muxSelect_SHIFT)
#define HTPHY_crsControlu_autoEnable_SHIFT	2
#define HTPHY_crsControlu_autoEnable_MASK	(0x1 << HTPHY_crsControlu_autoEnable_SHIFT)
#define HTPHY_crsControlu_mfEnable_SHIFT	3
#define HTPHY_crsControlu_mfEnable_MASK	(0x1 << HTPHY_crsControlu_mfEnable_SHIFT)
#define HTPHY_crsControlu_totEnable_SHIFT	4
#define HTPHY_crsControlu_totEnable_MASK	(0x1 << HTPHY_crsControlu_totEnable_SHIFT)
#define HTPHY_crsControlu_mfLessAve_SHIFT	5
#define HTPHY_crsControlu_mfLessAve_MASK	(0x1 << HTPHY_crsControlu_mfLessAve_SHIFT)

/* Bits in HTPHY_crsThreshold1l */
#define HTPHY_crsThreshold1l_autoThresh_SHIFT	0
#define HTPHY_crsThreshold1l_autoThresh_MASK	(0xff << HTPHY_crsThreshold1l_autoThresh_SHIFT)
#define HTPHY_crsThreshold1l_autoThresh2_SHIFT	8
#define HTPHY_crsThreshold1l_autoThresh2_MASK	(0xff << HTPHY_crsThreshold1l_autoThresh2_SHIFT)

/* Bits in HTPHY_crsThreshold2l */
#define HTPHY_crsThreshold2l_peakThresh_SHIFT	0
#define HTPHY_crsThreshold2l_peakThresh_MASK	(0xff << HTPHY_crsThreshold2l_peakThresh_SHIFT)
#define HTPHY_crsThreshold2l_peakDiffThresh_SHIFT	8
#define HTPHY_crsThreshold2l_peakDiffThresh_MASK	(0xff << HTPHY_crsThreshold2l_peakDiffThresh_SHIFT)

/* Bits in HTPHY_crsThreshold3l */
#define HTPHY_crsThreshold3l_peakValThresh_SHIFT	8
#define HTPHY_crsThreshold3l_peakValThresh_MASK	(0xff << HTPHY_crsThreshold3l_peakValThresh_SHIFT)

/* Bits in HTPHY_crsControll */
#define HTPHY_crsControll_muxSelect_SHIFT	0
#define HTPHY_crsControll_muxSelect_MASK	(0x3 << HTPHY_crsControll_muxSelect_SHIFT)
#define HTPHY_crsControll_autoEnable_SHIFT	2
#define HTPHY_crsControll_autoEnable_MASK	(0x1 << HTPHY_crsControll_autoEnable_SHIFT)
#define HTPHY_crsControll_mfEnable_SHIFT	3
#define HTPHY_crsControll_mfEnable_MASK	(0x1 << HTPHY_crsControll_mfEnable_SHIFT)
#define HTPHY_crsControll_totEnable_SHIFT	4
#define HTPHY_crsControll_totEnable_MASK	(0x1 << HTPHY_crsControll_totEnable_SHIFT)
#define HTPHY_crsControll_mfLessAve_SHIFT	5
#define HTPHY_crsControll_mfLessAve_MASK	(0x1 << HTPHY_crsControll_mfLessAve_SHIFT)

/* Bits in HTPHY_StrAddress2u */
#define HTPHY_StrAddress2u_strminlowgain_SHIFT	4
#define HTPHY_StrAddress2u_strminlowgain_MASK	(0xf << HTPHY_StrAddress2u_strminlowgain_SHIFT)
#define HTPHY_StrAddress2u_strmin_SHIFT	8
#define HTPHY_StrAddress2u_strmin_MASK	(0xf << HTPHY_StrAddress2u_strmin_SHIFT)
#define HTPHY_StrAddress2u_strminstart_SHIFT	12
#define HTPHY_StrAddress2u_strminstart_MASK	(0xf << HTPHY_StrAddress2u_strminstart_SHIFT)

/* Bits in HTPHY_StrAddress2l */
#define HTPHY_StrAddress2l_strminlowgain_SHIFT	4
#define HTPHY_StrAddress2l_strminlowgain_MASK	(0xf << HTPHY_StrAddress2l_strminlowgain_SHIFT)
#define HTPHY_StrAddress2l_strmin_SHIFT	8
#define HTPHY_StrAddress2l_strmin_MASK	(0xf << HTPHY_StrAddress2l_strmin_SHIFT)
#define HTPHY_StrAddress2l_strminstart_SHIFT	12
#define HTPHY_StrAddress2l_strminstart_MASK	(0xf << HTPHY_StrAddress2l_strminstart_SHIFT)

/* Bits in HTPHY_JumpStep0 */
#define HTPHY_JumpStep0_jumpStep20_SHIFT	0
#define HTPHY_JumpStep0_jumpStep20_MASK	(0xff << HTPHY_JumpStep0_jumpStep20_SHIFT)

/* Bits in HTPHY_JumpStep1 */
#define HTPHY_JumpStep1_jumpStep40_SHIFT	8
#define HTPHY_JumpStep1_jumpStep40_MASK	(0xff << HTPHY_JumpStep1_jumpStep40_SHIFT)

/* Bits in HTPHY_TxPwrCtrlCmd */
#define HTPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT	15
#define HTPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define HTPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT	14
#define HTPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT	13
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define HTPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT	12
#define HTPHY_TxPwrCtrlCmd_txpwrctrlReset_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_txpwrctrlReset_SHIFT)
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT	11
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsIQ_SHIFT)
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT	10
#define HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK	(0x1 << HTPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT)
#define HTPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT	0
#define HTPHY_TxPwrCtrlCmd_pwrIndex_init_MASK	(0x7f << HTPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT)

/* Bits in HTPHY_TxPwrCtrlNnum */
#define HTPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT	8
#define HTPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK	(0x7 << HTPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define HTPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT	0
#define HTPHY_TxPwrCtrlNnum_Ntssi_delay_MASK	(0xff << HTPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in HTPHY_TxPwrCtrlIdleTssi */
#define HTPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT	15
#define HTPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_MASK	(0x1 << HTPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT)
#define HTPHY_TxPwrCtrlIdleTssi_tssiPosSlope_SHIFT	14
#define HTPHY_TxPwrCtrlIdleTssi_tssiPosSlope_MASK	(0x1 << HTPHY_TxPwrCtrlIdleTssi_tssiPosSlope_SHIFT)
#define HTPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT	8
#define HTPHY_TxPwrCtrlIdleTssi_idleTssi1_MASK	(0x3f << HTPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT)
#define HTPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT	0
#define HTPHY_TxPwrCtrlIdleTssi_idleTssi0_MASK	(0x3f << HTPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT)

/* Bits in HTPHY_TxPwrCtrlTargetPwr */
#define HTPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT	8
#define HTPHY_TxPwrCtrlTargetPwr_targetPwr1_MASK	(0xff << HTPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT)
#define HTPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT	0
#define HTPHY_TxPwrCtrlTargetPwr_targetPwr0_MASK	(0xff << HTPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

/* Bits in HTPHY_TxPwrCtrlBaseIndex */
#define HTPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT	15
#define HTPHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK	(0x1 << HTPHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_SHIFT	8
#define HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_MASK	(0x7f << HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex1_SHIFT)
#define HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT	0
#define HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_MASK	(0x7f << HTPHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT)

/* Bits in HTPHY_TxPwrCtrlPwrIndex */
#define HTPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT	15
#define HTPHY_TxPwrCtrlPwrIndex_loadPwrIndex_MASK	(0x1 << HTPHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT)
#define HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_SHIFT	8
#define HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_MASK	(0x7f << HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex1_SHIFT)
#define HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT	0
#define HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_MASK	(0x7f << HTPHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT)

/* Bits in HTPHY_Core1TxPwrCtrlStatus */
#define HTPHY_Core1TxPwrCtrlStatus_estPwrAdjValid_SHIFT	15
#define HTPHY_Core1TxPwrCtrlStatus_estPwrAdjValid_MASK	(0x1 << HTPHY_Core1TxPwrCtrlStatus_estPwrAdjValid_SHIFT)
#define HTPHY_Core1TxPwrCtrlStatus_baseIndex_SHIFT	8
#define HTPHY_Core1TxPwrCtrlStatus_baseIndex_MASK	(0x7f << HTPHY_Core1TxPwrCtrlStatus_baseIndex_SHIFT)
#define HTPHY_Core1TxPwrCtrlStatus_estPwr_adj_SHIFT	0
#define HTPHY_Core1TxPwrCtrlStatus_estPwr_adj_MASK	(0xff << HTPHY_Core1TxPwrCtrlStatus_estPwr_adj_SHIFT)

/* Bits in HTPHY_Core2TxPwrCtrlStatus */
#define HTPHY_Core2TxPwrCtrlStatus_estPwrAdjValid_SHIFT	15
#define HTPHY_Core2TxPwrCtrlStatus_estPwrAdjValid_MASK	(0x1 << HTPHY_Core2TxPwrCtrlStatus_estPwrAdjValid_SHIFT)
#define HTPHY_Core2TxPwrCtrlStatus_baseIndex_SHIFT	8
#define HTPHY_Core2TxPwrCtrlStatus_baseIndex_MASK	(0x7f << HTPHY_Core2TxPwrCtrlStatus_baseIndex_SHIFT)
#define HTPHY_Core2TxPwrCtrlStatus_estPwr_adj_SHIFT	0
#define HTPHY_Core2TxPwrCtrlStatus_estPwr_adj_MASK	(0xff << HTPHY_Core2TxPwrCtrlStatus_estPwr_adj_SHIFT)

/* Bits in HTPHY_smallsigGainSettleLen */
#define HTPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT	0
#define HTPHY_smallsigGainSettleLen_smallsiggainsettleLen_MASK	(0xffff << HTPHY_smallsigGainSettleLen_smallsiggainsettleLen_SHIFT)

/* Bits in HTPHY_PhyStatsGainInfo0 */
#define HTPHY_PhyStatsGainInfo0_GainInfo0_SHIFT	0
#define HTPHY_PhyStatsGainInfo0_GainInfo0_MASK	(0xffff << HTPHY_PhyStatsGainInfo0_GainInfo0_SHIFT)

/* Bits in HTPHY_PhyStatsGainInfo1 */
#define HTPHY_PhyStatsGainInfo1_GainInfo1_SHIFT	0
#define HTPHY_PhyStatsGainInfo1_GainInfo1_MASK	(0xffff << HTPHY_PhyStatsGainInfo1_GainInfo1_SHIFT)

/* Bits in HTPHY_PhyStatsFreqEst */
#define HTPHY_PhyStatsFreqEst_FreqEst_SHIFT	0
#define HTPHY_PhyStatsFreqEst_FreqEst_MASK	(0xffff << HTPHY_PhyStatsFreqEst_FreqEst_SHIFT)

/* Bits in HTPHY_PhyStatsAdvRetard */
#define HTPHY_PhyStatsAdvRetard_AdvRetard_SHIFT	0
#define HTPHY_PhyStatsAdvRetard_AdvRetard_MASK	(0xffff << HTPHY_PhyStatsAdvRetard_AdvRetard_SHIFT)

/* Bits in HTPHY_PhyLoopbackMode */
#define HTPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT	0
#define HTPHY_PhyLoopbackMode_LoopbackAdc2Dac_MASK	(0x1 << HTPHY_PhyLoopbackMode_LoopbackAdc2Dac_SHIFT)

/* Bits in HTPHY_ToneMapIndex201 */
#define HTPHY_ToneMapIndex201_TMAP_NSYNC_20SIG_SHIFT	4
#define HTPHY_ToneMapIndex201_TMAP_NSYNC_20SIG_MASK	(0xf << HTPHY_ToneMapIndex201_TMAP_NSYNC_20SIG_SHIFT)
#define HTPHY_ToneMapIndex201_TMAP_WWISE_20LS_SHIFT	8
#define HTPHY_ToneMapIndex201_TMAP_WWISE_20LS_MASK	(0xf << HTPHY_ToneMapIndex201_TMAP_WWISE_20LS_SHIFT)

/* Bits in HTPHY_ToneMapIndex202 */
#define HTPHY_ToneMapIndex202_TMAP_WWISE_20DATA_SHIFT	4
#define HTPHY_ToneMapIndex202_TMAP_WWISE_20DATA_MASK	(0xf << HTPHY_ToneMapIndex202_TMAP_WWISE_20DATA_SHIFT)

/* Bits in HTPHY_ToneMapIndex402 */
#define HTPHY_ToneMapIndex402_TMAP_WWISE_40DATA_SHIFT	0
#define HTPHY_ToneMapIndex402_TMAP_WWISE_40DATA_MASK	(0xf << HTPHY_ToneMapIndex402_TMAP_WWISE_40DATA_SHIFT)

/* Bits in HTPHY_ToneMapIndex404 */
#define HTPHY_ToneMapIndex404_TMAP_LS_40_GF_SHIFT	8
#define HTPHY_ToneMapIndex404_TMAP_LS_40_GF_MASK	(0xf << HTPHY_ToneMapIndex404_TMAP_LS_40_GF_SHIFT)
#define HTPHY_ToneMapIndex404_TMAP_WWISE_40SIGMM_R_SHIFT	12
#define HTPHY_ToneMapIndex404_TMAP_WWISE_40SIGMM_R_MASK	(0xf << HTPHY_ToneMapIndex404_TMAP_WWISE_40SIGMM_R_SHIFT)

/* Bits in HTPHY_PilotToneMapIndex1 */
#define HTPHY_PilotToneMapIndex1_PMAP_DOT11AG_SHIFT	0
#define HTPHY_PilotToneMapIndex1_PMAP_DOT11AG_MASK	(0xf << HTPHY_PilotToneMapIndex1_PMAP_DOT11AG_SHIFT)
#define HTPHY_PilotToneMapIndex1_PMAP_NSYNC_FREQDUP_SHIFT	4
#define HTPHY_PilotToneMapIndex1_PMAP_NSYNC_FREQDUP_MASK	(0xf << HTPHY_PilotToneMapIndex1_PMAP_NSYNC_FREQDUP_SHIFT)
#define HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT0_SHIFT	8
#define HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT0_MASK	(0xf << HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT0_SHIFT)
#define HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT1_SHIFT	12
#define HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT1_MASK	(0xf << HTPHY_PilotToneMapIndex1_PMAP_WWISE20_TXANT1_SHIFT)

/* Bits in HTPHY_PilotToneMapIndex2 */
#define HTPHY_PilotToneMapIndex2_PMAP_WWISE20_SISO_SHIFT	8
#define HTPHY_PilotToneMapIndex2_PMAP_WWISE20_SISO_MASK	(0xf << HTPHY_PilotToneMapIndex2_PMAP_WWISE20_SISO_SHIFT)

/* Bits in HTPHY_PilotToneMapIndex3 */
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT0_SHIFT	0
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT0_MASK	(0xf << HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT0_SHIFT)
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT1_SHIFT	4
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT1_MASK	(0xf << HTPHY_PilotToneMapIndex3_PMAP_RX40_TXANT1_SHIFT)
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_SISO_SHIFT	8
#define HTPHY_PilotToneMapIndex3_PMAP_RX40_SISO_MASK	(0xf << HTPHY_PilotToneMapIndex3_PMAP_RX40_SISO_SHIFT)

/* Bits in HTPHY_TxRifsFrameDelay */
#define HTPHY_TxRifsFrameDelay_rifsframedelay_SHIFT	0
#define HTPHY_TxRifsFrameDelay_rifsframedelay_MASK	(0x3ff << HTPHY_TxRifsFrameDelay_rifsframedelay_SHIFT)

/* Bits in HTPHY_RxSigControl */
#define HTPHY_RxSigControl_GFHTSigConstellation_SHIFT	0
#define HTPHY_RxSigControl_GFHTSigConstellation_MASK	(0x7 << HTPHY_RxSigControl_GFHTSigConstellation_SHIFT)
#define HTPHY_RxSigControl_MMHTSigConstellation_SHIFT	4
#define HTPHY_RxSigControl_MMHTSigConstellation_MASK	(0x7 << HTPHY_RxSigControl_MMHTSigConstellation_SHIFT)
#define HTPHY_RxSigControl_ShortMMHTLTRN0_SHIFT	8
#define HTPHY_RxSigControl_ShortMMHTLTRN0_MASK	(0x1 << HTPHY_RxSigControl_ShortMMHTLTRN0_SHIFT)
#define HTPHY_RxSigControl_GFHTSigSymbolLength_SHIFT	9
#define HTPHY_RxSigControl_GFHTSigSymbolLength_MASK	(0x1 << HTPHY_RxSigControl_GFHTSigSymbolLength_SHIFT)
#define HTPHY_RxSigControl_MMHTSigSymbolLength_SHIFT	10
#define HTPHY_RxSigControl_MMHTSigSymbolLength_MASK	(0x1 << HTPHY_RxSigControl_MMHTSigSymbolLength_SHIFT)

/* Bits in HTPHY_dssscckCrsExtensionLen */
#define HTPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT	0
#define HTPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_MASK	(0xffff << HTPHY_dssscckCrsExtensionLen_dssscckCrsextensionLength_SHIFT)

/* Bits in HTPHY_rifsSearchTimeoutLength */
#define HTPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT	0
#define HTPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_MASK	(0xffff << HTPHY_rifsSearchTimeoutLength_rifsSearchtimeoutLen_SHIFT)

/* Bits in HTPHY_TxRealFrameDelay */
#define HTPHY_TxRealFrameDelay_realframedelay_SHIFT	0
#define HTPHY_TxRealFrameDelay_realframedelay_MASK	(0x3ff << HTPHY_TxRealFrameDelay_realframedelay_SHIFT)

/* Bits in HTPHY_StrWaitTime20U */
#define HTPHY_StrWaitTime20U_strWaitTime20U_SHIFT	0
#define HTPHY_StrWaitTime20U_strWaitTime20U_MASK	(0x3ff << HTPHY_StrWaitTime20U_strWaitTime20U_SHIFT)

/* Bits in HTPHY_StrWaitTime20L */
#define HTPHY_StrWaitTime20L_strWaitTime20L_SHIFT	0
#define HTPHY_StrWaitTime20L_strWaitTime20L_MASK	(0x3ff << HTPHY_StrWaitTime20L_strWaitTime20L_SHIFT)

/* Bits in HTPHY_HTSigTones */
#define HTPHY_HTSigTones_support_max_nss_SHIFT	0
#define HTPHY_HTSigTones_support_max_nss_MASK	(0x7 << HTPHY_HTSigTones_support_max_nss_SHIFT)
#define HTPHY_HTSigTones_support_stbc_max_nss_SHIFT	3
#define HTPHY_HTSigTones_support_stbc_max_nss_MASK	(0x3 << HTPHY_HTSigTones_support_stbc_max_nss_SHIFT)
#define HTPHY_HTSigTones_support_gf_SHIFT	5
#define HTPHY_HTSigTones_support_gf_MASK	(0x1 << HTPHY_HTSigTones_support_gf_SHIFT)
#define HTPHY_HTSigTones_support_ldpc_SHIFT	6
#define HTPHY_HTSigTones_support_ldpc_MASK	(0x1 << HTPHY_HTSigTones_support_ldpc_SHIFT)
#define HTPHY_HTSigTones_support_sgi_SHIFT	7
#define HTPHY_HTSigTones_support_sgi_MASK	(0x1 << HTPHY_HTSigTones_support_sgi_SHIFT)
#define HTPHY_HTSigTones_support_ueqm_SHIFT	8
#define HTPHY_HTSigTones_support_ueqm_MASK	(0x1 << HTPHY_HTSigTones_support_ueqm_SHIFT)
#define HTPHY_HTSigTones_support_mcs32_phybw20_SHIFT	9
#define HTPHY_HTSigTones_support_mcs32_phybw20_MASK	(0x1 << HTPHY_HTSigTones_support_mcs32_phybw20_SHIFT)
#define HTPHY_HTSigTones_support_txbf_ndp_SHIFT	10
#define HTPHY_HTSigTones_support_txbf_ndp_MASK	(0x1 << HTPHY_HTSigTones_support_txbf_ndp_SHIFT)
#define HTPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT	11
#define HTPHY_HTSigTones_support_txbf_chanest_max_nsts_MASK	(0x7 << HTPHY_HTSigTones_support_txbf_chanest_max_nsts_SHIFT)

/* Bits in HTPHY_RSSIVal1 */
#define HTPHY_RSSIVal1_RSSIQ_SHIFT	8
#define HTPHY_RSSIVal1_RSSIQ_MASK	(0xff << HTPHY_RSSIVal1_RSSIQ_SHIFT)
#define HTPHY_RSSIVal1_RSSII_SHIFT	0
#define HTPHY_RSSIVal1_RSSII_MASK	(0xff << HTPHY_RSSIVal1_RSSII_SHIFT)

/* Bits in HTPHY_RSSIVal2 */
#define HTPHY_RSSIVal2_RSSIQ_SHIFT	8
#define HTPHY_RSSIVal2_RSSIQ_MASK	(0xff << HTPHY_RSSIVal2_RSSIQ_SHIFT)
#define HTPHY_RSSIVal2_RSSII_SHIFT	0
#define HTPHY_RSSIVal2_RSSII_MASK	(0xff << HTPHY_RSSIVal2_RSSII_SHIFT)

/* Bits in HTPHY_RSSIVal3 */
#define HTPHY_RSSIVal3_RSSIQ_SHIFT	8
#define HTPHY_RSSIVal3_RSSIQ_MASK	(0xff << HTPHY_RSSIVal3_RSSIQ_SHIFT)
#define HTPHY_RSSIVal3_RSSII_SHIFT	0
#define HTPHY_RSSIVal3_RSSII_MASK	(0xff << HTPHY_RSSIVal3_RSSII_SHIFT)

/* Bits in HTPHY_FrontEndDebug */
#define HTPHY_FrontEndDebug_clkextEn_SHIFT	1
#define HTPHY_FrontEndDebug_clkextEn_MASK	(0x1 << HTPHY_FrontEndDebug_clkextEn_SHIFT)
#define HTPHY_FrontEndDebug_forceFinalClass_SHIFT	6
#define HTPHY_FrontEndDebug_forceFinalClass_MASK	(0x3 << HTPHY_FrontEndDebug_forceFinalClass_SHIFT)
#define HTPHY_FrontEndDebug_initialClass_SHIFT	8
#define HTPHY_FrontEndDebug_initialClass_MASK	(0x3 << HTPHY_FrontEndDebug_initialClass_SHIFT)
#define HTPHY_FrontEndDebug_finalClass_SHIFT	10
#define HTPHY_FrontEndDebug_finalClass_MASK	(0x3 << HTPHY_FrontEndDebug_finalClass_SHIFT)
#define HTPHY_FrontEndDebug_enableFine_SHIFT	12
#define HTPHY_FrontEndDebug_enableFine_MASK	(0x1 << HTPHY_FrontEndDebug_enableFine_SHIFT)
#define HTPHY_FrontEndDebug_disableFreqCor_SHIFT	13
#define HTPHY_FrontEndDebug_disableFreqCor_MASK	(0x1 << HTPHY_FrontEndDebug_disableFreqCor_SHIFT)
#define HTPHY_FrontEndDebug_disableTdCor_SHIFT	14
#define HTPHY_FrontEndDebug_disableTdCor_MASK	(0x1 << HTPHY_FrontEndDebug_disableTdCor_SHIFT)

/* Bits in HTPHY_SpareReg */
#define HTPHY_SpareReg_spareReg_SHIFT	0
#define HTPHY_SpareReg_spareReg_MASK	(0xffff << HTPHY_SpareReg_spareReg_SHIFT)

/* Bits in HTPHY_fineclockgatecontrol */
#define HTPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT	0
#define HTPHY_fineclockgatecontrol_forcetxgatedClksOn_MASK	(0x1 << HTPHY_fineclockgatecontrol_forcetxgatedClksOn_SHIFT)
#define HTPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT	1
#define HTPHY_fineclockgatecontrol_forcebphygatedClksOn_MASK	(0x1 << HTPHY_fineclockgatecontrol_forcebphygatedClksOn_SHIFT)

/* Bits in HTPHY_fineRxclockgatecontrol */
#define HTPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT	0
#define HTPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_MASK	(0x1 << HTPHY_fineRxclockgatecontrol_forcerx1gatedClksOn_SHIFT)
#define HTPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT	3
#define HTPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_MASK	(0x1 << HTPHY_fineRxclockgatecontrol_forcecrsgatedClksOn_SHIFT)
#define HTPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT	4
#define HTPHY_fineRxclockgatecontrol_forceradargatedClksOn_MASK	(0x1 << HTPHY_fineRxclockgatecontrol_forceradargatedClksOn_SHIFT)
#define HTPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT	5
#define HTPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_MASK	(0x1 << HTPHY_fineRxclockgatecontrol_forcerxfftgatedClksOn_SHIFT)

/* Bits in HTPHY_fineRx2clockgatecontrol */
#define HTPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT	0
#define HTPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcevit0gatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT	1
#define HTPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcevit1gatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT	2
#define HTPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forceldpcgatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT	3
#define HTPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcesigdecodegatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT	4
#define HTPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcechanestgatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT	5
#define HTPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcebdigatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT	6
#define HTPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcedemapgatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT	7
#define HTPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcesqdistgatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT	8
#define HTPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forcefdcorgatedClksOn_SHIFT)
#define HTPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT	9
#define HTPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_MASK	(0x1 << HTPHY_fineRx2clockgatecontrol_forceAMLgatedClksOn_SHIFT)

/* Bits in HTPHY_TxPwrCtrlInit */
#define HTPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT	0
#define HTPHY_TxPwrCtrlInit_pwrIndex_init1_MASK	(0x7f << HTPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT)

/* Bits in HTPHY_ed_crsEn */
#define HTPHY_ed_crsEn_ed_crs20LEn0_SHIFT	2
#define HTPHY_ed_crsEn_ed_crs20LEn0_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20LEn0_SHIFT)
#define HTPHY_ed_crsEn_ed_crs20UEn0_SHIFT	3
#define HTPHY_ed_crsEn_ed_crs20UEn0_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20UEn0_SHIFT)
#define HTPHY_ed_crsEn_ed_crs20LEn1_SHIFT	6
#define HTPHY_ed_crsEn_ed_crs20LEn1_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20LEn1_SHIFT)
#define HTPHY_ed_crsEn_ed_crs20UEn1_SHIFT	7
#define HTPHY_ed_crsEn_ed_crs20UEn1_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20UEn1_SHIFT)
#define HTPHY_ed_crsEn_ed_crs20LEn2_SHIFT	10
#define HTPHY_ed_crsEn_ed_crs20LEn2_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20LEn2_SHIFT)
#define HTPHY_ed_crsEn_ed_crs20UEn2_SHIFT	11
#define HTPHY_ed_crsEn_ed_crs20UEn2_MASK	(0x1 << HTPHY_ed_crsEn_ed_crs20UEn2_SHIFT)

/* Bits in HTPHY_ed_crs20LAssertThresh0 */
#define HTPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT	0
#define HTPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_MASK	(0xffff << HTPHY_ed_crs20LAssertThresh0_ed_crs20LAssertThresh0_SHIFT)

/* Bits in HTPHY_ed_crs20LAssertThresh1 */
#define HTPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT	0
#define HTPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_MASK	(0xffff << HTPHY_ed_crs20LAssertThresh1_ed_crs20LAssertThresh1_SHIFT)

/* Bits in HTPHY_ed_crs20LDeassertThresh0 */
#define HTPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT	0
#define HTPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_MASK	(0xffff << HTPHY_ed_crs20LDeassertThresh0_ed_crs20LDeassertThresh0_SHIFT)

/* Bits in HTPHY_ed_crs20LDeassertThresh1 */
#define HTPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT	0
#define HTPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_MASK	(0xffff << HTPHY_ed_crs20LDeassertThresh1_ed_crs20LDeassertThresh1_SHIFT)

/* Bits in HTPHY_ed_crs20UAssertThresh0 */
#define HTPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT	0
#define HTPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_MASK	(0xffff << HTPHY_ed_crs20UAssertThresh0_ed_crs20UAssertThresh0_SHIFT)

/* Bits in HTPHY_ed_crs20UAssertThresh1 */
#define HTPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT	0
#define HTPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_MASK	(0xffff << HTPHY_ed_crs20UAssertThresh1_ed_crs20UAssertThresh1_SHIFT)

/* Bits in HTPHY_ed_crs20UDeassertThresh0 */
#define HTPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT	0
#define HTPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_MASK	(0xffff << HTPHY_ed_crs20UDeassertThresh0_ed_crs20UDeassertThresh0_SHIFT)

/* Bits in HTPHY_ed_crs20UDeassertThresh1 */
#define HTPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT	0
#define HTPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_MASK	(0xffff << HTPHY_ed_crs20UDeassertThresh1_ed_crs20UDeassertThresh1_SHIFT)

/* Bits in HTPHY_ed_crs */
#define HTPHY_ed_crs_ed_crs0_SHIFT	0
#define HTPHY_ed_crs_ed_crs0_MASK	(0x1 << HTPHY_ed_crs_ed_crs0_SHIFT)
#define HTPHY_ed_crs_ed40_crs0_SHIFT	1
#define HTPHY_ed_crs_ed40_crs0_MASK	(0x1 << HTPHY_ed_crs_ed40_crs0_SHIFT)
#define HTPHY_ed_crs_ed20L_crs0_SHIFT	2
#define HTPHY_ed_crs_ed20L_crs0_MASK	(0x1 << HTPHY_ed_crs_ed20L_crs0_SHIFT)
#define HTPHY_ed_crs_ed20U_crs0_SHIFT	3
#define HTPHY_ed_crs_ed20U_crs0_MASK	(0x1 << HTPHY_ed_crs_ed20U_crs0_SHIFT)
#define HTPHY_ed_crs_ed_crs1_SHIFT	4
#define HTPHY_ed_crs_ed_crs1_MASK	(0x1 << HTPHY_ed_crs_ed_crs1_SHIFT)
#define HTPHY_ed_crs_ed40_crs1_SHIFT	5
#define HTPHY_ed_crs_ed40_crs1_MASK	(0x1 << HTPHY_ed_crs_ed40_crs1_SHIFT)
#define HTPHY_ed_crs_ed20L_crs1_SHIFT	6
#define HTPHY_ed_crs_ed20L_crs1_MASK	(0x1 << HTPHY_ed_crs_ed20L_crs1_SHIFT)
#define HTPHY_ed_crs_ed20U_crs1_SHIFT	7
#define HTPHY_ed_crs_ed20U_crs1_MASK	(0x1 << HTPHY_ed_crs_ed20U_crs1_SHIFT)
#define HTPHY_ed_crs_ed_crs2_SHIFT	8
#define HTPHY_ed_crs_ed_crs2_MASK	(0x1 << HTPHY_ed_crs_ed_crs2_SHIFT)
#define HTPHY_ed_crs_ed40_crs2_SHIFT	9
#define HTPHY_ed_crs_ed40_crs2_MASK	(0x1 << HTPHY_ed_crs_ed40_crs2_SHIFT)
#define HTPHY_ed_crs_ed20L_crs2_SHIFT	10
#define HTPHY_ed_crs_ed20L_crs2_MASK	(0x1 << HTPHY_ed_crs_ed20L_crs2_SHIFT)
#define HTPHY_ed_crs_ed20U_crs2_SHIFT	11
#define HTPHY_ed_crs_ed20U_crs2_MASK	(0x1 << HTPHY_ed_crs_ed20U_crs2_SHIFT)

/* Bits in HTPHY_timeoutEn */
#define HTPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT	0
#define HTPHY_timeoutEn_ofdmpaydecodetimeoutEn_MASK	(0x1 << HTPHY_timeoutEn_ofdmpaydecodetimeoutEn_SHIFT)
#define HTPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT	1
#define HTPHY_timeoutEn_cckpaydecodetimeoutEn_MASK	(0x1 << HTPHY_timeoutEn_cckpaydecodetimeoutEn_SHIFT)
#define HTPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT	2
#define HTPHY_timeoutEn_nonpaydecodetimeoutEn_MASK	(0x1 << HTPHY_timeoutEn_nonpaydecodetimeoutEn_SHIFT)
#define HTPHY_timeoutEn_resetCCAontimeout_SHIFT	3
#define HTPHY_timeoutEn_resetCCAontimeout_MASK	(0x1 << HTPHY_timeoutEn_resetCCAontimeout_SHIFT)
#define HTPHY_timeoutEn_resetRxontimeout_SHIFT	4
#define HTPHY_timeoutEn_resetRxontimeout_MASK	(0x1 << HTPHY_timeoutEn_resetRxontimeout_SHIFT)
#define HTPHY_timeoutEn_clearpktprocstuckcnt_SHIFT	5
#define HTPHY_timeoutEn_clearpktprocstuckcnt_MASK	(0x1 << HTPHY_timeoutEn_clearpktprocstuckcnt_SHIFT)

/* Bits in HTPHY_ofdmpaydecodetimeoutlen */
#define HTPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT	0
#define HTPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_MASK	(0xffff << HTPHY_ofdmpaydecodetimeoutlen_ofdmpaydecodetimeoutlen_SHIFT)

/* Bits in HTPHY_cckpaydecodetimeoutlen */
#define HTPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT	0
#define HTPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_MASK	(0xffff << HTPHY_cckpaydecodetimeoutlen_cckpaydecodetimeoutlen_SHIFT)

/* Bits in HTPHY_nonpaydecodetimeoutlen */
#define HTPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT	0
#define HTPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_MASK	(0xffff << HTPHY_nonpaydecodetimeoutlen_nonpaydecodetimeoutlen_SHIFT)

/* Bits in HTPHY_timeoutstatus */
#define HTPHY_timeoutstatus_pktprocstuckcnt_SHIFT	0
#define HTPHY_timeoutstatus_pktprocstuckcnt_MASK	(0xff << HTPHY_timeoutstatus_pktprocstuckcnt_SHIFT)

/* Bits in HTPHY_bphytestcontrol */
#define HTPHY_bphytestcontrol_bphytest_SHIFT	0
#define HTPHY_bphytestcontrol_bphytest_MASK	(0x1 << HTPHY_bphytestcontrol_bphytest_SHIFT)
#define HTPHY_bphytestcontrol_bphytestAntselect_SHIFT	1
#define HTPHY_bphytestcontrol_bphytestAntselect_MASK	(0xf << HTPHY_bphytestcontrol_bphytestAntselect_SHIFT)

/* Bits in HTPHY_forceFront0 */
#define HTPHY_forceFront0_front40_SHIFT	0
#define HTPHY_forceFront0_front40_MASK	(0x1 << HTPHY_forceFront0_front40_SHIFT)
#define HTPHY_forceFront0_front20U_SHIFT	1
#define HTPHY_forceFront0_front20U_MASK	(0x1 << HTPHY_forceFront0_front20U_SHIFT)
#define HTPHY_forceFront0_front20L_SHIFT	2
#define HTPHY_forceFront0_front20L_MASK	(0x1 << HTPHY_forceFront0_front20L_SHIFT)
#define HTPHY_forceFront0_auto40_SHIFT	3
#define HTPHY_forceFront0_auto40_MASK	(0x1 << HTPHY_forceFront0_auto40_SHIFT)
#define HTPHY_forceFront0_auto20U_SHIFT	4
#define HTPHY_forceFront0_auto20U_MASK	(0x1 << HTPHY_forceFront0_auto20U_SHIFT)
#define HTPHY_forceFront0_auto20L_SHIFT	5
#define HTPHY_forceFront0_auto20L_MASK	(0x1 << HTPHY_forceFront0_auto20L_SHIFT)
#define HTPHY_forceFront0_mf40_SHIFT	6
#define HTPHY_forceFront0_mf40_MASK	(0x1 << HTPHY_forceFront0_mf40_SHIFT)
#define HTPHY_forceFront0_mf20U_SHIFT	7
#define HTPHY_forceFront0_mf20U_MASK	(0x1 << HTPHY_forceFront0_mf20U_SHIFT)
#define HTPHY_forceFront0_mf20L_SHIFT	8
#define HTPHY_forceFront0_mf20L_MASK	(0x1 << HTPHY_forceFront0_mf20L_SHIFT)
#define HTPHY_forceFront0_freqCor_SHIFT	9
#define HTPHY_forceFront0_freqCor_MASK	(0x1 << HTPHY_forceFront0_freqCor_SHIFT)
#define HTPHY_forceFront0_freqEst_SHIFT	10
#define HTPHY_forceFront0_freqEst_MASK	(0x1 << HTPHY_forceFront0_freqEst_SHIFT)

/* Bits in HTPHY_forceFront1 */
#define HTPHY_forceFront1_front40_SHIFT	0
#define HTPHY_forceFront1_front40_MASK	(0x1 << HTPHY_forceFront1_front40_SHIFT)
#define HTPHY_forceFront1_front20U_SHIFT	1
#define HTPHY_forceFront1_front20U_MASK	(0x1 << HTPHY_forceFront1_front20U_SHIFT)
#define HTPHY_forceFront1_front20L_SHIFT	2
#define HTPHY_forceFront1_front20L_MASK	(0x1 << HTPHY_forceFront1_front20L_SHIFT)
#define HTPHY_forceFront1_auto40_SHIFT	3
#define HTPHY_forceFront1_auto40_MASK	(0x1 << HTPHY_forceFront1_auto40_SHIFT)
#define HTPHY_forceFront1_auto20U_SHIFT	4
#define HTPHY_forceFront1_auto20U_MASK	(0x1 << HTPHY_forceFront1_auto20U_SHIFT)
#define HTPHY_forceFront1_auto20L_SHIFT	5
#define HTPHY_forceFront1_auto20L_MASK	(0x1 << HTPHY_forceFront1_auto20L_SHIFT)
#define HTPHY_forceFront1_mf40_SHIFT	6
#define HTPHY_forceFront1_mf40_MASK	(0x1 << HTPHY_forceFront1_mf40_SHIFT)
#define HTPHY_forceFront1_mf20U_SHIFT	7
#define HTPHY_forceFront1_mf20U_MASK	(0x1 << HTPHY_forceFront1_mf20U_SHIFT)
#define HTPHY_forceFront1_mf20L_SHIFT	8
#define HTPHY_forceFront1_mf20L_MASK	(0x1 << HTPHY_forceFront1_mf20L_SHIFT)
#define HTPHY_forceFront1_freqCor_SHIFT	9
#define HTPHY_forceFront1_freqCor_MASK	(0x1 << HTPHY_forceFront1_freqCor_SHIFT)
#define HTPHY_forceFront1_freqEst_SHIFT	10
#define HTPHY_forceFront1_freqEst_MASK	(0x1 << HTPHY_forceFront1_freqEst_SHIFT)

/* Bits in HTPHY_forceFront2 */
#define HTPHY_forceFront2_front40_SHIFT	0
#define HTPHY_forceFront2_front40_MASK	(0x1 << HTPHY_forceFront2_front40_SHIFT)
#define HTPHY_forceFront2_front20U_SHIFT	1
#define HTPHY_forceFront2_front20U_MASK	(0x1 << HTPHY_forceFront2_front20U_SHIFT)
#define HTPHY_forceFront2_front20L_SHIFT	2
#define HTPHY_forceFront2_front20L_MASK	(0x1 << HTPHY_forceFront2_front20L_SHIFT)
#define HTPHY_forceFront2_auto40_SHIFT	3
#define HTPHY_forceFront2_auto40_MASK	(0x1 << HTPHY_forceFront2_auto40_SHIFT)
#define HTPHY_forceFront2_auto20U_SHIFT	4
#define HTPHY_forceFront2_auto20U_MASK	(0x1 << HTPHY_forceFront2_auto20U_SHIFT)
#define HTPHY_forceFront2_auto20L_SHIFT	5
#define HTPHY_forceFront2_auto20L_MASK	(0x1 << HTPHY_forceFront2_auto20L_SHIFT)
#define HTPHY_forceFront2_mf40_SHIFT	6
#define HTPHY_forceFront2_mf40_MASK	(0x1 << HTPHY_forceFront2_mf40_SHIFT)
#define HTPHY_forceFront2_mf20U_SHIFT	7
#define HTPHY_forceFront2_mf20U_MASK	(0x1 << HTPHY_forceFront2_mf20U_SHIFT)
#define HTPHY_forceFront2_mf20L_SHIFT	8
#define HTPHY_forceFront2_mf20L_MASK	(0x1 << HTPHY_forceFront2_mf20L_SHIFT)
#define HTPHY_forceFront2_freqCor_SHIFT	9
#define HTPHY_forceFront2_freqCor_MASK	(0x1 << HTPHY_forceFront2_freqCor_SHIFT)
#define HTPHY_forceFront2_freqEst_SHIFT	10
#define HTPHY_forceFront2_freqEst_MASK	(0x1 << HTPHY_forceFront2_freqEst_SHIFT)

/* Bits in HTPHY_TxCCKError */
#define HTPHY_TxCCKError_txCck5ghzErrorReg_SHIFT	0
#define HTPHY_TxCCKError_txCck5ghzErrorReg_MASK	(0x1 << HTPHY_TxCCKError_txCck5ghzErrorReg_SHIFT)

/* Bits in HTPHY_CoreConfig */
#define HTPHY_CoreConfig_CoreMask_SHIFT	0
#define HTPHY_CoreConfig_CoreMask_MASK	(0x7 << HTPHY_CoreConfig_CoreMask_SHIFT)
#define HTPHY_CoreConfig_NumRxCores_SHIFT	3
#define HTPHY_CoreConfig_NumRxCores_MASK	(0x3 << HTPHY_CoreConfig_NumRxCores_SHIFT)
#define HTPHY_CoreConfig_NumRxAnt_SHIFT	5
#define HTPHY_CoreConfig_NumRxAnt_MASK	(0x7 << HTPHY_CoreConfig_NumRxAnt_SHIFT)

/* Bits in HTPHY_AntennaDivDwellTime */
#define HTPHY_AntennaDivDwellTime_DivDwellTime_SHIFT	0
#define HTPHY_AntennaDivDwellTime_DivDwellTime_MASK	(0xffff << HTPHY_AntennaDivDwellTime_DivDwellTime_SHIFT)

/* Bits in HTPHY_AntennaCCKDivDwellTime */
#define HTPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT	0
#define HTPHY_AntennaCCKDivDwellTime_cckDivDwellTime_MASK	(0xffff << HTPHY_AntennaCCKDivDwellTime_cckDivDwellTime_SHIFT)

/* Bits in HTPHY_energydroptimeoutLen2 */
#define HTPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT	0
#define HTPHY_energydroptimeoutLen2_energydroptimeoutLen2_MASK	(0xffff << HTPHY_energydroptimeoutLen2_energydroptimeoutLen2_SHIFT)

/* Bits in HTPHY_mluA */
#define HTPHY_mluA_mluA0_SHIFT	0
#define HTPHY_mluA_mluA0_MASK	(0xf << HTPHY_mluA_mluA0_SHIFT)
#define HTPHY_mluA_mluA1_SHIFT	4
#define HTPHY_mluA_mluA1_MASK	(0xf << HTPHY_mluA_mluA1_SHIFT)
#define HTPHY_mluA_mluA2_SHIFT	8
#define HTPHY_mluA_mluA2_MASK	(0xf << HTPHY_mluA_mluA2_SHIFT)
#define HTPHY_mluA_mluA3_SHIFT	12
#define HTPHY_mluA_mluA3_MASK	(0xf << HTPHY_mluA_mluA3_SHIFT)

/* Bits in HTPHY_zfuA */
#define HTPHY_zfuA_zfuA0_SHIFT	0
#define HTPHY_zfuA_zfuA0_MASK	(0xf << HTPHY_zfuA_zfuA0_SHIFT)
#define HTPHY_zfuA_zfuA1_SHIFT	4
#define HTPHY_zfuA_zfuA1_MASK	(0xf << HTPHY_zfuA_zfuA1_SHIFT)
#define HTPHY_zfuA_zfuA2_SHIFT	8
#define HTPHY_zfuA_zfuA2_MASK	(0xf << HTPHY_zfuA_zfuA2_SHIFT)
#define HTPHY_zfuA_zfuA3_SHIFT	12
#define HTPHY_zfuA_zfuA3_MASK	(0xf << HTPHY_zfuA_zfuA3_SHIFT)

/* Bits in HTPHY_chanupsym01 */
#define HTPHY_chanupsym01_chanupdatesym0_SHIFT	0
#define HTPHY_chanupsym01_chanupdatesym0_MASK	(0xff << HTPHY_chanupsym01_chanupdatesym0_SHIFT)
#define HTPHY_chanupsym01_chanupdatesym1_SHIFT	8
#define HTPHY_chanupsym01_chanupdatesym1_MASK	(0xff << HTPHY_chanupsym01_chanupdatesym1_SHIFT)

/* Bits in HTPHY_chanupsym2 */
#define HTPHY_chanupsym2_chanupdatesym2_SHIFT	0
#define HTPHY_chanupsym2_chanupdatesym2_MASK	(0xffff << HTPHY_chanupsym2_chanupdatesym2_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num00 */
#define HTPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT	0
#define HTPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_MASK	(0x7ff << HTPHY_RxStrnFilt40Num00_RxStrnFilt40Num00_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num01 */
#define HTPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT	0
#define HTPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_MASK	(0x7ff << HTPHY_RxStrnFilt40Num01_RxStrnFilt40Num01_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num02 */
#define HTPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT	0
#define HTPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_MASK	(0x7ff << HTPHY_RxStrnFilt40Num02_RxStrnFilt40Num02_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Den00 */
#define HTPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT	0
#define HTPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_MASK	(0x7ff << HTPHY_RxStrnFilt40Den00_RxStrnFilt40Den00_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Den01 */
#define HTPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT	0
#define HTPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_MASK	(0x7ff << HTPHY_RxStrnFilt40Den01_RxStrnFilt40Den01_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num10 */
#define HTPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT	0
#define HTPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_MASK	(0x7ff << HTPHY_RxStrnFilt40Num10_RxStrnFilt40Num10_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num11 */
#define HTPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT	0
#define HTPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_MASK	(0x7ff << HTPHY_RxStrnFilt40Num11_RxStrnFilt40Num11_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Num12 */
#define HTPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT	0
#define HTPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_MASK	(0x7ff << HTPHY_RxStrnFilt40Num12_RxStrnFilt40Num12_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Den10 */
#define HTPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT	0
#define HTPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_MASK	(0x7ff << HTPHY_RxStrnFilt40Den10_RxStrnFilt40Den10_SHIFT)

/* Bits in HTPHY_RxStrnFilt40Den11 */
#define HTPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT	0
#define HTPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_MASK	(0x7ff << HTPHY_RxStrnFilt40Den11_RxStrnFilt40Den11_SHIFT)

/* Bits in HTPHY_crshighpowThreshold1 */
#define HTPHY_crshighpowThreshold1_highpowpeakValThresh_SHIFT	0
#define HTPHY_crshighpowThreshold1_highpowpeakValThresh_MASK	(0xff << HTPHY_crshighpowThreshold1_highpowpeakValThresh_SHIFT)
#define HTPHY_crshighpowThreshold1_highpowautoThresh2_SHIFT	8
#define HTPHY_crshighpowThreshold1_highpowautoThresh2_MASK	(0xff << HTPHY_crshighpowThreshold1_highpowautoThresh2_SHIFT)

/* Bits in HTPHY_crshighpowThreshold2 */
#define HTPHY_crshighpowThreshold2_highpowpeakThresh_SHIFT	0
#define HTPHY_crshighpowThreshold2_highpowpeakThresh_MASK	(0xff << HTPHY_crshighpowThreshold2_highpowpeakThresh_SHIFT)
#define HTPHY_crshighpowThreshold2_highpowpeakDiffThresh_SHIFT	8
#define HTPHY_crshighpowThreshold2_highpowpeakDiffThresh_MASK	(0xff << HTPHY_crshighpowThreshold2_highpowpeakDiffThresh_SHIFT)

/* Bits in HTPHY_crshighlowpowThreshold */
#define HTPHY_crshighlowpowThreshold_high2lowpowThresh_SHIFT	0
#define HTPHY_crshighlowpowThreshold_high2lowpowThresh_MASK	(0xff << HTPHY_crshighlowpowThreshold_high2lowpowThresh_SHIFT)
#define HTPHY_crshighlowpowThreshold_low2highpowThresh_SHIFT	8
#define HTPHY_crshighlowpowThreshold_low2highpowThresh_MASK	(0xff << HTPHY_crshighlowpowThreshold_low2highpowThresh_SHIFT)

/* Bits in HTPHY_crshighpowThreshold1l */
#define HTPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT	0
#define HTPHY_crshighpowThreshold1l_highpowpeakValThresh_MASK	(0xff << HTPHY_crshighpowThreshold1l_highpowpeakValThresh_SHIFT)
#define HTPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT	8
#define HTPHY_crshighpowThreshold1l_highpowautoThresh2_MASK	(0xff << HTPHY_crshighpowThreshold1l_highpowautoThresh2_SHIFT)

/* Bits in HTPHY_crshighpowThreshold2l */
#define HTPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT	0
#define HTPHY_crshighpowThreshold2l_highpowpeakThresh_MASK	(0xff << HTPHY_crshighpowThreshold2l_highpowpeakThresh_SHIFT)
#define HTPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT	8
#define HTPHY_crshighpowThreshold2l_highpowpeakDiffThresh_MASK	(0xff << HTPHY_crshighpowThreshold2l_highpowpeakDiffThresh_SHIFT)

/* Bits in HTPHY_crshighlowpowThresholdl */
#define HTPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT	0
#define HTPHY_crshighlowpowThresholdl_high2lowpowThresh_MASK	(0xff << HTPHY_crshighlowpowThresholdl_high2lowpowThresh_SHIFT)
#define HTPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT	8
#define HTPHY_crshighlowpowThresholdl_low2highpowThresh_MASK	(0xff << HTPHY_crshighlowpowThresholdl_low2highpowThresh_SHIFT)

/* Bits in HTPHY_crshighpowThreshold1u */
#define HTPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT	0
#define HTPHY_crshighpowThreshold1u_highpowpeakValThresh_MASK	(0xff << HTPHY_crshighpowThreshold1u_highpowpeakValThresh_SHIFT)
#define HTPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT	8
#define HTPHY_crshighpowThreshold1u_highpowautoThresh2_MASK	(0xff << HTPHY_crshighpowThreshold1u_highpowautoThresh2_SHIFT)

/* Bits in HTPHY_crshighpowThreshold2u */
#define HTPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT	0
#define HTPHY_crshighpowThreshold2u_highpowpeakThresh_MASK	(0xff << HTPHY_crshighpowThreshold2u_highpowpeakThresh_SHIFT)
#define HTPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT	8
#define HTPHY_crshighpowThreshold2u_highpowpeakDiffThresh_MASK	(0xff << HTPHY_crshighpowThreshold2u_highpowpeakDiffThresh_SHIFT)

/* Bits in HTPHY_crshighlowpowThresholdu */
#define HTPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT	0
#define HTPHY_crshighlowpowThresholdu_high2lowpowThresh_MASK	(0xff << HTPHY_crshighlowpowThresholdu_high2lowpowThresh_SHIFT)
#define HTPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT	8
#define HTPHY_crshighlowpowThresholdu_low2highpowThresh_MASK	(0xff << HTPHY_crshighlowpowThresholdu_low2highpowThresh_SHIFT)

/* Bits in HTPHY_crsacidetectThresh */
#define HTPHY_crsacidetectThresh_acidetectThresh_SHIFT	0
#define HTPHY_crsacidetectThresh_acidetectThresh_MASK	(0xffff << HTPHY_crsacidetectThresh_acidetectThresh_SHIFT)

/* Bits in HTPHY_crsacidetectThreshl */
#define HTPHY_crsacidetectThreshl_acidetectThresh_SHIFT	0
#define HTPHY_crsacidetectThreshl_acidetectThresh_MASK	(0xffff << HTPHY_crsacidetectThreshl_acidetectThresh_SHIFT)

/* Bits in HTPHY_crsacidetectThreshu */
#define HTPHY_crsacidetectThreshu_acidetectThresh_SHIFT	0
#define HTPHY_crsacidetectThreshu_acidetectThresh_MASK	(0xffff << HTPHY_crsacidetectThreshu_acidetectThresh_SHIFT)

/* Bits in HTPHY_crsminpower0 */
#define HTPHY_crsminpower0_crsminpower0_SHIFT	0
#define HTPHY_crsminpower0_crsminpower0_MASK	(0xff << HTPHY_crsminpower0_crsminpower0_SHIFT)
#define HTPHY_crsminpower0_crsminpower1_SHIFT	8
#define HTPHY_crsminpower0_crsminpower1_MASK	(0xff << HTPHY_crsminpower0_crsminpower1_SHIFT)

/* Bits in HTPHY_crsminpower1 */
#define HTPHY_crsminpower1_crsminpower2_SHIFT	0
#define HTPHY_crsminpower1_crsminpower2_MASK	(0xff << HTPHY_crsminpower1_crsminpower2_SHIFT)
#define HTPHY_crsminpower1_crsminpower3_SHIFT	8
#define HTPHY_crsminpower1_crsminpower3_MASK	(0xff << HTPHY_crsminpower1_crsminpower3_SHIFT)

/* Bits in HTPHY_crsminpower2 */
#define HTPHY_crsminpower2_crsminpower4_SHIFT	0
#define HTPHY_crsminpower2_crsminpower4_MASK	(0xff << HTPHY_crsminpower2_crsminpower4_SHIFT)

/* Bits in HTPHY_crsminpowerl0 */
#define HTPHY_crsminpowerl0_crsminpower0_SHIFT	0
#define HTPHY_crsminpowerl0_crsminpower0_MASK	(0xff << HTPHY_crsminpowerl0_crsminpower0_SHIFT)
#define HTPHY_crsminpowerl0_crsminpower1_SHIFT	8
#define HTPHY_crsminpowerl0_crsminpower1_MASK	(0xff << HTPHY_crsminpowerl0_crsminpower1_SHIFT)

/* Bits in HTPHY_crsminpowerl1 */
#define HTPHY_crsminpowerl1_crsminpower2_SHIFT	0
#define HTPHY_crsminpowerl1_crsminpower2_MASK	(0xff << HTPHY_crsminpowerl1_crsminpower2_SHIFT)
#define HTPHY_crsminpowerl1_crsminpower3_SHIFT	8
#define HTPHY_crsminpowerl1_crsminpower3_MASK	(0xff << HTPHY_crsminpowerl1_crsminpower3_SHIFT)

/* Bits in HTPHY_crsminpowerl2 */
#define HTPHY_crsminpowerl2_crsminpower4_SHIFT	0
#define HTPHY_crsminpowerl2_crsminpower4_MASK	(0xff << HTPHY_crsminpowerl2_crsminpower4_SHIFT)

/* Bits in HTPHY_crsminpoweru0 */
#define HTPHY_crsminpoweru0_crsminpower0_SHIFT	0
#define HTPHY_crsminpoweru0_crsminpower0_MASK	(0xff << HTPHY_crsminpoweru0_crsminpower0_SHIFT)
#define HTPHY_crsminpoweru0_crsminpower1_SHIFT	8
#define HTPHY_crsminpoweru0_crsminpower1_MASK	(0xff << HTPHY_crsminpoweru0_crsminpower1_SHIFT)

/* Bits in HTPHY_crsminpoweru1 */
#define HTPHY_crsminpoweru1_crsminpower2_SHIFT	0
#define HTPHY_crsminpoweru1_crsminpower2_MASK	(0xff << HTPHY_crsminpoweru1_crsminpower2_SHIFT)
#define HTPHY_crsminpoweru1_crsminpower3_SHIFT	8
#define HTPHY_crsminpoweru1_crsminpower3_MASK	(0xff << HTPHY_crsminpoweru1_crsminpower3_SHIFT)

/* Bits in HTPHY_crsminpoweru2 */
#define HTPHY_crsminpoweru2_crsminpower4_SHIFT	0
#define HTPHY_crsminpoweru2_crsminpower4_MASK	(0xff << HTPHY_crsminpoweru2_crsminpower4_SHIFT)

/* Bits in HTPHY_bphyFiltBypass */
#define HTPHY_bphyFiltBypass_bphyFiltBypass_SHIFT	8
#define HTPHY_bphyFiltBypass_bphyFiltBypass_MASK	(0x1 << HTPHY_bphyFiltBypass_bphyFiltBypass_SHIFT)

/* Bits in HTPHY_Radar_t2_min */
#define HTPHY_Radar_t2_min_radar_t2_min_SHIFT	0
#define HTPHY_Radar_t2_min_radar_t2_min_MASK	(0x7ff << HTPHY_Radar_t2_min_radar_t2_min_SHIFT)

/* Bits in HTPHY_TxPwrCtrlDamping */
#define HTPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT	8
#define HTPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK	(0xff << HTPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT)
#define HTPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT	0
#define HTPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK	(0xff << HTPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT)

/* Bits in HTPHY_PapdEnable0 */
#define HTPHY_PapdEnable0_papd_compEnb0_SHIFT	0
#define HTPHY_PapdEnable0_papd_compEnb0_MASK	(0x1 << HTPHY_PapdEnable0_papd_compEnb0_SHIFT)
#define HTPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT	1
#define HTPHY_PapdEnable0_avgPapdPowerEnb0_MASK	(0x1 << HTPHY_PapdEnable0_avgPapdPowerEnb0_SHIFT)
#define HTPHY_PapdEnable0_gain_dac_rf_override0_SHIFT	2
#define HTPHY_PapdEnable0_gain_dac_rf_override0_MASK	(0x1 << HTPHY_PapdEnable0_gain_dac_rf_override0_SHIFT)
#define HTPHY_PapdEnable0_papd_compCckEnb0_SHIFT	3
#define HTPHY_PapdEnable0_papd_compCckEnb0_MASK	(0x1 << HTPHY_PapdEnable0_papd_compCckEnb0_SHIFT)
#define HTPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT	4
#define HTPHY_PapdEnable0_gain_dac_rf_reg0_MASK	(0x1ff << HTPHY_PapdEnable0_gain_dac_rf_reg0_SHIFT)

/* Bits in HTPHY_EpsilonTableAdjust0 */
#define HTPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT	7
#define HTPHY_EpsilonTableAdjust0_epsilonOffset0_MASK	(0x1ff << HTPHY_EpsilonTableAdjust0_epsilonOffset0_SHIFT)
#define HTPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT	0
#define HTPHY_EpsilonTableAdjust0_epsilonScalar0_MASK	(0x7f << HTPHY_EpsilonTableAdjust0_epsilonScalar0_SHIFT)

/* Bits in HTPHY_EpsilonOverrideI_0 */
#define HTPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT	14
#define HTPHY_EpsilonOverrideI_0_epsilonFixedPoint_MASK	(0x3 << HTPHY_EpsilonOverrideI_0_epsilonFixedPoint_SHIFT)
#define HTPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT	13
#define HTPHY_EpsilonOverrideI_0_epsilonOverride0_MASK	(0x1 << HTPHY_EpsilonOverrideI_0_epsilonOverride0_SHIFT)
#define HTPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT	0
#define HTPHY_EpsilonOverrideI_0_epsilonOverrideI_0_MASK	(0x1fff << HTPHY_EpsilonOverrideI_0_epsilonOverrideI_0_SHIFT)

/* Bits in HTPHY_EpsilonOverrideQ_0 */
#define HTPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT	0
#define HTPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_MASK	(0x1fff << HTPHY_EpsilonOverrideQ_0_epsilonOverrideQ_0_SHIFT)

/* Bits in HTPHY_PapdEnable1 */
#define HTPHY_PapdEnable1_papd_compEnb1_SHIFT	0
#define HTPHY_PapdEnable1_papd_compEnb1_MASK	(0x1 << HTPHY_PapdEnable1_papd_compEnb1_SHIFT)
#define HTPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT	1
#define HTPHY_PapdEnable1_avgPapdPowerEnb1_MASK	(0x1 << HTPHY_PapdEnable1_avgPapdPowerEnb1_SHIFT)
#define HTPHY_PapdEnable1_gain_dac_rf_override1_SHIFT	2
#define HTPHY_PapdEnable1_gain_dac_rf_override1_MASK	(0x1 << HTPHY_PapdEnable1_gain_dac_rf_override1_SHIFT)
#define HTPHY_PapdEnable1_papd_compCckEnb1_SHIFT	3
#define HTPHY_PapdEnable1_papd_compCckEnb1_MASK	(0x1 << HTPHY_PapdEnable1_papd_compCckEnb1_SHIFT)
#define HTPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT	4
#define HTPHY_PapdEnable1_gain_dac_rf_reg1_MASK	(0x1ff << HTPHY_PapdEnable1_gain_dac_rf_reg1_SHIFT)

/* Bits in HTPHY_EpsilonTableAdjust1 */
#define HTPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT	7
#define HTPHY_EpsilonTableAdjust1_epsilonOffset1_MASK	(0x1ff << HTPHY_EpsilonTableAdjust1_epsilonOffset1_SHIFT)
#define HTPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT	0
#define HTPHY_EpsilonTableAdjust1_epsilonScalar1_MASK	(0x7f << HTPHY_EpsilonTableAdjust1_epsilonScalar1_SHIFT)

/* Bits in HTPHY_EpsilonOverrideI_1 */
#define HTPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT	14
#define HTPHY_EpsilonOverrideI_1_epsilonFixedPoint_MASK	(0x3 << HTPHY_EpsilonOverrideI_1_epsilonFixedPoint_SHIFT)
#define HTPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT	13
#define HTPHY_EpsilonOverrideI_1_epsilonOverride1_MASK	(0x1 << HTPHY_EpsilonOverrideI_1_epsilonOverride1_SHIFT)
#define HTPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT	0
#define HTPHY_EpsilonOverrideI_1_epsilonOverrideI_1_MASK	(0x1fff << HTPHY_EpsilonOverrideI_1_epsilonOverrideI_1_SHIFT)

/* Bits in HTPHY_EpsilonOverrideQ_1 */
#define HTPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT	0
#define HTPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_MASK	(0x1fff << HTPHY_EpsilonOverrideQ_1_epsilonOverrideQ_1_SHIFT)

/* Bits in HTPHY_PapdEnable2 */
#define HTPHY_PapdEnable2_papd_compEnb2_SHIFT	0
#define HTPHY_PapdEnable2_papd_compEnb2_MASK	(0x1 << HTPHY_PapdEnable2_papd_compEnb2_SHIFT)
#define HTPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT	1
#define HTPHY_PapdEnable2_avgPapdPowerEnb2_MASK	(0x1 << HTPHY_PapdEnable2_avgPapdPowerEnb2_SHIFT)
#define HTPHY_PapdEnable2_gain_dac_rf_override2_SHIFT	2
#define HTPHY_PapdEnable2_gain_dac_rf_override2_MASK	(0x1 << HTPHY_PapdEnable2_gain_dac_rf_override2_SHIFT)
#define HTPHY_PapdEnable2_papd_compCckEnb2_SHIFT	3
#define HTPHY_PapdEnable2_papd_compCckEnb2_MASK	(0x1 << HTPHY_PapdEnable2_papd_compCckEnb2_SHIFT)
#define HTPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT	4
#define HTPHY_PapdEnable2_gain_dac_rf_reg2_MASK	(0x1ff << HTPHY_PapdEnable2_gain_dac_rf_reg2_SHIFT)

/* Bits in HTPHY_EpsilonTableAdjust2 */
#define HTPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT	7
#define HTPHY_EpsilonTableAdjust2_epsilonOffset2_MASK	(0x1ff << HTPHY_EpsilonTableAdjust2_epsilonOffset2_SHIFT)
#define HTPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT	0
#define HTPHY_EpsilonTableAdjust2_epsilonScalar2_MASK	(0x7f << HTPHY_EpsilonTableAdjust2_epsilonScalar2_SHIFT)

/* Bits in HTPHY_EpsilonOverrideI_2 */
#define HTPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT	14
#define HTPHY_EpsilonOverrideI_2_epsilonFixedPoint_MASK	(0x3 << HTPHY_EpsilonOverrideI_2_epsilonFixedPoint_SHIFT)
#define HTPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT	13
#define HTPHY_EpsilonOverrideI_2_epsilonOverride2_MASK	(0x1 << HTPHY_EpsilonOverrideI_2_epsilonOverride2_SHIFT)
#define HTPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT	0
#define HTPHY_EpsilonOverrideI_2_epsilonOverrideI_2_MASK	(0x1fff << HTPHY_EpsilonOverrideI_2_epsilonOverrideI_2_SHIFT)

/* Bits in HTPHY_EpsilonOverrideQ_2 */
#define HTPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT	0
#define HTPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_MASK	(0x1fff << HTPHY_EpsilonOverrideQ_2_epsilonOverrideQ_2_SHIFT)

/* Bits in HTPHY_PapdCalAddress */
#define HTPHY_PapdCalAddress_papdEndAddr_SHIFT	8
#define HTPHY_PapdCalAddress_papdEndAddr_MASK	(0x3f << HTPHY_PapdCalAddress_papdEndAddr_SHIFT)
#define HTPHY_PapdCalAddress_papdReset_SHIFT	6
#define HTPHY_PapdCalAddress_papdReset_MASK	(0x1 << HTPHY_PapdCalAddress_papdReset_SHIFT)
#define HTPHY_PapdCalAddress_papdStartAddr_SHIFT	0
#define HTPHY_PapdCalAddress_papdStartAddr_MASK	(0x3f << HTPHY_PapdCalAddress_papdStartAddr_SHIFT)

/* Bits in HTPHY_PapdCalYrefEpsilon */
#define HTPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT	8
#define HTPHY_PapdCalYrefEpsilon_papdEpsilonInit_MASK	(0x7 << HTPHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT)
#define HTPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT	6
#define HTPHY_PapdCalYrefEpsilon_papdInitYref_MASK	(0x1 << HTPHY_PapdCalYrefEpsilon_papdInitYref_SHIFT)
#define HTPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT	0
#define HTPHY_PapdCalYrefEpsilon_papdYrefAddr_MASK	(0x3f << HTPHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT)

/* Bits in HTPHY_PapdCalSettle */
#define HTPHY_PapdCalSettle_papd_calSettleTime_SHIFT	0
#define HTPHY_PapdCalSettle_papd_calSettleTime_MASK	(0xfff << HTPHY_PapdCalSettle_papd_calSettleTime_SHIFT)

/* Bits in HTPHY_PapdCalCorrelate */
#define HTPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT	0
#define HTPHY_PapdCalCorrelate_papd_calCorrTime_MASK	(0xfff << HTPHY_PapdCalCorrelate_papd_calCorrTime_SHIFT)

/* Bits in HTPHY_PapdCalShifts0 */
#define HTPHY_PapdCalShifts0_papd_calEnb0_SHIFT	13
#define HTPHY_PapdCalShifts0_papd_calEnb0_MASK	(0x1 << HTPHY_PapdCalShifts0_papd_calEnb0_SHIFT)
#define HTPHY_PapdCalShifts0_papdYrefOverride0_SHIFT	12
#define HTPHY_PapdCalShifts0_papdYrefOverride0_MASK	(0x1 << HTPHY_PapdCalShifts0_papdYrefOverride0_SHIFT)
#define HTPHY_PapdCalShifts0_papdLambda_Q0_SHIFT	8
#define HTPHY_PapdCalShifts0_papdLambda_Q0_MASK	(0xf << HTPHY_PapdCalShifts0_papdLambda_Q0_SHIFT)
#define HTPHY_PapdCalShifts0_papdLambda_I0_SHIFT	4
#define HTPHY_PapdCalShifts0_papdLambda_I0_MASK	(0xf << HTPHY_PapdCalShifts0_papdLambda_I0_SHIFT)
#define HTPHY_PapdCalShifts0_papdCorrShift0_SHIFT	0
#define HTPHY_PapdCalShifts0_papdCorrShift0_MASK	(0xf << HTPHY_PapdCalShifts0_papdCorrShift0_SHIFT)

/* Bits in HTPHY_PapdCalShifts1 */
#define HTPHY_PapdCalShifts1_papd_calEnb1_SHIFT	13
#define HTPHY_PapdCalShifts1_papd_calEnb1_MASK	(0x1 << HTPHY_PapdCalShifts1_papd_calEnb1_SHIFT)
#define HTPHY_PapdCalShifts1_papdYrefOverride1_SHIFT	12
#define HTPHY_PapdCalShifts1_papdYrefOverride1_MASK	(0x1 << HTPHY_PapdCalShifts1_papdYrefOverride1_SHIFT)
#define HTPHY_PapdCalShifts1_papdLambda_Q1_SHIFT	8
#define HTPHY_PapdCalShifts1_papdLambda_Q1_MASK	(0xf << HTPHY_PapdCalShifts1_papdLambda_Q1_SHIFT)
#define HTPHY_PapdCalShifts1_papdLambda_I1_SHIFT	4
#define HTPHY_PapdCalShifts1_papdLambda_I1_MASK	(0xf << HTPHY_PapdCalShifts1_papdLambda_I1_SHIFT)
#define HTPHY_PapdCalShifts1_papdCorrShift1_SHIFT	0
#define HTPHY_PapdCalShifts1_papdCorrShift1_MASK	(0xf << HTPHY_PapdCalShifts1_papdCorrShift1_SHIFT)

/* Bits in HTPHY_PapdCalShifts2 */
#define HTPHY_PapdCalShifts2_papd_calEnb2_SHIFT	13
#define HTPHY_PapdCalShifts2_papd_calEnb2_MASK	(0x1 << HTPHY_PapdCalShifts2_papd_calEnb2_SHIFT)
#define HTPHY_PapdCalShifts2_papdYrefOverride2_SHIFT	12
#define HTPHY_PapdCalShifts2_papdYrefOverride2_MASK	(0x1 << HTPHY_PapdCalShifts2_papdYrefOverride2_SHIFT)
#define HTPHY_PapdCalShifts2_papdLambda_Q2_SHIFT	8
#define HTPHY_PapdCalShifts2_papdLambda_Q2_MASK	(0xf << HTPHY_PapdCalShifts2_papdLambda_Q2_SHIFT)
#define HTPHY_PapdCalShifts2_papdLambda_I2_SHIFT	4
#define HTPHY_PapdCalShifts2_papdLambda_I2_MASK	(0xf << HTPHY_PapdCalShifts2_papdLambda_I2_SHIFT)
#define HTPHY_PapdCalShifts2_papdCorrShift2_SHIFT	0
#define HTPHY_PapdCalShifts2_papdCorrShift2_MASK	(0xf << HTPHY_PapdCalShifts2_papdCorrShift2_SHIFT)

/* Bits in HTPHY_sampleStartAddr */
#define HTPHY_sampleStartAddr_startAddr_SHIFT	0
#define HTPHY_sampleStartAddr_startAddr_MASK	(0x3ff << HTPHY_sampleStartAddr_startAddr_SHIFT)

/* Bits in HTPHY_Radar_adc_to_dbm */
#define HTPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT	0
#define HTPHY_Radar_adc_to_dbm_radar_adc_to_dbm_MASK	(0x1ff << HTPHY_Radar_adc_to_dbm_radar_adc_to_dbm_SHIFT)
#define HTPHY_Radar_adc_to_dbm_RadarInRound_SHIFT	9
#define HTPHY_Radar_adc_to_dbm_RadarInRound_MASK	(0x3 << HTPHY_Radar_adc_to_dbm_RadarInRound_SHIFT)

/* Bits in HTPHY_PapdCalYref_I2 */
#define HTPHY_PapdCalYref_I2_papdYreference_I2_SHIFT	0
#define HTPHY_PapdCalYref_I2_papdYreference_I2_MASK	(0xffff << HTPHY_PapdCalYref_I2_papdYreference_I2_SHIFT)

/* Bits in HTPHY_PapdCalYref_Q2 */
#define HTPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT	0
#define HTPHY_PapdCalYref_Q2_papdYreference_Q2_MASK	(0xffff << HTPHY_PapdCalYref_Q2_papdYreference_Q2_SHIFT)

/* Bits in HTPHY_PapdCalYref_I1 */
#define HTPHY_PapdCalYref_I1_papdYreference_I1_SHIFT	0
#define HTPHY_PapdCalYref_I1_papdYreference_I1_MASK	(0xffff << HTPHY_PapdCalYref_I1_papdYreference_I1_SHIFT)

/* Bits in HTPHY_PapdCalYref_Q1 */
#define HTPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT	0
#define HTPHY_PapdCalYref_Q1_papdYreference_Q1_MASK	(0xffff << HTPHY_PapdCalYref_Q1_papdYreference_Q1_SHIFT)

/* Bits in HTPHY_TxClipThreshCCK0 */
#define HTPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT	0
#define HTPHY_TxClipThreshCCK0_clipThreshCCK0_MASK	(0x1ff << HTPHY_TxClipThreshCCK0_clipThreshCCK0_SHIFT)

/* Bits in HTPHY_TxClipThreshBPSK0 */
#define HTPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT	0
#define HTPHY_TxClipThreshBPSK0_clipThreshBPSK0_MASK	(0x7fff << HTPHY_TxClipThreshBPSK0_clipThreshBPSK0_SHIFT)

/* Bits in HTPHY_TxClipThreshQPSK0 */
#define HTPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT	0
#define HTPHY_TxClipThreshQPSK0_clipThreshQPSK0_MASK	(0x7fff << HTPHY_TxClipThreshQPSK0_clipThreshQPSK0_SHIFT)

/* Bits in HTPHY_TxClipThresh16QAM0 */
#define HTPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT	0
#define HTPHY_TxClipThresh16QAM0_clipThresh16QAM0_MASK	(0x7fff << HTPHY_TxClipThresh16QAM0_clipThresh16QAM0_SHIFT)

/* Bits in HTPHY_TxClipThresh64QAM0 */
#define HTPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT	0
#define HTPHY_TxClipThresh64QAM0_clipThresh64QAM0_MASK	(0x7fff << HTPHY_TxClipThresh64QAM0_clipThresh64QAM0_SHIFT)

/* Bits in HTPHY_TxClipThreshCCK1 */
#define HTPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT	0
#define HTPHY_TxClipThreshCCK1_clipThreshCCK1_MASK	(0x1ff << HTPHY_TxClipThreshCCK1_clipThreshCCK1_SHIFT)

/* Bits in HTPHY_TxClipThreshBPSK1 */
#define HTPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT	0
#define HTPHY_TxClipThreshBPSK1_clipThreshBPSK1_MASK	(0x7fff << HTPHY_TxClipThreshBPSK1_clipThreshBPSK1_SHIFT)

/* Bits in HTPHY_TxClipThreshQPSK1 */
#define HTPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT	0
#define HTPHY_TxClipThreshQPSK1_clipThreshQPSK1_MASK	(0x7fff << HTPHY_TxClipThreshQPSK1_clipThreshQPSK1_SHIFT)

/* Bits in HTPHY_TxClipThresh16QAM1 */
#define HTPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT	0
#define HTPHY_TxClipThresh16QAM1_clipThresh16QAM1_MASK	(0x7fff << HTPHY_TxClipThresh16QAM1_clipThresh16QAM1_SHIFT)

/* Bits in HTPHY_TxClipThresh64QAM1 */
#define HTPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT	0
#define HTPHY_TxClipThresh64QAM1_clipThresh64QAM1_MASK	(0x7fff << HTPHY_TxClipThresh64QAM1_clipThresh64QAM1_SHIFT)

/* Bits in HTPHY_TxClipThreshCCK2 */
#define HTPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT	0
#define HTPHY_TxClipThreshCCK2_clipThreshCCK2_MASK	(0x1ff << HTPHY_TxClipThreshCCK2_clipThreshCCK2_SHIFT)

/* Bits in HTPHY_TxClipThreshBPSK2 */
#define HTPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT	0
#define HTPHY_TxClipThreshBPSK2_clipThreshBPSK2_MASK	(0x7fff << HTPHY_TxClipThreshBPSK2_clipThreshBPSK2_SHIFT)

/* Bits in HTPHY_TxClipThreshQPSK2 */
#define HTPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT	0
#define HTPHY_TxClipThreshQPSK2_clipThreshQPSK2_MASK	(0x7fff << HTPHY_TxClipThreshQPSK2_clipThreshQPSK2_SHIFT)

/* Bits in HTPHY_TxClipThresh16QAM2 */
#define HTPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT	0
#define HTPHY_TxClipThresh16QAM2_clipThresh16QAM2_MASK	(0x7fff << HTPHY_TxClipThresh16QAM2_clipThresh16QAM2_SHIFT)

/* Bits in HTPHY_TxClipThresh64QAM2 */
#define HTPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT	0
#define HTPHY_TxClipThresh64QAM2_clipThresh64QAM2_MASK	(0x7fff << HTPHY_TxClipThresh64QAM2_clipThresh64QAM2_SHIFT)

/* Bits in HTPHY_CplresetPulse */
#define HTPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT	0
#define HTPHY_CplresetPulse_cpl_reset_pulse_count_MASK	(0xff << HTPHY_CplresetPulse_cpl_reset_pulse_count_SHIFT)
#define HTPHY_CplresetPulse_cpl_reset_en_SHIFT	8
#define HTPHY_CplresetPulse_cpl_reset_en_MASK	(0x1 << HTPHY_CplresetPulse_cpl_reset_en_SHIFT)
#define HTPHY_CplresetPulse_wb_sel_core0_SHIFT	9
#define HTPHY_CplresetPulse_wb_sel_core0_MASK	(0x3 << HTPHY_CplresetPulse_wb_sel_core0_SHIFT)
#define HTPHY_CplresetPulse_wb_sel_core1_SHIFT	11
#define HTPHY_CplresetPulse_wb_sel_core1_MASK	(0x3 << HTPHY_CplresetPulse_wb_sel_core1_SHIFT)
#define HTPHY_CplresetPulse_wb_sel_core2_SHIFT	13
#define HTPHY_CplresetPulse_wb_sel_core2_MASK	(0x3 << HTPHY_CplresetPulse_wb_sel_core2_SHIFT)

/* Bits in HTPHY_PapdCalStart */
#define HTPHY_PapdCalStart_papdStart_SHIFT	0
#define HTPHY_PapdCalStart_papdStart_MASK	(0x1 << HTPHY_PapdCalStart_papdStart_SHIFT)

/* Bits in HTPHY_PapdCalYref_I0 */
#define HTPHY_PapdCalYref_I0_papdYreference_I0_SHIFT	0
#define HTPHY_PapdCalYref_I0_papdYreference_I0_MASK	(0xffff << HTPHY_PapdCalYref_I0_papdYreference_I0_SHIFT)

/* Bits in HTPHY_PapdCalYref_Q0 */
#define HTPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT	0
#define HTPHY_PapdCalYref_Q0_papdYreference_Q0_MASK	(0xffff << HTPHY_PapdCalYref_Q0_papdYreference_Q0_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_I0 */
#define HTPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT	0
#define HTPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_MASK	(0xffff << HTPHY_PapdCalYrefOverride_I0_papdYrefOverride_I0_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_Q0 */
#define HTPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT	0
#define HTPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_MASK	(0xffff << HTPHY_PapdCalYrefOverride_Q0_papdYrefOverride_Q0_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_I1 */
#define HTPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT	0
#define HTPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_MASK	(0xffff << HTPHY_PapdCalYrefOverride_I1_papdYrefOverride_I1_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_Q1 */
#define HTPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT	0
#define HTPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_MASK	(0xffff << HTPHY_PapdCalYrefOverride_Q1_papdYrefOverride_Q1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg0A1 */
#define HTPHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg0A1_ak1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg0A2 */
#define HTPHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg0A2_ak2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg1A1 */
#define HTPHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg1A1_ak1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg1A2 */
#define HTPHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg1A2_ak2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg2A1 */
#define HTPHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg2A1_ak1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg2A2 */
#define HTPHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg2A2_ak2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg0B1 */
#define HTPHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg0B1_bk1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg0B2 */
#define HTPHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg0B2_bk2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg0B3 */
#define HTPHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg0B3_bk3_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg1B1 */
#define HTPHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg1B1_bk1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg1B2 */
#define HTPHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg1B2_bk2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg1B3 */
#define HTPHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg1B3_bk3_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg2B1 */
#define HTPHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg2B1_bk1_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg2B2 */
#define HTPHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg2B2_bk2_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in HTPHY_ccktxfilt20CoeffStg2B3 */
#define HTPHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT	0
#define HTPHY_ccktxfilt20CoeffStg2B3_bk3_MASK	(0xfff << HTPHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in HTPHY_BphyControl6 */
#define HTPHY_BphyControl6_bphyScale40Dup_SHIFT	0
#define HTPHY_BphyControl6_bphyScale40Dup_MASK	(0xff << HTPHY_BphyControl6_bphyScale40Dup_SHIFT)

/* Bits in HTPHY_Auxphystats0 */
#define HTPHY_Auxphystats0_auxgaininfo0_SHIFT	0
#define HTPHY_Auxphystats0_auxgaininfo0_MASK	(0xfff << HTPHY_Auxphystats0_auxgaininfo0_SHIFT)

/* Bits in HTPHY_BphyControl7 */
#define HTPHY_BphyControl7_bphyTxCrsExtLong_SHIFT	0
#define HTPHY_BphyControl7_bphyTxCrsExtLong_MASK	(0xff << HTPHY_BphyControl7_bphyTxCrsExtLong_SHIFT)
#define HTPHY_BphyControl7_bphyTxCrsExtShort_SHIFT	8
#define HTPHY_BphyControl7_bphyTxCrsExtShort_MASK	(0xff << HTPHY_BphyControl7_bphyTxCrsExtShort_SHIFT)

/* Bits in HTPHY_SpareRx2 */
#define HTPHY_SpareRx2_SpareRx2_SHIFT	0
#define HTPHY_SpareRx2_SpareRx2_MASK	(0xffff << HTPHY_SpareRx2_SpareRx2_SHIFT)

/* Bits in HTPHY_StrStartLevelGainThresh */
#define HTPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT	0
#define HTPHY_StrStartLevelGainThresh_strStartLevelGainThresh_MASK	(0x1ff << HTPHY_StrStartLevelGainThresh_strStartLevelGainThresh_SHIFT)

/* Bits in HTPHY_RadarBlankCtrl2 */
#define HTPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT	0
#define HTPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarWtNbPwrBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT	1
#define HTPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarWtW1PwrBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT	2
#define HTPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarWtW2PwrBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT	3
#define HTPHY_RadarBlankCtrl2_radarBphyBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarBphyBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT	4
#define HTPHY_RadarBlankCtrl2_radarSampleBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarSampleBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT	5
#define HTPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarOfdmPhyBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT	6
#define HTPHY_RadarBlankCtrl2_radarChanEst1BlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarChanEst1BlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT	7
#define HTPHY_RadarBlankCtrl2_radarChanEst2BlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarChanEst2BlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT	8
#define HTPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarSigDecode1BlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT	9
#define HTPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarSigDecode2BlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT	10
#define HTPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarRifsCrsBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT	11
#define HTPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarBoardSwDivBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT	12
#define HTPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarBphyBoardSwDivBlankEn_SHIFT)
#define HTPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT	13
#define HTPHY_RadarBlankCtrl2_radarTxBlankEn_MASK	(0x1 << HTPHY_RadarBlankCtrl2_radarTxBlankEn_SHIFT)

/* Bits in HTPHY_papdCalCorrDebugAddr */
#define HTPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT	0
#define HTPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_MASK	(0x3f << HTPHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_I0 */
#define HTPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT	0
#define HTPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_MASK	(0xffff << HTPHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_Q0 */
#define HTPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT	0
#define HTPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_MASK	(0xffff << HTPHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_I0 */
#define HTPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT	0
#define HTPHY_papdCalLastCorr_I0_papdLastCorr_I0_MASK	(0xffff << HTPHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_Q0 */
#define HTPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT	0
#define HTPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_MASK	(0xffff << HTPHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_I1 */
#define HTPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT	0
#define HTPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_MASK	(0xffff << HTPHY_papdCalFirstCorr_I1_papdFirstCorr_I1_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_Q1 */
#define HTPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT	0
#define HTPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_MASK	(0xffff << HTPHY_papdCalFirstCorr_Q1_papdFirstCorr_Q1_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_I1 */
#define HTPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT	0
#define HTPHY_papdCalLastCorr_I1_papdLastCorr_I1_MASK	(0xffff << HTPHY_papdCalLastCorr_I1_papdLastCorr_I1_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_Q1 */
#define HTPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT	0
#define HTPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_MASK	(0xffff << HTPHY_papdCalLastCorr_Q1_papdLastCorr_Q1_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_I2 */
#define HTPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT	0
#define HTPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_MASK	(0xffff << HTPHY_papdCalFirstCorr_I2_papdFirstCorr_I2_SHIFT)

/* Bits in HTPHY_papdCalFirstCorr_Q2 */
#define HTPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT	0
#define HTPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_MASK	(0xffff << HTPHY_papdCalFirstCorr_Q2_papdFirstCorr_Q2_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_I2 */
#define HTPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT	0
#define HTPHY_papdCalLastCorr_I2_papdLastCorr_I2_MASK	(0xffff << HTPHY_papdCalLastCorr_I2_papdLastCorr_I2_SHIFT)

/* Bits in HTPHY_papdCalLastCorr_Q2 */
#define HTPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT	0
#define HTPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_MASK	(0xffff << HTPHY_papdCalLastCorr_Q2_papdLastCorr_Q2_SHIFT)

/* Bits in HTPHY_PapdEpsilonUpdateIterations */
#define HTPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT	0
#define HTPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_MASK	(0x1ff << HTPHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT)

/* Bits in HTPHY_RadarDetectConfig1 */
#define HTPHY_RadarDetectConfig1_fmMod_SHIFT	0
#define HTPHY_RadarDetectConfig1_fmMod_MASK	(0x1 << HTPHY_RadarDetectConfig1_fmMod_SHIFT)
#define HTPHY_RadarDetectConfig1_maMode_SHIFT	1
#define HTPHY_RadarDetectConfig1_maMode_MASK	(0x1 << HTPHY_RadarDetectConfig1_maMode_SHIFT)
#define HTPHY_RadarDetectConfig1_fmOutputShift_SHIFT	2
#define HTPHY_RadarDetectConfig1_fmOutputShift_MASK	(0x3 << HTPHY_RadarDetectConfig1_fmOutputShift_SHIFT)
#define HTPHY_RadarDetectConfig1_gainLimit_SHIFT	8
#define HTPHY_RadarDetectConfig1_gainLimit_MASK	(0xff << HTPHY_RadarDetectConfig1_gainLimit_SHIFT)

/* Bits in HTPHY_RadarT3BelowMin */
#define HTPHY_RadarT3BelowMin_Count_SHIFT	0
#define HTPHY_RadarT3BelowMin_Count_MASK	(0xfff << HTPHY_RadarT3BelowMin_Count_SHIFT)

/* Bits in HTPHY_RadarT3Timeout */
#define HTPHY_RadarT3Timeout_Timeout_SHIFT	0
#define HTPHY_RadarT3Timeout_Timeout_MASK	(0xfff << HTPHY_RadarT3Timeout_Timeout_SHIFT)

/* Bits in HTPHY_RadarResetBlankingDelay */
#define HTPHY_RadarResetBlankingDelay_Count_SHIFT	0
#define HTPHY_RadarResetBlankingDelay_Count_MASK	(0xfff << HTPHY_RadarResetBlankingDelay_Count_SHIFT)

/* Bits in HTPHY_nvcfg0 */
#define HTPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT	0
#define HTPHY_nvcfg0_noisevar_nf_radio_qdb_core0_MASK	(0xff << HTPHY_nvcfg0_noisevar_nf_radio_qdb_core0_SHIFT)
#define HTPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT	8
#define HTPHY_nvcfg0_noisevar_nf_radio_qdb_core1_MASK	(0xff << HTPHY_nvcfg0_noisevar_nf_radio_qdb_core1_SHIFT)

/* Bits in HTPHY_nvcfg1 */
#define HTPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT	0
#define HTPHY_nvcfg1_noisevar_nf_radio_qdb_core2_MASK	(0xff << HTPHY_nvcfg1_noisevar_nf_radio_qdb_core2_SHIFT)

/* Bits in HTPHY_nvcfg2 */
#define HTPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT	0
#define HTPHY_nvcfg2_noisevar_scale_adc_qdb_MASK	(0xff << HTPHY_nvcfg2_noisevar_scale_adc_qdb_SHIFT)
#define HTPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT	8
#define HTPHY_nvcfg2_noisevar_scale_dig_qdb_MASK	(0xff << HTPHY_nvcfg2_noisevar_scale_dig_qdb_SHIFT)

/* Bits in HTPHY_nvcfg3 */
#define HTPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT	0
#define HTPHY_nvcfg3_noisevar_rxevm_lim_qdb_MASK	(0xff << HTPHY_nvcfg3_noisevar_rxevm_lim_qdb_SHIFT)

/* Bits in HTPHY_ADC_PreClip1_CtrLen */
#define HTPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT	0
#define HTPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_MASK	(0xffff << HTPHY_ADC_PreClip1_CtrLen_adc_preclip1_len_SHIFT)

/* Bits in HTPHY_ADC_PreClip2_CtrLen */
#define HTPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT	0
#define HTPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_MASK	(0xffff << HTPHY_ADC_PreClip2_CtrLen_adc_preclip2_len_SHIFT)

/* Bits in HTPHY_ADC_PreClip_Enable */
#define HTPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT	1
#define HTPHY_ADC_PreClip_Enable_adc_preclip2_enable_MASK	(0x1 << HTPHY_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT)
#define HTPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT	0
#define HTPHY_ADC_PreClip_Enable_adc_preclip1_enable_MASK	(0x1 << HTPHY_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT)

/* Bits in HTPHY_finetimingtimeoutLen */
#define HTPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT	0
#define HTPHY_finetimingtimeoutLen_finetimingtimeoutLen_MASK	(0xffff << HTPHY_finetimingtimeoutLen_finetimingtimeoutLen_SHIFT)

/* Bits in HTPHY_hilbertCoeffA0 */
#define HTPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT	0
#define HTPHY_hilbertCoeffA0_hilbertCoeffA0_MASK	(0x3ff << HTPHY_hilbertCoeffA0_hilbertCoeffA0_SHIFT)

/* Bits in HTPHY_hilbertCoeffA1 */
#define HTPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT	0
#define HTPHY_hilbertCoeffA1_hilbertCoeffA1_MASK	(0x3ff << HTPHY_hilbertCoeffA1_hilbertCoeffA1_SHIFT)

/* Bits in HTPHY_ClassifierCtrl2 */
#define HTPHY_ClassifierCtrl2_prim_sel_SHIFT	15
#define HTPHY_ClassifierCtrl2_prim_sel_MASK	(0x1 << HTPHY_ClassifierCtrl2_prim_sel_SHIFT)
#define HTPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT	13
#define HTPHY_ClassifierCtrl2_mask20S_leakDet_MASK	(0x1 << HTPHY_ClassifierCtrl2_mask20S_leakDet_SHIFT)
#define HTPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT	0
#define HTPHY_ClassifierCtrl2_mask20S_leakDetThresh_MASK	(0xff << HTPHY_ClassifierCtrl2_mask20S_leakDetThresh_SHIFT)

/* Bits in HTPHY_ClassifierCtrl3 */
#define HTPHY_ClassifierCtrl3_mask20ShiEn_SHIFT	15
#define HTPHY_ClassifierCtrl3_mask20ShiEn_MASK	(0x1 << HTPHY_ClassifierCtrl3_mask20ShiEn_SHIFT)
#define HTPHY_ClassifierCtrl3_mask20SloEn_SHIFT	14
#define HTPHY_ClassifierCtrl3_mask20SloEn_MASK	(0x1 << HTPHY_ClassifierCtrl3_mask20SloEn_SHIFT)
#define HTPHY_ClassifierCtrl3_mask20SgainTh_SHIFT	0
#define HTPHY_ClassifierCtrl3_mask20SgainTh_MASK	(0xff << HTPHY_ClassifierCtrl3_mask20SgainTh_SHIFT)

/* Bits in HTPHY_ClassifierCtrl4 */
#define HTPHY_ClassifierCtrl4_forceFrontClass_SHIFT	8
#define HTPHY_ClassifierCtrl4_forceFrontClass_MASK	(0x3 << HTPHY_ClassifierCtrl4_forceFrontClass_SHIFT)
#define HTPHY_ClassifierCtrl4_phycrs20SpwrTh_SHIFT	0
#define HTPHY_ClassifierCtrl4_phycrs20SpwrTh_MASK	(0xff << HTPHY_ClassifierCtrl4_phycrs20SpwrTh_SHIFT)

/* Bits in HTPHY_ClassifierLogAC1 */
#define HTPHY_ClassifierLogAC1_logACDelta1_SHIFT	8
#define HTPHY_ClassifierLogAC1_logACDelta1_MASK	(0xff << HTPHY_ClassifierLogAC1_logACDelta1_SHIFT)
#define HTPHY_ClassifierLogAC1_logACDelta0_SHIFT	0
#define HTPHY_ClassifierLogAC1_logACDelta0_MASK	(0xff << HTPHY_ClassifierLogAC1_logACDelta0_SHIFT)

/* Bits in HTPHY_STRCtrl20U */
#define HTPHY_STRCtrl20U_stren_SHIFT	15
#define HTPHY_STRCtrl20U_stren_MASK	(0x1 << HTPHY_STRCtrl20U_stren_SHIFT)
#define HTPHY_STRCtrl20U_strminmaxCount_SHIFT	8
#define HTPHY_STRCtrl20U_strminmaxCount_MASK	(0x3f << HTPHY_STRCtrl20U_strminmaxCount_SHIFT)
#define HTPHY_STRCtrl20U_strMaxThresh_SHIFT	4
#define HTPHY_STRCtrl20U_strMaxThresh_MASK	(0xf << HTPHY_STRCtrl20U_strMaxThresh_SHIFT)
#define HTPHY_STRCtrl20U_strMinThresh_SHIFT	0
#define HTPHY_STRCtrl20U_strMinThresh_MASK	(0xf << HTPHY_STRCtrl20U_strMinThresh_SHIFT)

/* Bits in HTPHY_STRCtrl20L */
#define HTPHY_STRCtrl20L_stren_SHIFT	15
#define HTPHY_STRCtrl20L_stren_MASK	(0x1 << HTPHY_STRCtrl20L_stren_SHIFT)
#define HTPHY_STRCtrl20L_strminmaxCount_SHIFT	8
#define HTPHY_STRCtrl20L_strminmaxCount_MASK	(0x3f << HTPHY_STRCtrl20L_strminmaxCount_SHIFT)
#define HTPHY_STRCtrl20L_strMaxThresh_SHIFT	4
#define HTPHY_STRCtrl20L_strMaxThresh_MASK	(0xf << HTPHY_STRCtrl20L_strMaxThresh_SHIFT)
#define HTPHY_STRCtrl20L_strMinThresh_SHIFT	0
#define HTPHY_STRCtrl20L_strMinThresh_MASK	(0xf << HTPHY_STRCtrl20L_strMinThresh_SHIFT)

/* Bits in HTPHY_STRPwrThreshU */
#define HTPHY_STRPwrThreshU_strPwrThresh_SHIFT	0
#define HTPHY_STRPwrThreshU_strPwrThresh_MASK	(0xff << HTPHY_STRPwrThreshU_strPwrThresh_SHIFT)

/* Bits in HTPHY_STRPwrThreshL */
#define HTPHY_STRPwrThreshL_strPwrThresh_SHIFT	0
#define HTPHY_STRPwrThreshL_strPwrThresh_MASK	(0xff << HTPHY_STRPwrThreshL_strPwrThresh_SHIFT)

/* Bits in HTPHY_FSTRCtrl */
#define HTPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT	8
#define HTPHY_FSTRCtrl_sgiLtrnAdjMax_MASK	(0x7 << HTPHY_FSTRCtrl_sgiLtrnAdjMax_SHIFT)
#define HTPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT	4
#define HTPHY_FSTRCtrl_fineStrSgiVldCntVal_MASK	(0xf << HTPHY_FSTRCtrl_fineStrSgiVldCntVal_SHIFT)
#define HTPHY_FSTRCtrl_fineStrVldCntVal_SHIFT	0
#define HTPHY_FSTRCtrl_fineStrVldCntVal_MASK	(0xf << HTPHY_FSTRCtrl_fineStrVldCntVal_SHIFT)

/* Bits in HTPHY_FSTRWinLen */
#define HTPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT	8
#define HTPHY_FSTRWinLen_fineStrSgiWinLen_MASK	(0x7f << HTPHY_FSTRWinLen_fineStrSgiWinLen_SHIFT)
#define HTPHY_FSTRWinLen_fineStrWinLen_SHIFT	0
#define HTPHY_FSTRWinLen_fineStrWinLen_MASK	(0x7f << HTPHY_FSTRWinLen_fineStrWinLen_SHIFT)

/* Bits in HTPHY_FSTRVal */
#define HTPHY_FSTRVal_sgiAdjOverride_SHIFT	15
#define HTPHY_FSTRVal_sgiAdjOverride_MASK	(0x1 << HTPHY_FSTRVal_sgiAdjOverride_SHIFT)
#define HTPHY_FSTRVal_sgiAdjOverrideVal_SHIFT	8
#define HTPHY_FSTRVal_sgiAdjOverrideVal_MASK	(0xf << HTPHY_FSTRVal_sgiAdjOverrideVal_SHIFT)
#define HTPHY_FSTRVal_fineStrWaitCntVal_SHIFT	0
#define HTPHY_FSTRVal_fineStrWaitCntVal_MASK	(0xff << HTPHY_FSTRVal_fineStrWaitCntVal_SHIFT)

/* Bits in HTPHY_FSTRHiPwrTh */
#define HTPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT	8
#define HTPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_MASK	(0xff << HTPHY_FSTRHiPwrTh_finestr_hiPwrSm_th_SHIFT)
#define HTPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT	0
#define HTPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK	(0xff << HTPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT)

/* Bits in HTPHY_FSTRMetricTh */
#define HTPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT	8
#define HTPHY_FSTRMetricTh_hiPwr_min_metric_th_MASK	(0x3f << HTPHY_FSTRMetricTh_hiPwr_min_metric_th_SHIFT)
#define HTPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT	0
#define HTPHY_FSTRMetricTh_lowPwr_min_metric_th_MASK	(0x3f << HTPHY_FSTRMetricTh_lowPwr_min_metric_th_SHIFT)

/* Bits in HTPHY_FSTRHiPwrSmooth */
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT	12
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_MASK	(0x7 << HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiVldCnt_SHIFT)
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT	8
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_MASK	(0x7 << HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothSgiLen_SHIFT)
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT	4
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_MASK	(0x7 << HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothVldCnt_SHIFT)
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT	0
#define HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_MASK	(0x7 << HTPHY_FSTRHiPwrSmooth_hiPwr_SmoothLen_SHIFT)

/* Bits in HTPHY_FSTRLowPwrSmooth */
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT	12
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_MASK	(0x7 << HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiVldCnt_SHIFT)
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT	8
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_MASK	(0x7 << HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothSgiLen_SHIFT)
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT	4
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_MASK	(0x7 << HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothVldCnt_SHIFT)
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT	0
#define HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_MASK	(0x7 << HTPHY_FSTRLowPwrSmooth_lowPwr_SmoothLen_SHIFT)

/* Bits in HTPHY_PingPongComp */
#define HTPHY_PingPongComp_comp_enable_SHIFT	0
#define HTPHY_PingPongComp_comp_enable_MASK	(0x1 << HTPHY_PingPongComp_comp_enable_SHIFT)
#define HTPHY_PingPongComp_comp_iqswap_SHIFT	1
#define HTPHY_PingPongComp_comp_iqswap_MASK	(0x1 << HTPHY_PingPongComp_comp_iqswap_SHIFT)

/* Bits in HTPHY_AdcDataCollect */
#define HTPHY_AdcDataCollect_adcDataCollectEn_SHIFT	0
#define HTPHY_AdcDataCollect_adcDataCollectEn_MASK	(0x1 << HTPHY_AdcDataCollect_adcDataCollectEn_SHIFT)
#define HTPHY_AdcDataCollect_adc_sel_SHIFT	1
#define HTPHY_AdcDataCollect_adc_sel_MASK	(0x3 << HTPHY_AdcDataCollect_adc_sel_SHIFT)
#define HTPHY_AdcDataCollect_gpioSel_SHIFT	3
#define HTPHY_AdcDataCollect_gpioSel_MASK	(0x1 << HTPHY_AdcDataCollect_gpioSel_SHIFT)
#define HTPHY_AdcDataCollect_downSample_SHIFT	4
#define HTPHY_AdcDataCollect_downSample_MASK	(0x1 << HTPHY_AdcDataCollect_downSample_SHIFT)

/* Bits in HTPHY_PapdIpaOffCorr */
#define HTPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT	0
#define HTPHY_PapdIpaOffCorr_papd_calIpaOffCorr_MASK	(0xfff << HTPHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT)

/* Bits in HTPHY_PapdIpaOffPower */
#define HTPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT	0
#define HTPHY_PapdIpaOffPower_papd_calIpaOffPower_MASK	(0xfff << HTPHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT)

/* Bits in HTPHY_Core0DesiredPower */
#define HTPHY_Core0DesiredPower_normDesiredPower_SHIFT	0
#define HTPHY_Core0DesiredPower_normDesiredPower_MASK	(0xffff << HTPHY_Core0DesiredPower_normDesiredPower_SHIFT)

/* Bits in HTPHY_Core0cckDesiredPower */
#define HTPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT	0
#define HTPHY_Core0cckDesiredPower_ccknormDesiredPower_MASK	(0xffff << HTPHY_Core0cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in HTPHY_Core0barelyClipBackoff */
#define HTPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT	0
#define HTPHY_Core0barelyClipBackoff_barelyclipThreshold_MASK	(0xffff << HTPHY_Core0barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core0cckbarelyClipBackoff */
#define HTPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT	0
#define HTPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_MASK	(0xffff << HTPHY_Core0cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core0computeGainInfo */
#define HTPHY_Core0computeGainInfo_disableClip2detect_SHIFT	13
#define HTPHY_Core0computeGainInfo_disableClip2detect_MASK	(0x1 << HTPHY_Core0computeGainInfo_disableClip2detect_SHIFT)
#define HTPHY_Core0computeGainInfo_gainStepValue_SHIFT	10
#define HTPHY_Core0computeGainInfo_gainStepValue_MASK	(0x7 << HTPHY_Core0computeGainInfo_gainStepValue_SHIFT)
#define HTPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core0computeGainInfo_barelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core0computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core0computeGainInfo_gainBackoffValue_SHIFT	0
#define HTPHY_Core0computeGainInfo_gainBackoffValue_MASK	(0x1f << HTPHY_Core0computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in HTPHY_Core0cckcomputeGainInfo */
#define HTPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core0cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT	0
#define HTPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_MASK	(0x1f << HTPHY_Core0cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in HTPHY_Core0MinMaxGain */
#define HTPHY_Core0MinMaxGain_maxGainValue_SHIFT	8
#define HTPHY_Core0MinMaxGain_maxGainValue_MASK	(0xff << HTPHY_Core0MinMaxGain_maxGainValue_SHIFT)
#define HTPHY_Core0MinMaxGain_minGainValue_SHIFT	0
#define HTPHY_Core0MinMaxGain_minGainValue_MASK	(0xff << HTPHY_Core0MinMaxGain_minGainValue_SHIFT)

/* Bits in HTPHY_Core0cckMinMaxGain */
#define HTPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT	8
#define HTPHY_Core0cckMinMaxGain_cckmaxGainValue_MASK	(0xff << HTPHY_Core0cckMinMaxGain_cckmaxGainValue_SHIFT)
#define HTPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT	0
#define HTPHY_Core0cckMinMaxGain_cckminGainValue_MASK	(0xff << HTPHY_Core0cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in HTPHY_Core0edThreshold */
#define HTPHY_Core0edThreshold_edThreshold_SHIFT	0
#define HTPHY_Core0edThreshold_edThreshold_MASK	(0xffff << HTPHY_Core0edThreshold_edThreshold_SHIFT)

/* Bits in HTPHY_Core0smallsigThreshold */
#define HTPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT	0
#define HTPHY_Core0smallsigThreshold_smallsigThreshold_MASK	(0xffff << HTPHY_Core0smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in HTPHY_Core0nbClipThreshold */
#define HTPHY_Core0nbClipThreshold_nbClipThreshold_SHIFT	0
#define HTPHY_Core0nbClipThreshold_nbClipThreshold_MASK	(0xffff << HTPHY_Core0nbClipThreshold_nbClipThreshold_SHIFT)

/* Bits in HTPHY_Core0Clip1Threshold */
#define HTPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT	0
#define HTPHY_Core0Clip1Threshold_Clip1Threshold_MASK	(0xffff << HTPHY_Core0Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in HTPHY_Core0Clip2Threshold */
#define HTPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT	0
#define HTPHY_Core0Clip2Threshold_Clip2Threshold_MASK	(0xffff << HTPHY_Core0Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in HTPHY_Core0InitGainCodeA2059 */
#define HTPHY_Core0InitGainCodeA2059_initmixergainIndex_SHIFT	5
#define HTPHY_Core0InitGainCodeA2059_initmixergainIndex_MASK	(0xf << HTPHY_Core0InitGainCodeA2059_initmixergainIndex_SHIFT)
#define HTPHY_Core0InitGainCodeA2059_initlna2Index_SHIFT	3
#define HTPHY_Core0InitGainCodeA2059_initlna2Index_MASK	(0x3 << HTPHY_Core0InitGainCodeA2059_initlna2Index_SHIFT)
#define HTPHY_Core0InitGainCodeA2059_initLnaIndex_SHIFT	1
#define HTPHY_Core0InitGainCodeA2059_initLnaIndex_MASK	(0x3 << HTPHY_Core0InitGainCodeA2059_initLnaIndex_SHIFT)
#define HTPHY_Core0InitGainCodeA2059_initExtLnaIndex_SHIFT	0
#define HTPHY_Core0InitGainCodeA2059_initExtLnaIndex_MASK	(0x1 << HTPHY_Core0InitGainCodeA2059_initExtLnaIndex_SHIFT)

/* Bits in HTPHY_Core0InitGainCodeB2059 */
#define HTPHY_Core0InitGainCodeB2059_initvgagainIndex_SHIFT	12
#define HTPHY_Core0InitGainCodeB2059_initvgagainIndex_MASK	(0xf << HTPHY_Core0InitGainCodeB2059_initvgagainIndex_SHIFT)
#define HTPHY_Core0InitGainCodeB2059_initBiQ1Index_SHIFT	8
#define HTPHY_Core0InitGainCodeB2059_initBiQ1Index_MASK	(0xf << HTPHY_Core0InitGainCodeB2059_initBiQ1Index_SHIFT)
#define HTPHY_Core0InitGainCodeB2059_initBiQ0Index_SHIFT	4
#define HTPHY_Core0InitGainCodeB2059_initBiQ0Index_MASK	(0xf << HTPHY_Core0InitGainCodeB2059_initBiQ0Index_SHIFT)
#define HTPHY_Core0InitGainCodeB2059_InitTrTxIndex_SHIFT	3
#define HTPHY_Core0InitGainCodeB2059_InitTrTxIndex_MASK	(0x1 << HTPHY_Core0InitGainCodeB2059_InitTrTxIndex_SHIFT)
#define HTPHY_Core0InitGainCodeB2059_InitTrRxIndex_SHIFT	2
#define HTPHY_Core0InitGainCodeB2059_InitTrRxIndex_MASK	(0x1 << HTPHY_Core0InitGainCodeB2059_InitTrRxIndex_SHIFT)

/* Bits in HTPHY_Core0clipHiGainCodeA2059 */
#define HTPHY_Core0clipHiGainCodeA2059_clip1himixergainIndex_SHIFT	5
#define HTPHY_Core0clipHiGainCodeA2059_clip1himixergainIndex_MASK	(0xf << HTPHY_Core0clipHiGainCodeA2059_clip1himixergainIndex_SHIFT)
#define HTPHY_Core0clipHiGainCodeA2059_clip1hilna2Index_SHIFT	3
#define HTPHY_Core0clipHiGainCodeA2059_clip1hilna2Index_MASK	(0x3 << HTPHY_Core0clipHiGainCodeA2059_clip1hilna2Index_SHIFT)
#define HTPHY_Core0clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT	1
#define HTPHY_Core0clipHiGainCodeA2059_clip1hiLnaIndex_MASK	(0x3 << HTPHY_Core0clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT)
#define HTPHY_Core0clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT	0
#define HTPHY_Core0clipHiGainCodeA2059_clip1hiextLnaIndex_MASK	(0x1 << HTPHY_Core0clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT)

/* Bits in HTPHY_Core0clipHiGainCodeB2059 */
#define HTPHY_Core0clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT	12
#define HTPHY_Core0clipHiGainCodeB2059_clip1hivgagainIndex_MASK	(0xf << HTPHY_Core0clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT)
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT	8
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ1Index_MASK	(0xf << HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT)
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT	4
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ0Index_MASK	(0xf << HTPHY_Core0clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT)
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiTrTxIndex_SHIFT	3
#define HTPHY_Core0clipHiGainCodeB2059_clip1hiTrTxIndex_MASK	(0x1 << HTPHY_Core0clipHiGainCodeB2059_clip1hiTrTxIndex_SHIFT)
#define HTPHY_Core0clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT	2
#define HTPHY_Core0clipHiGainCodeB2059_clip1HiTrRxIndex_MASK	(0x1 << HTPHY_Core0clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT)

/* Bits in HTPHY_Core0clipmdGainCodeA2059 */
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT	5
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdmixergainIndex_MASK	(0xf << HTPHY_Core0clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT)
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdlna2Index_SHIFT	3
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdlna2Index_MASK	(0x3 << HTPHY_Core0clipmdGainCodeA2059_clip1mdlna2Index_SHIFT)
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT	1
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdLnaIndex_MASK	(0x3 << HTPHY_Core0clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT)
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT	0
#define HTPHY_Core0clipmdGainCodeA2059_clip1mdextLnaIndex_MASK	(0x1 << HTPHY_Core0clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT)

/* Bits in HTPHY_Core0clipmdGainCodeB2059 */
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT	12
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdvgagainIndex_MASK	(0xf << HTPHY_Core0clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT)
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT	8
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ1Index_MASK	(0xf << HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT)
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT	4
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ0Index_MASK	(0xf << HTPHY_Core0clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT)
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT	3
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdTrTxIndex_MASK	(0x1 << HTPHY_Core0clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT)
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT	2
#define HTPHY_Core0clipmdGainCodeB2059_clip1mdTrRxIndex_MASK	(0x1 << HTPHY_Core0clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT)

/* Bits in HTPHY_Core0cliploGainCodeA2059 */
#define HTPHY_Core0cliploGainCodeA2059_clip1lomixergainIndex_SHIFT	5
#define HTPHY_Core0cliploGainCodeA2059_clip1lomixergainIndex_MASK	(0xf << HTPHY_Core0cliploGainCodeA2059_clip1lomixergainIndex_SHIFT)
#define HTPHY_Core0cliploGainCodeA2059_clip1lolna2Index_SHIFT	3
#define HTPHY_Core0cliploGainCodeA2059_clip1lolna2Index_MASK	(0x3 << HTPHY_Core0cliploGainCodeA2059_clip1lolna2Index_SHIFT)
#define HTPHY_Core0cliploGainCodeA2059_clip1loLnaIndex_SHIFT	1
#define HTPHY_Core0cliploGainCodeA2059_clip1loLnaIndex_MASK	(0x3 << HTPHY_Core0cliploGainCodeA2059_clip1loLnaIndex_SHIFT)
#define HTPHY_Core0cliploGainCodeA2059_clip1loextLnaIndex_SHIFT	0
#define HTPHY_Core0cliploGainCodeA2059_clip1loextLnaIndex_MASK	(0x1 << HTPHY_Core0cliploGainCodeA2059_clip1loextLnaIndex_SHIFT)

/* Bits in HTPHY_Core0cliploGainCodeB2059 */
#define HTPHY_Core0cliploGainCodeB2059_clip1lovgagainIndex_SHIFT	12
#define HTPHY_Core0cliploGainCodeB2059_clip1lovgagainIndex_MASK	(0xf << HTPHY_Core0cliploGainCodeB2059_clip1lovgagainIndex_SHIFT)
#define HTPHY_Core0cliploGainCodeB2059_clip1loBiQ1Index_SHIFT	8
#define HTPHY_Core0cliploGainCodeB2059_clip1loBiQ1Index_MASK	(0xf << HTPHY_Core0cliploGainCodeB2059_clip1loBiQ1Index_SHIFT)
#define HTPHY_Core0cliploGainCodeB2059_clip1loBiQ0Index_SHIFT	4
#define HTPHY_Core0cliploGainCodeB2059_clip1loBiQ0Index_MASK	(0xf << HTPHY_Core0cliploGainCodeB2059_clip1loBiQ0Index_SHIFT)
#define HTPHY_Core0cliploGainCodeB2059_clip1loTrTxIndex_SHIFT	3
#define HTPHY_Core0cliploGainCodeB2059_clip1loTrTxIndex_MASK	(0x1 << HTPHY_Core0cliploGainCodeB2059_clip1loTrTxIndex_SHIFT)
#define HTPHY_Core0cliploGainCodeB2059_clip1loTrRxIndex_SHIFT	2
#define HTPHY_Core0cliploGainCodeB2059_clip1loTrRxIndex_MASK	(0x1 << HTPHY_Core0cliploGainCodeB2059_clip1loTrRxIndex_SHIFT)

/* Bits in HTPHY_Core0clip2GainCodeA2059 */
#define HTPHY_Core0clip2GainCodeA2059_clip2mixergainIndex_SHIFT	5
#define HTPHY_Core0clip2GainCodeA2059_clip2mixergainIndex_MASK	(0xf << HTPHY_Core0clip2GainCodeA2059_clip2mixergainIndex_SHIFT)
#define HTPHY_Core0clip2GainCodeA2059_clip2lna2Index_SHIFT	3
#define HTPHY_Core0clip2GainCodeA2059_clip2lna2Index_MASK	(0x3 << HTPHY_Core0clip2GainCodeA2059_clip2lna2Index_SHIFT)
#define HTPHY_Core0clip2GainCodeA2059_clip2LnaIndex_SHIFT	1
#define HTPHY_Core0clip2GainCodeA2059_clip2LnaIndex_MASK	(0x3 << HTPHY_Core0clip2GainCodeA2059_clip2LnaIndex_SHIFT)
#define HTPHY_Core0clip2GainCodeA2059_cllip2extLnaIndex_SHIFT	0
#define HTPHY_Core0clip2GainCodeA2059_cllip2extLnaIndex_MASK	(0x1 << HTPHY_Core0clip2GainCodeA2059_cllip2extLnaIndex_SHIFT)

/* Bits in HTPHY_Core0clip2GainCodeB2059 */
#define HTPHY_Core0clip2GainCodeB2059_clip2vgagainIndex_SHIFT	12
#define HTPHY_Core0clip2GainCodeB2059_clip2vgagainIndex_MASK	(0xf << HTPHY_Core0clip2GainCodeB2059_clip2vgagainIndex_SHIFT)
#define HTPHY_Core0clip2GainCodeB2059_clip2BiQ1Index_SHIFT	8
#define HTPHY_Core0clip2GainCodeB2059_clip2BiQ1Index_MASK	(0xf << HTPHY_Core0clip2GainCodeB2059_clip2BiQ1Index_SHIFT)
#define HTPHY_Core0clip2GainCodeB2059_clip2BiQ0Index_SHIFT	4
#define HTPHY_Core0clip2GainCodeB2059_clip2BiQ0Index_MASK	(0xf << HTPHY_Core0clip2GainCodeB2059_clip2BiQ0Index_SHIFT)
#define HTPHY_Core0clip2GainCodeB2059_clip2TRTxIndex_SHIFT	3
#define HTPHY_Core0clip2GainCodeB2059_clip2TRTxIndex_MASK	(0x1 << HTPHY_Core0clip2GainCodeB2059_clip2TRTxIndex_SHIFT)
#define HTPHY_Core0clip2GainCodeB2059_clip2TRRxIndex_SHIFT	2
#define HTPHY_Core0clip2GainCodeB2059_clip2TRRxIndex_MASK	(0x1 << HTPHY_Core0clip2GainCodeB2059_clip2TRRxIndex_SHIFT)

/* Bits in HTPHY_Core0_BiQuad_MaxGain */
#define HTPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT	0
#define HTPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_MASK	(0xff << HTPHY_Core0_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in HTPHY_Core0lpfQ2059 */
#define HTPHY_Core0lpfQ2059_lpfqOvr_SHIFT	0
#define HTPHY_Core0lpfQ2059_lpfqOvr_MASK	(0x1ff << HTPHY_Core0lpfQ2059_lpfqOvr_SHIFT)

/* Bits in HTPHY_Core0HpFBw2059 */
#define HTPHY_Core0HpFBw2059_hpfbWval_SHIFT	0
#define HTPHY_Core0HpFBw2059_hpfbWval_MASK	(0xff << HTPHY_Core0HpFBw2059_hpfbWval_SHIFT)

/* Bits in HTPHY_ed_crsAssertThresh0 */
#define HTPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT	0
#define HTPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_MASK	(0xffff << HTPHY_ed_crsAssertThresh0_ed_crsAssertThresh0_SHIFT)

/* Bits in HTPHY_ed_crsDeassertThresh0 */
#define HTPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT	0
#define HTPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_MASK	(0xffff << HTPHY_ed_crsDeassertThresh0_ed_crsDeassertThresh0_SHIFT)

/* Bits in HTPHY_Core0_TargetVar_log2 */
#define HTPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT	0
#define HTPHY_Core0_TargetVar_log2_targetVar_log2_MASK	(0x3ff << HTPHY_Core0_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core0_BPHY_TargetVar_log2 */
#define HTPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT	0
#define HTPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK	(0x3ff << HTPHY_Core0_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core0clipwbThreshold2059 */
#define HTPHY_Core0clipwbThreshold2059_clip2wbThreshold_SHIFT	6
#define HTPHY_Core0clipwbThreshold2059_clip2wbThreshold_MASK	(0x3f << HTPHY_Core0clipwbThreshold2059_clip2wbThreshold_SHIFT)
#define HTPHY_Core0clipwbThreshold2059_clip1wbThreshold_SHIFT	0
#define HTPHY_Core0clipwbThreshold2059_clip1wbThreshold_MASK	(0x3f << HTPHY_Core0clipwbThreshold2059_clip1wbThreshold_SHIFT)

/* Bits in HTPHY_Core0w1Threshold2059 */
#define HTPHY_Core0w1Threshold2059_w1Threshold_SHIFT	0
#define HTPHY_Core0w1Threshold2059_w1Threshold_MASK	(0x3f << HTPHY_Core0w1Threshold2059_w1Threshold_SHIFT)
#define HTPHY_Core0w1Threshold2059_w2ClipTh_SHIFT	6
#define HTPHY_Core0w1Threshold2059_w2ClipTh_MASK	(0x3f << HTPHY_Core0w1Threshold2059_w2ClipTh_SHIFT)

/* Bits in HTPHY_Core0PreClip1Threshold */
#define HTPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT	0
#define HTPHY_Core0PreClip1Threshold_PreClip1Threshold_MASK	(0xffff << HTPHY_Core0PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in HTPHY_Core0PreClip2Threshold */
#define HTPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT	0
#define HTPHY_Core0PreClip2Threshold_PreClip2Threshold_MASK	(0xffff << HTPHY_Core0PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in HTPHY_Core0Adcclip */
#define HTPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT	0
#define HTPHY_Core0Adcclip_adc_clip_cnt_th_MASK	(0x7f << HTPHY_Core0Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in HTPHY_Core1DesiredPower */
#define HTPHY_Core1DesiredPower_normDesiredPower_SHIFT	0
#define HTPHY_Core1DesiredPower_normDesiredPower_MASK	(0xffff << HTPHY_Core1DesiredPower_normDesiredPower_SHIFT)

/* Bits in HTPHY_Core1cckDesiredPower */
#define HTPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT	0
#define HTPHY_Core1cckDesiredPower_ccknormDesiredPower_MASK	(0xffff << HTPHY_Core1cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in HTPHY_Core1barelyClipBackoff */
#define HTPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT	0
#define HTPHY_Core1barelyClipBackoff_barelyclipThreshold_MASK	(0xffff << HTPHY_Core1barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core1cckbarelyClipBackoff */
#define HTPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT	0
#define HTPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_MASK	(0xffff << HTPHY_Core1cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core1computeGainInfo */
#define HTPHY_Core1computeGainInfo_disableClip2detect_SHIFT	13
#define HTPHY_Core1computeGainInfo_disableClip2detect_MASK	(0x1 << HTPHY_Core1computeGainInfo_disableClip2detect_SHIFT)
#define HTPHY_Core1computeGainInfo_gainStepValue_SHIFT	10
#define HTPHY_Core1computeGainInfo_gainStepValue_MASK	(0x7 << HTPHY_Core1computeGainInfo_gainStepValue_SHIFT)
#define HTPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core1computeGainInfo_barelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core1computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core1computeGainInfo_gainBackoffValue_SHIFT	0
#define HTPHY_Core1computeGainInfo_gainBackoffValue_MASK	(0x1f << HTPHY_Core1computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in HTPHY_Core1cckcomputeGainInfo */
#define HTPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core1cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT	0
#define HTPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_MASK	(0x1f << HTPHY_Core1cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in HTPHY_Core1MinMaxGain */
#define HTPHY_Core1MinMaxGain_maxGainValue_SHIFT	8
#define HTPHY_Core1MinMaxGain_maxGainValue_MASK	(0xff << HTPHY_Core1MinMaxGain_maxGainValue_SHIFT)
#define HTPHY_Core1MinMaxGain_minGainValue_SHIFT	0
#define HTPHY_Core1MinMaxGain_minGainValue_MASK	(0xff << HTPHY_Core1MinMaxGain_minGainValue_SHIFT)

/* Bits in HTPHY_Core1cckMinMaxGain */
#define HTPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT	8
#define HTPHY_Core1cckMinMaxGain_cckmaxGainValue_MASK	(0xff << HTPHY_Core1cckMinMaxGain_cckmaxGainValue_SHIFT)
#define HTPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT	0
#define HTPHY_Core1cckMinMaxGain_cckminGainValue_MASK	(0xff << HTPHY_Core1cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in HTPHY_Core1edThreshold */
#define HTPHY_Core1edThreshold_edThreshold_SHIFT	0
#define HTPHY_Core1edThreshold_edThreshold_MASK	(0xffff << HTPHY_Core1edThreshold_edThreshold_SHIFT)

/* Bits in HTPHY_Core1smallsigThreshold */
#define HTPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT	0
#define HTPHY_Core1smallsigThreshold_smallsigThreshold_MASK	(0xffff << HTPHY_Core1smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in HTPHY_Core1nbClipThreshold */
#define HTPHY_Core1nbClipThreshold_nbClipThreshold_SHIFT	0
#define HTPHY_Core1nbClipThreshold_nbClipThreshold_MASK	(0xffff << HTPHY_Core1nbClipThreshold_nbClipThreshold_SHIFT)

/* Bits in HTPHY_Core1Clip1Threshold */
#define HTPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT	0
#define HTPHY_Core1Clip1Threshold_Clip1Threshold_MASK	(0xffff << HTPHY_Core1Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in HTPHY_Core1Clip2Threshold */
#define HTPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT	0
#define HTPHY_Core1Clip2Threshold_Clip2Threshold_MASK	(0xffff << HTPHY_Core1Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in HTPHY_Core1InitGainCodeA2059 */
#define HTPHY_Core1InitGainCodeA2059_initmixergainIndex_SHIFT	5
#define HTPHY_Core1InitGainCodeA2059_initmixergainIndex_MASK	(0xf << HTPHY_Core1InitGainCodeA2059_initmixergainIndex_SHIFT)
#define HTPHY_Core1InitGainCodeA2059_initlna2Index_SHIFT	3
#define HTPHY_Core1InitGainCodeA2059_initlna2Index_MASK	(0x3 << HTPHY_Core1InitGainCodeA2059_initlna2Index_SHIFT)
#define HTPHY_Core1InitGainCodeA2059_initLnaIndex_SHIFT	1
#define HTPHY_Core1InitGainCodeA2059_initLnaIndex_MASK	(0x3 << HTPHY_Core1InitGainCodeA2059_initLnaIndex_SHIFT)
#define HTPHY_Core1InitGainCodeA2059_initExtLnaIndex_SHIFT	0
#define HTPHY_Core1InitGainCodeA2059_initExtLnaIndex_MASK	(0x1 << HTPHY_Core1InitGainCodeA2059_initExtLnaIndex_SHIFT)

/* Bits in HTPHY_Core1InitGainCodeB2059 */
#define HTPHY_Core1InitGainCodeB2059_initvgagainIndex_SHIFT	12
#define HTPHY_Core1InitGainCodeB2059_initvgagainIndex_MASK	(0xf << HTPHY_Core1InitGainCodeB2059_initvgagainIndex_SHIFT)
#define HTPHY_Core1InitGainCodeB2059_InitBiQ1Index_SHIFT	8
#define HTPHY_Core1InitGainCodeB2059_InitBiQ1Index_MASK	(0xf << HTPHY_Core1InitGainCodeB2059_InitBiQ1Index_SHIFT)
#define HTPHY_Core1InitGainCodeB2059_InitBiQ0Index_SHIFT	4
#define HTPHY_Core1InitGainCodeB2059_InitBiQ0Index_MASK	(0xf << HTPHY_Core1InitGainCodeB2059_InitBiQ0Index_SHIFT)
#define HTPHY_Core1InitGainCodeB2059_InitHiTrTxIndex_SHIFT	3
#define HTPHY_Core1InitGainCodeB2059_InitHiTrTxIndex_MASK	(0x1 << HTPHY_Core1InitGainCodeB2059_InitHiTrTxIndex_SHIFT)
#define HTPHY_Core1InitGainCodeB2059_InitHiTrRxIndex_SHIFT	2
#define HTPHY_Core1InitGainCodeB2059_InitHiTrRxIndex_MASK	(0x1 << HTPHY_Core1InitGainCodeB2059_InitHiTrRxIndex_SHIFT)

/* Bits in HTPHY_Core1clipHiGainCodeA2059 */
#define HTPHY_Core1clipHiGainCodeA2059_clip1himixergainIndex_SHIFT	5
#define HTPHY_Core1clipHiGainCodeA2059_clip1himixergainIndex_MASK	(0xf << HTPHY_Core1clipHiGainCodeA2059_clip1himixergainIndex_SHIFT)
#define HTPHY_Core1clipHiGainCodeA2059_clip1hilna2Index_SHIFT	3
#define HTPHY_Core1clipHiGainCodeA2059_clip1hilna2Index_MASK	(0x3 << HTPHY_Core1clipHiGainCodeA2059_clip1hilna2Index_SHIFT)
#define HTPHY_Core1clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT	1
#define HTPHY_Core1clipHiGainCodeA2059_clip1hiLnaIndex_MASK	(0x3 << HTPHY_Core1clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT)
#define HTPHY_Core1clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT	0
#define HTPHY_Core1clipHiGainCodeA2059_clip1hiextLnaIndex_MASK	(0x1 << HTPHY_Core1clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT)

/* Bits in HTPHY_Core1clipHiGainCodeB2059 */
#define HTPHY_Core1clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT	12
#define HTPHY_Core1clipHiGainCodeB2059_clip1hivgagainIndex_MASK	(0xf << HTPHY_Core1clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT)
#define HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT	8
#define HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ1Index_MASK	(0xf << HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT)
#define HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT	4
#define HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ0Index_MASK	(0xf << HTPHY_Core1clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT)
#define HTPHY_Core1clipHiGainCodeB2059_clip1HiTrTxIndex_SHIFT	3
#define HTPHY_Core1clipHiGainCodeB2059_clip1HiTrTxIndex_MASK	(0x1 << HTPHY_Core1clipHiGainCodeB2059_clip1HiTrTxIndex_SHIFT)
#define HTPHY_Core1clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT	2
#define HTPHY_Core1clipHiGainCodeB2059_clip1HiTrRxIndex_MASK	(0x1 << HTPHY_Core1clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT)

/* Bits in HTPHY_Core1clipmdGainCodeA2059 */
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT	5
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdmixergainIndex_MASK	(0xf << HTPHY_Core1clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT)
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdlna2Index_SHIFT	3
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdlna2Index_MASK	(0x3 << HTPHY_Core1clipmdGainCodeA2059_clip1mdlna2Index_SHIFT)
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT	1
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdLnaIndex_MASK	(0x3 << HTPHY_Core1clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT)
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT	0
#define HTPHY_Core1clipmdGainCodeA2059_clip1mdextLnaIndex_MASK	(0x1 << HTPHY_Core1clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT)

/* Bits in HTPHY_Core1clipmdGainCodeB2059 */
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT	12
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdvgagainIndex_MASK	(0xf << HTPHY_Core1clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT)
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT	8
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ1Index_MASK	(0xf << HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT)
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT	4
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ0Index_MASK	(0xf << HTPHY_Core1clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT)
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT	3
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdTrTxIndex_MASK	(0x1 << HTPHY_Core1clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT)
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT	2
#define HTPHY_Core1clipmdGainCodeB2059_clip1mdTrRxIndex_MASK	(0x1 << HTPHY_Core1clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT)

/* Bits in HTPHY_Core1cliploGainCodeA2059 */
#define HTPHY_Core1cliploGainCodeA2059_clip1lomixergainIndex_SHIFT	5
#define HTPHY_Core1cliploGainCodeA2059_clip1lomixergainIndex_MASK	(0xf << HTPHY_Core1cliploGainCodeA2059_clip1lomixergainIndex_SHIFT)
#define HTPHY_Core1cliploGainCodeA2059_clip1lolna2Index_SHIFT	3
#define HTPHY_Core1cliploGainCodeA2059_clip1lolna2Index_MASK	(0x3 << HTPHY_Core1cliploGainCodeA2059_clip1lolna2Index_SHIFT)
#define HTPHY_Core1cliploGainCodeA2059_clip1loLnaIndex_SHIFT	1
#define HTPHY_Core1cliploGainCodeA2059_clip1loLnaIndex_MASK	(0x3 << HTPHY_Core1cliploGainCodeA2059_clip1loLnaIndex_SHIFT)
#define HTPHY_Core1cliploGainCodeA2059_clip1loextLnaIndex_SHIFT	0
#define HTPHY_Core1cliploGainCodeA2059_clip1loextLnaIndex_MASK	(0x1 << HTPHY_Core1cliploGainCodeA2059_clip1loextLnaIndex_SHIFT)

/* Bits in HTPHY_Core1cliploGainCodeB2059 */
#define HTPHY_Core1cliploGainCodeB2059_clip1lovgagainIndex_SHIFT	12
#define HTPHY_Core1cliploGainCodeB2059_clip1lovgagainIndex_MASK	(0xf << HTPHY_Core1cliploGainCodeB2059_clip1lovgagainIndex_SHIFT)
#define HTPHY_Core1cliploGainCodeB2059_clip1loBiQ1Index_SHIFT	8
#define HTPHY_Core1cliploGainCodeB2059_clip1loBiQ1Index_MASK	(0xf << HTPHY_Core1cliploGainCodeB2059_clip1loBiQ1Index_SHIFT)
#define HTPHY_Core1cliploGainCodeB2059_clip1loBiQ0Index_SHIFT	4
#define HTPHY_Core1cliploGainCodeB2059_clip1loBiQ0Index_MASK	(0xf << HTPHY_Core1cliploGainCodeB2059_clip1loBiQ0Index_SHIFT)
#define HTPHY_Core1cliploGainCodeB2059_clip1loTrTxIndex_SHIFT	3
#define HTPHY_Core1cliploGainCodeB2059_clip1loTrTxIndex_MASK	(0x1 << HTPHY_Core1cliploGainCodeB2059_clip1loTrTxIndex_SHIFT)
#define HTPHY_Core1cliploGainCodeB2059_clip1loTrRxIndex_SHIFT	2
#define HTPHY_Core1cliploGainCodeB2059_clip1loTrRxIndex_MASK	(0x1 << HTPHY_Core1cliploGainCodeB2059_clip1loTrRxIndex_SHIFT)

/* Bits in HTPHY_Core1clip2GainCodeA2059 */
#define HTPHY_Core1clip2GainCodeA2059_clip2mixergainIndex_SHIFT	5
#define HTPHY_Core1clip2GainCodeA2059_clip2mixergainIndex_MASK	(0xf << HTPHY_Core1clip2GainCodeA2059_clip2mixergainIndex_SHIFT)
#define HTPHY_Core1clip2GainCodeA2059_clip2lna2Index_SHIFT	3
#define HTPHY_Core1clip2GainCodeA2059_clip2lna2Index_MASK	(0x3 << HTPHY_Core1clip2GainCodeA2059_clip2lna2Index_SHIFT)
#define HTPHY_Core1clip2GainCodeA2059_clip2LnaIndex_SHIFT	1
#define HTPHY_Core1clip2GainCodeA2059_clip2LnaIndex_MASK	(0x3 << HTPHY_Core1clip2GainCodeA2059_clip2LnaIndex_SHIFT)
#define HTPHY_Core1clip2GainCodeA2059_cllip2extLnaIndex_SHIFT	0
#define HTPHY_Core1clip2GainCodeA2059_cllip2extLnaIndex_MASK	(0x1 << HTPHY_Core1clip2GainCodeA2059_cllip2extLnaIndex_SHIFT)

/* Bits in HTPHY_Core1clip2GainCodeB2059 */
#define HTPHY_Core1clip2GainCodeB2059_clip2vgagainIndex_SHIFT	12
#define HTPHY_Core1clip2GainCodeB2059_clip2vgagainIndex_MASK	(0xf << HTPHY_Core1clip2GainCodeB2059_clip2vgagainIndex_SHIFT)
#define HTPHY_Core1clip2GainCodeB2059_clip2BiQ1Index_SHIFT	8
#define HTPHY_Core1clip2GainCodeB2059_clip2BiQ1Index_MASK	(0xf << HTPHY_Core1clip2GainCodeB2059_clip2BiQ1Index_SHIFT)
#define HTPHY_Core1clip2GainCodeB2059_clip2BiQ0Index_SHIFT	4
#define HTPHY_Core1clip2GainCodeB2059_clip2BiQ0Index_MASK	(0xf << HTPHY_Core1clip2GainCodeB2059_clip2BiQ0Index_SHIFT)
#define HTPHY_Core1clip2GainCodeB2059_clip2TRTxIndex_SHIFT	3
#define HTPHY_Core1clip2GainCodeB2059_clip2TRTxIndex_MASK	(0x1 << HTPHY_Core1clip2GainCodeB2059_clip2TRTxIndex_SHIFT)
#define HTPHY_Core1clip2GainCodeB2059_clip2TRRxIndex_SHIFT	2
#define HTPHY_Core1clip2GainCodeB2059_clip2TRRxIndex_MASK	(0x1 << HTPHY_Core1clip2GainCodeB2059_clip2TRRxIndex_SHIFT)

/* Bits in HTPHY_Core1_BiQuad_MaxGain */
#define HTPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT	0
#define HTPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_MASK	(0xff << HTPHY_Core1_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in HTPHY_Core1lpfQ2059 */
#define HTPHY_Core1lpfQ2059_lpfqOvr_SHIFT	0
#define HTPHY_Core1lpfQ2059_lpfqOvr_MASK	(0x1ff << HTPHY_Core1lpfQ2059_lpfqOvr_SHIFT)

/* Bits in HTPHY_Core1HpFBw2059 */
#define HTPHY_Core1HpFBw2059_hpfbWval_SHIFT	0
#define HTPHY_Core1HpFBw2059_hpfbWval_MASK	(0xff << HTPHY_Core1HpFBw2059_hpfbWval_SHIFT)

/* Bits in HTPHY_ed_crsAssertThresh1 */
#define HTPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT	0
#define HTPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_MASK	(0xffff << HTPHY_ed_crsAssertThresh1_ed_crsAssertThresh1_SHIFT)

/* Bits in HTPHY_ed_crsDeassertThresh1 */
#define HTPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT	0
#define HTPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_MASK	(0xffff << HTPHY_ed_crsDeassertThresh1_ed_crsDeassertThresh1_SHIFT)

/* Bits in HTPHY_Core1_TargetVar_log2 */
#define HTPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT	0
#define HTPHY_Core1_TargetVar_log2_targetVar_log2_MASK	(0x3ff << HTPHY_Core1_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core1_BPHY_TargetVar_log2 */
#define HTPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT	0
#define HTPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK	(0x3ff << HTPHY_Core1_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core1clipwbThreshold2059 */
#define HTPHY_Core1clipwbThreshold2059_clip2wbThreshold_SHIFT	6
#define HTPHY_Core1clipwbThreshold2059_clip2wbThreshold_MASK	(0x3f << HTPHY_Core1clipwbThreshold2059_clip2wbThreshold_SHIFT)
#define HTPHY_Core1clipwbThreshold2059_clip1wbThreshold_SHIFT	0
#define HTPHY_Core1clipwbThreshold2059_clip1wbThreshold_MASK	(0x3f << HTPHY_Core1clipwbThreshold2059_clip1wbThreshold_SHIFT)

/* Bits in HTPHY_Core1w1Threshold2059 */
#define HTPHY_Core1w1Threshold2059_w1Threshold_SHIFT	0
#define HTPHY_Core1w1Threshold2059_w1Threshold_MASK	(0x3f << HTPHY_Core1w1Threshold2059_w1Threshold_SHIFT)
#define HTPHY_Core1w1Threshold2059_w2ClipTh_SHIFT	6
#define HTPHY_Core1w1Threshold2059_w2ClipTh_MASK	(0x3f << HTPHY_Core1w1Threshold2059_w2ClipTh_SHIFT)

/* Bits in HTPHY_Core1PreClip1Threshold */
#define HTPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT	0
#define HTPHY_Core1PreClip1Threshold_PreClip1Threshold_MASK	(0xffff << HTPHY_Core1PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in HTPHY_Core1PreClip2Threshold */
#define HTPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT	0
#define HTPHY_Core1PreClip2Threshold_PreClip2Threshold_MASK	(0xffff << HTPHY_Core1PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in HTPHY_Core1Adcclip */
#define HTPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT	0
#define HTPHY_Core1Adcclip_adc_clip_cnt_th_MASK	(0x7f << HTPHY_Core1Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in HTPHY_Core2DesiredPower */
#define HTPHY_Core2DesiredPower_normDesiredPower_SHIFT	0
#define HTPHY_Core2DesiredPower_normDesiredPower_MASK	(0xffff << HTPHY_Core2DesiredPower_normDesiredPower_SHIFT)

/* Bits in HTPHY_Core2cckDesiredPower */
#define HTPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT	0
#define HTPHY_Core2cckDesiredPower_ccknormDesiredPower_MASK	(0xffff << HTPHY_Core2cckDesiredPower_ccknormDesiredPower_SHIFT)

/* Bits in HTPHY_Core2barelyClipBackoff */
#define HTPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT	0
#define HTPHY_Core2barelyClipBackoff_barelyclipThreshold_MASK	(0xffff << HTPHY_Core2barelyClipBackoff_barelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core2cckbarelyClipBackoff */
#define HTPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT	0
#define HTPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_MASK	(0xffff << HTPHY_Core2cckbarelyClipBackoff_cckbarelyclipThreshold_SHIFT)

/* Bits in HTPHY_Core2computeGainInfo */
#define HTPHY_Core2computeGainInfo_disableClip2detect_SHIFT	13
#define HTPHY_Core2computeGainInfo_disableClip2detect_MASK	(0x1 << HTPHY_Core2computeGainInfo_disableClip2detect_SHIFT)
#define HTPHY_Core2computeGainInfo_gainStepValue_SHIFT	10
#define HTPHY_Core2computeGainInfo_gainStepValue_MASK	(0x7 << HTPHY_Core2computeGainInfo_gainStepValue_SHIFT)
#define HTPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core2computeGainInfo_barelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core2computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core2computeGainInfo_gainBackoffValue_SHIFT	0
#define HTPHY_Core2computeGainInfo_gainBackoffValue_MASK	(0x1f << HTPHY_Core2computeGainInfo_gainBackoffValue_SHIFT)

/* Bits in HTPHY_Core2cckcomputeGainInfo */
#define HTPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT	5
#define HTPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK	(0x1f << HTPHY_Core2cckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
#define HTPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT	0
#define HTPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_MASK	(0x1f << HTPHY_Core2cckcomputeGainInfo_cckgainBackoffValue_SHIFT)

/* Bits in HTPHY_Core2MinMaxGain */
#define HTPHY_Core2MinMaxGain_maxGainValue_SHIFT	8
#define HTPHY_Core2MinMaxGain_maxGainValue_MASK	(0xff << HTPHY_Core2MinMaxGain_maxGainValue_SHIFT)
#define HTPHY_Core2MinMaxGain_minGainValue_SHIFT	0
#define HTPHY_Core2MinMaxGain_minGainValue_MASK	(0xff << HTPHY_Core2MinMaxGain_minGainValue_SHIFT)

/* Bits in HTPHY_Core2cckMinMaxGain */
#define HTPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT	8
#define HTPHY_Core2cckMinMaxGain_cckmaxGainValue_MASK	(0xff << HTPHY_Core2cckMinMaxGain_cckmaxGainValue_SHIFT)
#define HTPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT	0
#define HTPHY_Core2cckMinMaxGain_cckminGainValue_MASK	(0xff << HTPHY_Core2cckMinMaxGain_cckminGainValue_SHIFT)

/* Bits in HTPHY_Core2edThreshold */
#define HTPHY_Core2edThreshold_edThreshold_SHIFT	0
#define HTPHY_Core2edThreshold_edThreshold_MASK	(0xffff << HTPHY_Core2edThreshold_edThreshold_SHIFT)

/* Bits in HTPHY_Core2smallsigThreshold */
#define HTPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT	0
#define HTPHY_Core2smallsigThreshold_smallsigThreshold_MASK	(0xffff << HTPHY_Core2smallsigThreshold_smallsigThreshold_SHIFT)

/* Bits in HTPHY_Core2nbClipThreshold */
#define HTPHY_Core2nbClipThreshold_nbClipThreshold_SHIFT	0
#define HTPHY_Core2nbClipThreshold_nbClipThreshold_MASK	(0xffff << HTPHY_Core2nbClipThreshold_nbClipThreshold_SHIFT)

/* Bits in HTPHY_Core2Clip1Threshold */
#define HTPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT	0
#define HTPHY_Core2Clip1Threshold_Clip1Threshold_MASK	(0xffff << HTPHY_Core2Clip1Threshold_Clip1Threshold_SHIFT)

/* Bits in HTPHY_Core2Clip2Threshold */
#define HTPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT	0
#define HTPHY_Core2Clip2Threshold_Clip2Threshold_MASK	(0xffff << HTPHY_Core2Clip2Threshold_Clip2Threshold_SHIFT)

/* Bits in HTPHY_Core2InitGainCodeA2059 */
#define HTPHY_Core2InitGainCodeA2059_initmixergainIndex_SHIFT	5
#define HTPHY_Core2InitGainCodeA2059_initmixergainIndex_MASK	(0xf << HTPHY_Core2InitGainCodeA2059_initmixergainIndex_SHIFT)
#define HTPHY_Core2InitGainCodeA2059_initlna2Index_SHIFT	3
#define HTPHY_Core2InitGainCodeA2059_initlna2Index_MASK	(0x3 << HTPHY_Core2InitGainCodeA2059_initlna2Index_SHIFT)
#define HTPHY_Core2InitGainCodeA2059_initLnaIndex_SHIFT	1
#define HTPHY_Core2InitGainCodeA2059_initLnaIndex_MASK	(0x3 << HTPHY_Core2InitGainCodeA2059_initLnaIndex_SHIFT)
#define HTPHY_Core2InitGainCodeA2059_initExtLnaIndex_SHIFT	0
#define HTPHY_Core2InitGainCodeA2059_initExtLnaIndex_MASK	(0x1 << HTPHY_Core2InitGainCodeA2059_initExtLnaIndex_SHIFT)

/* Bits in HTPHY_Core2InitGainCodeB2059 */
#define HTPHY_Core2InitGainCodeB2059_initvgagainIndex_SHIFT	12
#define HTPHY_Core2InitGainCodeB2059_initvgagainIndex_MASK	(0xf << HTPHY_Core2InitGainCodeB2059_initvgagainIndex_SHIFT)
#define HTPHY_Core2InitGainCodeB2059_InitBiQ1Index_SHIFT	8
#define HTPHY_Core2InitGainCodeB2059_InitBiQ1Index_MASK	(0xf << HTPHY_Core2InitGainCodeB2059_InitBiQ1Index_SHIFT)
#define HTPHY_Core2InitGainCodeB2059_InitBiQ0Index_SHIFT	4
#define HTPHY_Core2InitGainCodeB2059_InitBiQ0Index_MASK	(0xf << HTPHY_Core2InitGainCodeB2059_InitBiQ0Index_SHIFT)
#define HTPHY_Core2InitGainCodeB2059_InitHiTrTxIndex_SHIFT	3
#define HTPHY_Core2InitGainCodeB2059_InitHiTrTxIndex_MASK	(0x1 << HTPHY_Core2InitGainCodeB2059_InitHiTrTxIndex_SHIFT)
#define HTPHY_Core2InitGainCodeB2059_InitHiTrRxIndex_SHIFT	2
#define HTPHY_Core2InitGainCodeB2059_InitHiTrRxIndex_MASK	(0x1 << HTPHY_Core2InitGainCodeB2059_InitHiTrRxIndex_SHIFT)

/* Bits in HTPHY_Core2clipHiGainCodeA2059 */
#define HTPHY_Core2clipHiGainCodeA2059_clip1himixergainIndex_SHIFT	5
#define HTPHY_Core2clipHiGainCodeA2059_clip1himixergainIndex_MASK	(0xf << HTPHY_Core2clipHiGainCodeA2059_clip1himixergainIndex_SHIFT)
#define HTPHY_Core2clipHiGainCodeA2059_clip1hilna2Index_SHIFT	3
#define HTPHY_Core2clipHiGainCodeA2059_clip1hilna2Index_MASK	(0x3 << HTPHY_Core2clipHiGainCodeA2059_clip1hilna2Index_SHIFT)
#define HTPHY_Core2clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT	1
#define HTPHY_Core2clipHiGainCodeA2059_clip1hiLnaIndex_MASK	(0x3 << HTPHY_Core2clipHiGainCodeA2059_clip1hiLnaIndex_SHIFT)
#define HTPHY_Core2clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT	0
#define HTPHY_Core2clipHiGainCodeA2059_clip1hiextLnaIndex_MASK	(0x1 << HTPHY_Core2clipHiGainCodeA2059_clip1hiextLnaIndex_SHIFT)

/* Bits in HTPHY_Core2clipHiGainCodeB2059 */
#define HTPHY_Core2clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT	12
#define HTPHY_Core2clipHiGainCodeB2059_clip1hivgagainIndex_MASK	(0xf << HTPHY_Core2clipHiGainCodeB2059_clip1hivgagainIndex_SHIFT)
#define HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT	8
#define HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ1Index_MASK	(0xf << HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ1Index_SHIFT)
#define HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT	4
#define HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ0Index_MASK	(0xf << HTPHY_Core2clipHiGainCodeB2059_clip1hiBiQ0Index_SHIFT)
#define HTPHY_Core2clipHiGainCodeB2059_clip1HiTrTxIndex_SHIFT	3
#define HTPHY_Core2clipHiGainCodeB2059_clip1HiTrTxIndex_MASK	(0x1 << HTPHY_Core2clipHiGainCodeB2059_clip1HiTrTxIndex_SHIFT)
#define HTPHY_Core2clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT	2
#define HTPHY_Core2clipHiGainCodeB2059_clip1HiTrRxIndex_MASK	(0x1 << HTPHY_Core2clipHiGainCodeB2059_clip1HiTrRxIndex_SHIFT)

/* Bits in HTPHY_Core2clipmdGainCodeA2059 */
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT	5
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdmixergainIndex_MASK	(0xf << HTPHY_Core2clipmdGainCodeA2059_clip1mdmixergainIndex_SHIFT)
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdlna2Index_SHIFT	3
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdlna2Index_MASK	(0x3 << HTPHY_Core2clipmdGainCodeA2059_clip1mdlna2Index_SHIFT)
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT	1
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdLnaIndex_MASK	(0x3 << HTPHY_Core2clipmdGainCodeA2059_clip1mdLnaIndex_SHIFT)
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT	0
#define HTPHY_Core2clipmdGainCodeA2059_clip1mdextLnaIndex_MASK	(0x1 << HTPHY_Core2clipmdGainCodeA2059_clip1mdextLnaIndex_SHIFT)

/* Bits in HTPHY_Core2clipmdGainCodeB2059 */
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT	12
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdvgagainIndex_MASK	(0xf << HTPHY_Core2clipmdGainCodeB2059_clip1mdvgagainIndex_SHIFT)
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT	8
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ1Index_MASK	(0xf << HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ1Index_SHIFT)
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT	4
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ0Index_MASK	(0xf << HTPHY_Core2clipmdGainCodeB2059_clip1mdBiQ0Index_SHIFT)
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT	3
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdTrTxIndex_MASK	(0x1 << HTPHY_Core2clipmdGainCodeB2059_clip1mdTrTxIndex_SHIFT)
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT	2
#define HTPHY_Core2clipmdGainCodeB2059_clip1mdTrRxIndex_MASK	(0x1 << HTPHY_Core2clipmdGainCodeB2059_clip1mdTrRxIndex_SHIFT)

/* Bits in HTPHY_Core2cliploGainCodeA2059 */
#define HTPHY_Core2cliploGainCodeA2059_clip1lomixergainIndex_SHIFT	5
#define HTPHY_Core2cliploGainCodeA2059_clip1lomixergainIndex_MASK	(0xf << HTPHY_Core2cliploGainCodeA2059_clip1lomixergainIndex_SHIFT)
#define HTPHY_Core2cliploGainCodeA2059_clip1lolna2Index_SHIFT	3
#define HTPHY_Core2cliploGainCodeA2059_clip1lolna2Index_MASK	(0x3 << HTPHY_Core2cliploGainCodeA2059_clip1lolna2Index_SHIFT)
#define HTPHY_Core2cliploGainCodeA2059_clip1loLnaIndex_SHIFT	1
#define HTPHY_Core2cliploGainCodeA2059_clip1loLnaIndex_MASK	(0x3 << HTPHY_Core2cliploGainCodeA2059_clip1loLnaIndex_SHIFT)
#define HTPHY_Core2cliploGainCodeA2059_clip1loextLnaIndex_SHIFT	0
#define HTPHY_Core2cliploGainCodeA2059_clip1loextLnaIndex_MASK	(0x1 << HTPHY_Core2cliploGainCodeA2059_clip1loextLnaIndex_SHIFT)

/* Bits in HTPHY_Core2cliploGainCodeB2059 */
#define HTPHY_Core2cliploGainCodeB2059_clip1lovgagainIndex_SHIFT	12
#define HTPHY_Core2cliploGainCodeB2059_clip1lovgagainIndex_MASK	(0xf << HTPHY_Core2cliploGainCodeB2059_clip1lovgagainIndex_SHIFT)
#define HTPHY_Core2cliploGainCodeB2059_clip1loBiQ1Index_SHIFT	8
#define HTPHY_Core2cliploGainCodeB2059_clip1loBiQ1Index_MASK	(0xf << HTPHY_Core2cliploGainCodeB2059_clip1loBiQ1Index_SHIFT)
#define HTPHY_Core2cliploGainCodeB2059_clip1loBiQ0Index_SHIFT	4
#define HTPHY_Core2cliploGainCodeB2059_clip1loBiQ0Index_MASK	(0xf << HTPHY_Core2cliploGainCodeB2059_clip1loBiQ0Index_SHIFT)
#define HTPHY_Core2cliploGainCodeB2059_clip1loTrTxIndex_SHIFT	3
#define HTPHY_Core2cliploGainCodeB2059_clip1loTrTxIndex_MASK	(0x1 << HTPHY_Core2cliploGainCodeB2059_clip1loTrTxIndex_SHIFT)
#define HTPHY_Core2cliploGainCodeB2059_clip1loTrRxIndex_SHIFT	2
#define HTPHY_Core2cliploGainCodeB2059_clip1loTrRxIndex_MASK	(0x1 << HTPHY_Core2cliploGainCodeB2059_clip1loTrRxIndex_SHIFT)

/* Bits in HTPHY_Core2clip2GainCodeA2059 */
#define HTPHY_Core2clip2GainCodeA2059_clip2mixergainIndex_SHIFT	5
#define HTPHY_Core2clip2GainCodeA2059_clip2mixergainIndex_MASK	(0xf << HTPHY_Core2clip2GainCodeA2059_clip2mixergainIndex_SHIFT)
#define HTPHY_Core2clip2GainCodeA2059_clip2lna2Index_SHIFT	3
#define HTPHY_Core2clip2GainCodeA2059_clip2lna2Index_MASK	(0x3 << HTPHY_Core2clip2GainCodeA2059_clip2lna2Index_SHIFT)
#define HTPHY_Core2clip2GainCodeA2059_clip2LnaIndex_SHIFT	1
#define HTPHY_Core2clip2GainCodeA2059_clip2LnaIndex_MASK	(0x3 << HTPHY_Core2clip2GainCodeA2059_clip2LnaIndex_SHIFT)
#define HTPHY_Core2clip2GainCodeA2059_cllip2extLnaIndex_SHIFT	0
#define HTPHY_Core2clip2GainCodeA2059_cllip2extLnaIndex_MASK	(0x1 << HTPHY_Core2clip2GainCodeA2059_cllip2extLnaIndex_SHIFT)

/* Bits in HTPHY_Core2clip2GainCodeB2059 */
#define HTPHY_Core2clip2GainCodeB2059_clip2vgagainIndex_SHIFT	12
#define HTPHY_Core2clip2GainCodeB2059_clip2vgagainIndex_MASK	(0xf << HTPHY_Core2clip2GainCodeB2059_clip2vgagainIndex_SHIFT)
#define HTPHY_Core2clip2GainCodeB2059_clip2BiQ1Index_SHIFT	8
#define HTPHY_Core2clip2GainCodeB2059_clip2BiQ1Index_MASK	(0xf << HTPHY_Core2clip2GainCodeB2059_clip2BiQ1Index_SHIFT)
#define HTPHY_Core2clip2GainCodeB2059_clip2BiQ0Index_SHIFT	4
#define HTPHY_Core2clip2GainCodeB2059_clip2BiQ0Index_MASK	(0xf << HTPHY_Core2clip2GainCodeB2059_clip2BiQ0Index_SHIFT)
#define HTPHY_Core2clip2GainCodeB2059_clip2TRTxIndex_SHIFT	3
#define HTPHY_Core2clip2GainCodeB2059_clip2TRTxIndex_MASK	(0x1 << HTPHY_Core2clip2GainCodeB2059_clip2TRTxIndex_SHIFT)
#define HTPHY_Core2clip2GainCodeB2059_clip2TRRxIndex_SHIFT	2
#define HTPHY_Core2clip2GainCodeB2059_clip2TRRxIndex_MASK	(0x1 << HTPHY_Core2clip2GainCodeB2059_clip2TRRxIndex_SHIFT)

/* Bits in HTPHY_Core2_BiQuad_MaxGain */
#define HTPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT	0
#define HTPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_MASK	(0xff << HTPHY_Core2_BiQuad_MaxGain_BiQuad_MaxGain_SHIFT)

/* Bits in HTPHY_Core2lpfQ2059 */
#define HTPHY_Core2lpfQ2059_lpfqOvr_SHIFT	0
#define HTPHY_Core2lpfQ2059_lpfqOvr_MASK	(0x1ff << HTPHY_Core2lpfQ2059_lpfqOvr_SHIFT)

/* Bits in HTPHY_Core2HpFBw2059 */
#define HTPHY_Core2HpFBw2059_hpfbWval_SHIFT	0
#define HTPHY_Core2HpFBw2059_hpfbWval_MASK	(0xff << HTPHY_Core2HpFBw2059_hpfbWval_SHIFT)

/* Bits in HTPHY_ed_crsAssertThresh2 */
#define HTPHY_ed_crsAssertThresh2_ed_crsAssertThresh1_SHIFT	0
#define HTPHY_ed_crsAssertThresh2_ed_crsAssertThresh1_MASK	(0xffff << HTPHY_ed_crsAssertThresh2_ed_crsAssertThresh1_SHIFT)

/* Bits in HTPHY_ed_crsDeassertThresh2 */
#define HTPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh1_SHIFT	0
#define HTPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh1_MASK	(0xffff << HTPHY_ed_crsDeassertThresh2_ed_crsDeassertThresh1_SHIFT)

/* Bits in HTPHY_Core2_TargetVar_log2 */
#define HTPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT	0
#define HTPHY_Core2_TargetVar_log2_targetVar_log2_MASK	(0x3ff << HTPHY_Core2_TargetVar_log2_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core2_BPHY_TargetVar_log2 */
#define HTPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT	0
#define HTPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_MASK	(0x3ff << HTPHY_Core2_BPHY_TargetVar_log2_bphy_targetVar_log2_SHIFT)

/* Bits in HTPHY_Core2clipwbThreshold2059 */
#define HTPHY_Core2clipwbThreshold2059_clip2wbThreshold_SHIFT	6
#define HTPHY_Core2clipwbThreshold2059_clip2wbThreshold_MASK	(0x3f << HTPHY_Core2clipwbThreshold2059_clip2wbThreshold_SHIFT)
#define HTPHY_Core2clipwbThreshold2059_clip1wbThreshold_SHIFT	0
#define HTPHY_Core2clipwbThreshold2059_clip1wbThreshold_MASK	(0x3f << HTPHY_Core2clipwbThreshold2059_clip1wbThreshold_SHIFT)

/* Bits in HTPHY_Core2w1Threshold2059 */
#define HTPHY_Core2w1Threshold2059_w1Threshold_SHIFT	0
#define HTPHY_Core2w1Threshold2059_w1Threshold_MASK	(0x3f << HTPHY_Core2w1Threshold2059_w1Threshold_SHIFT)
#define HTPHY_Core2w1Threshold2059_w2ClipTh_SHIFT	6
#define HTPHY_Core2w1Threshold2059_w2ClipTh_MASK	(0x3f << HTPHY_Core2w1Threshold2059_w2ClipTh_SHIFT)

/* Bits in HTPHY_Core2PreClip1Threshold */
#define HTPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT	0
#define HTPHY_Core2PreClip1Threshold_PreClip1Threshold_MASK	(0xffff << HTPHY_Core2PreClip1Threshold_PreClip1Threshold_SHIFT)

/* Bits in HTPHY_Core2PreClip2Threshold */
#define HTPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT	0
#define HTPHY_Core2PreClip2Threshold_PreClip2Threshold_MASK	(0xffff << HTPHY_Core2PreClip2Threshold_PreClip2Threshold_SHIFT)

/* Bits in HTPHY_Core2Adcclip */
#define HTPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT	0
#define HTPHY_Core2Adcclip_adc_clip_cnt_th_MASK	(0x7f << HTPHY_Core2Adcclip_adc_clip_cnt_th_SHIFT)

/* Bits in HTPHY_MLparams */
#define HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_SHIFT	0
#define HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_MASK	(0xff << HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_min_SHIFT)
#define HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_SHIFT	8
#define HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_MASK	(0xff << HTPHY_MLparams_ML_log_ss_ratio_pwr_thresh_max_SHIFT)

/* Bits in HTPHY_Mllogssratio */
#define HTPHY_Mllogssratio_ML_log_ss_ratio_intercept_SHIFT	0
#define HTPHY_Mllogssratio_ML_log_ss_ratio_intercept_MASK	(0x7ff << HTPHY_Mllogssratio_ML_log_ss_ratio_intercept_SHIFT)

/* Bits in HTPHY_Mllogssratioslope */
#define HTPHY_Mllogssratioslope_ML_log_ss_ratio_slope_SHIFT	0
#define HTPHY_Mllogssratioslope_ML_log_ss_ratio_slope_MASK	(0x3f << HTPHY_Mllogssratioslope_ML_log_ss_ratio_slope_SHIFT)

/* Bits in HTPHY_FreqGain0 */
#define HTPHY_FreqGain0_freqGainVal0_SHIFT	0
#define HTPHY_FreqGain0_freqGainVal0_MASK	(0x7f << HTPHY_FreqGain0_freqGainVal0_SHIFT)
#define HTPHY_FreqGain0_freqGainVal1_SHIFT	8
#define HTPHY_FreqGain0_freqGainVal1_MASK	(0x7f << HTPHY_FreqGain0_freqGainVal1_SHIFT)

/* Bits in HTPHY_FreqGain1 */
#define HTPHY_FreqGain1_freqGainVal2_SHIFT	0
#define HTPHY_FreqGain1_freqGainVal2_MASK	(0x7f << HTPHY_FreqGain1_freqGainVal2_SHIFT)
#define HTPHY_FreqGain1_freqGainVal3_SHIFT	8
#define HTPHY_FreqGain1_freqGainVal3_MASK	(0x7f << HTPHY_FreqGain1_freqGainVal3_SHIFT)

/* Bits in HTPHY_FreqGain2 */
#define HTPHY_FreqGain2_freqGainVal4_SHIFT	0
#define HTPHY_FreqGain2_freqGainVal4_MASK	(0x7f << HTPHY_FreqGain2_freqGainVal4_SHIFT)
#define HTPHY_FreqGain2_freqGainVal5_SHIFT	8
#define HTPHY_FreqGain2_freqGainVal5_MASK	(0x7f << HTPHY_FreqGain2_freqGainVal5_SHIFT)

/* Bits in HTPHY_FreqGain3 */
#define HTPHY_FreqGain3_freqGainVal6_SHIFT	0
#define HTPHY_FreqGain3_freqGainVal6_MASK	(0x7f << HTPHY_FreqGain3_freqGainVal6_SHIFT)
#define HTPHY_FreqGain3_freqGainVal7_SHIFT	8
#define HTPHY_FreqGain3_freqGainVal7_MASK	(0x7f << HTPHY_FreqGain3_freqGainVal7_SHIFT)

/* Bits in HTPHY_FreqGain4 */
#define HTPHY_FreqGain4_freqGainVal8_SHIFT	0
#define HTPHY_FreqGain4_freqGainVal8_MASK	(0x7f << HTPHY_FreqGain4_freqGainVal8_SHIFT)
#define HTPHY_FreqGain4_freqGainVal9_SHIFT	8
#define HTPHY_FreqGain4_freqGainVal9_MASK	(0x7f << HTPHY_FreqGain4_freqGainVal9_SHIFT)

/* Bits in HTPHY_FreqGain5 */
#define HTPHY_FreqGain5_freqGainVal10_SHIFT	0
#define HTPHY_FreqGain5_freqGainVal10_MASK	(0x7f << HTPHY_FreqGain5_freqGainVal10_SHIFT)
#define HTPHY_FreqGain5_freqGainVal11_SHIFT	8
#define HTPHY_FreqGain5_freqGainVal11_MASK	(0x7f << HTPHY_FreqGain5_freqGainVal11_SHIFT)

/* Bits in HTPHY_FreqGain6 */
#define HTPHY_FreqGain6_freqGainVal12_SHIFT	0
#define HTPHY_FreqGain6_freqGainVal12_MASK	(0x7f << HTPHY_FreqGain6_freqGainVal12_SHIFT)
#define HTPHY_FreqGain6_freqGainVal13_SHIFT	8
#define HTPHY_FreqGain6_freqGainVal13_MASK	(0x7f << HTPHY_FreqGain6_freqGainVal13_SHIFT)

/* Bits in HTPHY_FreqGain7 */
#define HTPHY_FreqGain7_freqGainVal14_SHIFT	0
#define HTPHY_FreqGain7_freqGainVal14_MASK	(0x7f << HTPHY_FreqGain7_freqGainVal14_SHIFT)
#define HTPHY_FreqGain7_freqGainVal15_SHIFT	8
#define HTPHY_FreqGain7_freqGainVal15_MASK	(0x7f << HTPHY_FreqGain7_freqGainVal15_SHIFT)

/* Bits in HTPHY_FreqGainBypass */
#define HTPHY_FreqGainBypass_bypass_SHIFT	0
#define HTPHY_FreqGainBypass_bypass_MASK	(0x1 << HTPHY_FreqGainBypass_bypass_SHIFT)
#define HTPHY_FreqGainBypass_bypassValue_SHIFT	8
#define HTPHY_FreqGainBypass_bypassValue_MASK	(0x7f << HTPHY_FreqGainBypass_bypassValue_SHIFT)

/* Bits in HTPHY_TRLossValue */
#define HTPHY_TRLossValue_freqGainRLoss_SHIFT	0
#define HTPHY_TRLossValue_freqGainRLoss_MASK	(0x7f << HTPHY_TRLossValue_freqGainRLoss_SHIFT)
#define HTPHY_TRLossValue_freqGainTLoss_SHIFT	8
#define HTPHY_TRLossValue_freqGainTLoss_MASK	(0x7f << HTPHY_TRLossValue_freqGainTLoss_SHIFT)

/* Bits in HTPHY_CoreAdcclipI */
#define HTPHY_CoreAdcclipI_adc_clip_th_I_SHIFT	0
#define HTPHY_CoreAdcclipI_adc_clip_th_I_MASK	(0x1ff << HTPHY_CoreAdcclipI_adc_clip_th_I_SHIFT)

/* Bits in HTPHY_CoreAdcclipQ */
#define HTPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT	0
#define HTPHY_CoreAdcclipQ_adc_clip_th_Q_MASK	(0x1ff << HTPHY_CoreAdcclipQ_adc_clip_th_Q_SHIFT)

/* Bits in HTPHY_LtrnOffsetGain */
#define HTPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT	0
#define HTPHY_LtrnOffsetGain_ltrn_offset_gain_val_MASK	(0xff << HTPHY_LtrnOffsetGain_ltrn_offset_gain_val_SHIFT)

/* Bits in HTPHY_LtrnOffset */
#define HTPHY_LtrnOffset_max_ltrn_offset_SHIFT	0
#define HTPHY_LtrnOffset_max_ltrn_offset_MASK	(0x3f << HTPHY_LtrnOffset_max_ltrn_offset_SHIFT)
#define HTPHY_LtrnOffset_min_ltrn_offset_SHIFT	8
#define HTPHY_LtrnOffset_min_ltrn_offset_MASK	(0x3f << HTPHY_LtrnOffset_min_ltrn_offset_SHIFT)

/* Bits in HTPHY_LtrnOffsetGain_20L */
#define HTPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT	0
#define HTPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_MASK	(0xff << HTPHY_LtrnOffsetGain_20L_ltrn_offset_gain_val_20L_SHIFT)

/* Bits in HTPHY_LtrnOffset_20L */
#define HTPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT	0
#define HTPHY_LtrnOffset_20L_max_ltrn_offset_20L_MASK	(0x3f << HTPHY_LtrnOffset_20L_max_ltrn_offset_20L_SHIFT)
#define HTPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT	8
#define HTPHY_LtrnOffset_20L_min_ltrn_offset_20L_MASK	(0x3f << HTPHY_LtrnOffset_20L_min_ltrn_offset_20L_SHIFT)

/* Bits in HTPHY_LtrnOffsetGain_20U */
#define HTPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT	0
#define HTPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_MASK	(0xff << HTPHY_LtrnOffsetGain_20U_ltrn_offset_gain_val_20U_SHIFT)

/* Bits in HTPHY_LtrnOffset_20U */
#define HTPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT	0
#define HTPHY_LtrnOffset_20U_max_ltrn_offset_20U_MASK	(0x3f << HTPHY_LtrnOffset_20U_max_ltrn_offset_20U_SHIFT)
#define HTPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT	8
#define HTPHY_LtrnOffset_20U_min_ltrn_offset_20U_MASK	(0x3f << HTPHY_LtrnOffset_20U_min_ltrn_offset_20U_SHIFT)

/* Bits in HTPHY_highpowAntswitchThresh */
#define HTPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT	8
#define HTPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_MASK	(0xff << HTPHY_highpowAntswitchThresh_highpowAntSwitchThreshR_SHIFT)
#define HTPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT	0
#define HTPHY_highpowAntswitchThresh_highpowAntSwitchThresh_MASK	(0xff << HTPHY_highpowAntswitchThresh_highpowAntSwitchThresh_SHIFT)

/* Bits in HTPHY_bphycrsminpower0 */
#define HTPHY_bphycrsminpower0_bphycrsminpower0_SHIFT	0
#define HTPHY_bphycrsminpower0_bphycrsminpower0_MASK	(0xff << HTPHY_bphycrsminpower0_bphycrsminpower0_SHIFT)
#define HTPHY_bphycrsminpower0_bphycrsminpower1_SHIFT	8
#define HTPHY_bphycrsminpower0_bphycrsminpower1_MASK	(0xff << HTPHY_bphycrsminpower0_bphycrsminpower1_SHIFT)

/* Bits in HTPHY_bphycrsminpower1 */
#define HTPHY_bphycrsminpower1_bphycrsminpower2_SHIFT	0
#define HTPHY_bphycrsminpower1_bphycrsminpower2_MASK	(0xff << HTPHY_bphycrsminpower1_bphycrsminpower2_SHIFT)
#define HTPHY_bphycrsminpower1_bphycrsminpower3_SHIFT	8
#define HTPHY_bphycrsminpower1_bphycrsminpower3_MASK	(0xff << HTPHY_bphycrsminpower1_bphycrsminpower3_SHIFT)

/* Bits in HTPHY_bphycrsminpower2 */
#define HTPHY_bphycrsminpower2_bphycrsminpower4_SHIFT	0
#define HTPHY_bphycrsminpower2_bphycrsminpower4_MASK	(0xff << HTPHY_bphycrsminpower2_bphycrsminpower4_SHIFT)

/* Bits in HTPHY_cckshiftbitsRefVar */
#define HTPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT	0
#define HTPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_MASK	(0xffff << HTPHY_cckshiftbitsRefVar_cckshiftbitsRefVar_SHIFT)

/* Bits in HTPHY_overideDigiGain0 */
#define HTPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT	15
#define HTPHY_overideDigiGain0_ovrdgain_in_career_search_MASK	(0x1 << HTPHY_overideDigiGain0_ovrdgain_in_career_search_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT	12
#define HTPHY_overideDigiGain0_ovrdgainval_career_search_MASK	(0x7 << HTPHY_overideDigiGain0_ovrdgainval_career_search_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT	11
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_MASK	(0x1 << HTPHY_overideDigiGain0_ovrdgain_in_wait_for_nb_pwr_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT	8
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_MASK	(0x7 << HTPHY_overideDigiGain0_ovrdgainval_wait_for_nb_pwr_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT	7
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_MASK	(0x1 << HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w1_pwr_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT	4
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_MASK	(0x7 << HTPHY_overideDigiGain0_ovrdgainval_wait_for_w1_pwr_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT	3
#define HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_MASK	(0x1 << HTPHY_overideDigiGain0_ovrdgain_in_wait_for_w2_pwr_SHIFT)
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT	0
#define HTPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_MASK	(0x7 << HTPHY_overideDigiGain0_ovrdgainval_wait_for_w2_pwr_SHIFT)

/* Bits in HTPHY_overideDigiGain1 */
#define HTPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT	8
#define HTPHY_overideDigiGain1_cckdigigainEnCntValue_MASK	(0xff << HTPHY_overideDigiGain1_cckdigigainEnCntValue_SHIFT)
#define HTPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT	7
#define HTPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_MASK	(0x1 << HTPHY_overideDigiGain1_ovrdgain_in_dsss_cck_phy_SHIFT)
#define HTPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT	4
#define HTPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_MASK	(0x7 << HTPHY_overideDigiGain1_ovrdgainval_dsss_cck_phy_SHIFT)
#define HTPHY_overideDigiGain1_forcedigigainEnable_SHIFT	3
#define HTPHY_overideDigiGain1_forcedigigainEnable_MASK	(0x1 << HTPHY_overideDigiGain1_forcedigigainEnable_SHIFT)
#define HTPHY_overideDigiGain1_forcedigiGainValue_SHIFT	0
#define HTPHY_overideDigiGain1_forcedigiGainValue_MASK	(0x7 << HTPHY_overideDigiGain1_forcedigiGainValue_SHIFT)

/* Bits in HTPHY_DigiGainLimit0 */
#define HTPHY_DigiGainLimit0_minDigiGainShift_SHIFT	0
#define HTPHY_DigiGainLimit0_minDigiGainShift_MASK	(0x7 << HTPHY_DigiGainLimit0_minDigiGainShift_SHIFT)
#define HTPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT	4
#define HTPHY_DigiGainLimit0_minCckDigiGainShift_MASK	(0x7 << HTPHY_DigiGainLimit0_minCckDigiGainShift_SHIFT)
#define HTPHY_DigiGainLimit0_maxDigiGainShift_SHIFT	8
#define HTPHY_DigiGainLimit0_maxDigiGainShift_MASK	(0x7 << HTPHY_DigiGainLimit0_maxDigiGainShift_SHIFT)
#define HTPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT	12
#define HTPHY_DigiGainLimit0_maxCckDigiGainShift_MASK	(0x7 << HTPHY_DigiGainLimit0_maxCckDigiGainShift_SHIFT)

/* Bits in HTPHY_bphyaciThresh0 */
#define HTPHY_bphyaciThresh0_bphyaciThresh0_SHIFT	0
#define HTPHY_bphyaciThresh0_bphyaciThresh0_MASK	(0x1fff << HTPHY_bphyaciThresh0_bphyaciThresh0_SHIFT)

/* Bits in HTPHY_bphyaciThresh1 */
#define HTPHY_bphyaciThresh1_bphyaciThresh1_SHIFT	0
#define HTPHY_bphyaciThresh1_bphyaciThresh1_MASK	(0x1fff << HTPHY_bphyaciThresh1_bphyaciThresh1_SHIFT)

/* Bits in HTPHY_bphyaciThresh2 */
#define HTPHY_bphyaciThresh2_bphyaciThresh2_SHIFT	0
#define HTPHY_bphyaciThresh2_bphyaciThresh2_MASK	(0x1fff << HTPHY_bphyaciThresh2_bphyaciThresh2_SHIFT)

/* Bits in HTPHY_bphyaciThresh3 */
#define HTPHY_bphyaciThresh3_bphyaciThresh3_SHIFT	0
#define HTPHY_bphyaciThresh3_bphyaciThresh3_MASK	(0x1fff << HTPHY_bphyaciThresh3_bphyaciThresh3_SHIFT)

/* Bits in HTPHY_bphyaciPwrThresh0 */
#define HTPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT	0
#define HTPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_MASK	(0x1fff << HTPHY_bphyaciPwrThresh0_bphyaciPwrThresh0_SHIFT)

/* Bits in HTPHY_bphyaciPwrThresh1 */
#define HTPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT	0
#define HTPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_MASK	(0x1fff << HTPHY_bphyaciPwrThresh1_bphyaciPwrThresh1_SHIFT)

/* Bits in HTPHY_bphyaciPwrThresh2 */
#define HTPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT	0
#define HTPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_MASK	(0x1fff << HTPHY_bphyaciPwrThresh2_bphyaciPwrThresh2_SHIFT)

/* Bits in HTPHY_NormVarHystTh */
#define HTPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT	12
#define HTPHY_NormVarHystTh_bphy_cd_highpowant_en_MASK	(0x1 << HTPHY_NormVarHystTh_bphy_cd_highpowant_en_SHIFT)
#define HTPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT	6
#define HTPHY_NormVarHystTh_ofdm_norm_var_hyst_th_MASK	(0x3f << HTPHY_NormVarHystTh_ofdm_norm_var_hyst_th_SHIFT)
#define HTPHY_NormVarHystTh_norm_var_hyst_th_SHIFT	0
#define HTPHY_NormVarHystTh_norm_var_hyst_th_MASK	(0x3f << HTPHY_NormVarHystTh_norm_var_hyst_th_SHIFT)

/* Bits in HTPHY_BrdSel_NormVarHystTh */
#define HTPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT	0
#define HTPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_MASK	(0x3f << HTPHY_BrdSel_NormVarHystTh_dsss_cck_brdsel_nvar_hyst_th_SHIFT)
#define HTPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT	8
#define HTPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_MASK	(0x3f << HTPHY_BrdSel_NormVarHystTh_ofdm_brdsel_nvar_hyst_th_SHIFT)

/* Bits in HTPHY_RfseqMode */
#define HTPHY_RfseqMode_CoreActv_override_SHIFT	0
#define HTPHY_RfseqMode_CoreActv_override_MASK	(0x1 << HTPHY_RfseqMode_CoreActv_override_SHIFT)
#define HTPHY_RfseqMode_Trigger_override_SHIFT	1
#define HTPHY_RfseqMode_Trigger_override_MASK	(0x1 << HTPHY_RfseqMode_Trigger_override_SHIFT)

/* Bits in HTPHY_RfseqCoreActv2059 */
#define HTPHY_RfseqCoreActv2059_EnTx_SHIFT	0
#define HTPHY_RfseqCoreActv2059_EnTx_MASK	(0x7 << HTPHY_RfseqCoreActv2059_EnTx_SHIFT)
#define HTPHY_RfseqCoreActv2059_EnRx_SHIFT	4
#define HTPHY_RfseqCoreActv2059_EnRx_MASK	(0x7 << HTPHY_RfseqCoreActv2059_EnRx_SHIFT)
#define HTPHY_RfseqCoreActv2059_DisTx_SHIFT	8
#define HTPHY_RfseqCoreActv2059_DisTx_MASK	(0x7 << HTPHY_RfseqCoreActv2059_DisTx_SHIFT)
#define HTPHY_RfseqCoreActv2059_DisRx_SHIFT	12
#define HTPHY_RfseqCoreActv2059_DisRx_MASK	(0x7 << HTPHY_RfseqCoreActv2059_DisRx_SHIFT)

/* Bits in HTPHY_RfseqTrigger */
#define HTPHY_RfseqTrigger_rx2tx_SHIFT	0
#define HTPHY_RfseqTrigger_rx2tx_MASK	(0x1 << HTPHY_RfseqTrigger_rx2tx_SHIFT)
#define HTPHY_RfseqTrigger_tx2rx_SHIFT	1
#define HTPHY_RfseqTrigger_tx2rx_MASK	(0x1 << HTPHY_RfseqTrigger_tx2rx_SHIFT)
#define HTPHY_RfseqTrigger_updategainh_SHIFT	2
#define HTPHY_RfseqTrigger_updategainh_MASK	(0x1 << HTPHY_RfseqTrigger_updategainh_SHIFT)
#define HTPHY_RfseqTrigger_updategainl_SHIFT	3
#define HTPHY_RfseqTrigger_updategainl_MASK	(0x1 << HTPHY_RfseqTrigger_updategainl_SHIFT)
#define HTPHY_RfseqTrigger_updategainu_SHIFT	4
#define HTPHY_RfseqTrigger_updategainu_MASK	(0x1 << HTPHY_RfseqTrigger_updategainu_SHIFT)
#define HTPHY_RfseqTrigger_reset2rx_SHIFT	5
#define HTPHY_RfseqTrigger_reset2rx_MASK	(0x1 << HTPHY_RfseqTrigger_reset2rx_SHIFT)

/* Bits in HTPHY_RfseqStatus0 */
#define HTPHY_RfseqStatus0_rx2tx_SHIFT	0
#define HTPHY_RfseqStatus0_rx2tx_MASK	(0x1 << HTPHY_RfseqStatus0_rx2tx_SHIFT)
#define HTPHY_RfseqStatus0_tx2rx_SHIFT	1
#define HTPHY_RfseqStatus0_tx2rx_MASK	(0x1 << HTPHY_RfseqStatus0_tx2rx_SHIFT)
#define HTPHY_RfseqStatus0_updategainh_SHIFT	2
#define HTPHY_RfseqStatus0_updategainh_MASK	(0x1 << HTPHY_RfseqStatus0_updategainh_SHIFT)
#define HTPHY_RfseqStatus0_updategainl_SHIFT	3
#define HTPHY_RfseqStatus0_updategainl_MASK	(0x1 << HTPHY_RfseqStatus0_updategainl_SHIFT)
#define HTPHY_RfseqStatus0_updategainu_SHIFT	4
#define HTPHY_RfseqStatus0_updategainu_MASK	(0x1 << HTPHY_RfseqStatus0_updategainu_SHIFT)
#define HTPHY_RfseqStatus0_reset2rx_SHIFT	5
#define HTPHY_RfseqStatus0_reset2rx_MASK	(0x1 << HTPHY_RfseqStatus0_reset2rx_SHIFT)
#define HTPHY_RfseqStatus0_rx2tx_1_SHIFT	8
#define HTPHY_RfseqStatus0_rx2tx_1_MASK	(0x1 << HTPHY_RfseqStatus0_rx2tx_1_SHIFT)
#define HTPHY_RfseqStatus0_tx2rx_1_SHIFT	9
#define HTPHY_RfseqStatus0_tx2rx_1_MASK	(0x1 << HTPHY_RfseqStatus0_tx2rx_1_SHIFT)
#define HTPHY_RfseqStatus0_updategainh_1_SHIFT	10
#define HTPHY_RfseqStatus0_updategainh_1_MASK	(0x1 << HTPHY_RfseqStatus0_updategainh_1_SHIFT)
#define HTPHY_RfseqStatus0_updategainl_1_SHIFT	11
#define HTPHY_RfseqStatus0_updategainl_1_MASK	(0x1 << HTPHY_RfseqStatus0_updategainl_1_SHIFT)
#define HTPHY_RfseqStatus0_updategainu_1_SHIFT	12
#define HTPHY_RfseqStatus0_updategainu_1_MASK	(0x1 << HTPHY_RfseqStatus0_updategainu_1_SHIFT)
#define HTPHY_RfseqStatus0_reset2rx_1_SHIFT	13
#define HTPHY_RfseqStatus0_reset2rx_1_MASK	(0x1 << HTPHY_RfseqStatus0_reset2rx_1_SHIFT)

/* Bits in HTPHY_RfseqStatus1 */
#define HTPHY_RfseqStatus1_rx2tx_2_SHIFT	0
#define HTPHY_RfseqStatus1_rx2tx_2_MASK	(0x1 << HTPHY_RfseqStatus1_rx2tx_2_SHIFT)
#define HTPHY_RfseqStatus1_tx2rx_2_SHIFT	1
#define HTPHY_RfseqStatus1_tx2rx_2_MASK	(0x1 << HTPHY_RfseqStatus1_tx2rx_2_SHIFT)
#define HTPHY_RfseqStatus1_updategainh_2_SHIFT	2
#define HTPHY_RfseqStatus1_updategainh_2_MASK	(0x1 << HTPHY_RfseqStatus1_updategainh_2_SHIFT)
#define HTPHY_RfseqStatus1_updategainl_2_SHIFT	3
#define HTPHY_RfseqStatus1_updategainl_2_MASK	(0x1 << HTPHY_RfseqStatus1_updategainl_2_SHIFT)
#define HTPHY_RfseqStatus1_updategainu_2_SHIFT	4
#define HTPHY_RfseqStatus1_updategainu_2_MASK	(0x1 << HTPHY_RfseqStatus1_updategainu_2_SHIFT)
#define HTPHY_RfseqStatus1_reset2rx_2_SHIFT	5
#define HTPHY_RfseqStatus1_reset2rx_2_MASK	(0x1 << HTPHY_RfseqStatus1_reset2rx_2_SHIFT)

/* Bits in HTPHY_PhyStreamDisable */
#define HTPHY_PhyStreamDisable_PhyStreamDisable_SHIFT	0
#define HTPHY_PhyStreamDisable_PhyStreamDisable_MASK	(0x7 << HTPHY_PhyStreamDisable_PhyStreamDisable_SHIFT)

/* Bits in HTPHY_AntSelConfig2059 */
#define HTPHY_AntSelConfig2059_AntCfg_Override_SHIFT	12
#define HTPHY_AntSelConfig2059_AntCfg_Override_MASK	(0xf << HTPHY_AntSelConfig2059_AntCfg_Override_SHIFT)
#define HTPHY_AntSelConfig2059_SamplePlay_TxAntConfig_SHIFT	8
#define HTPHY_AntSelConfig2059_SamplePlay_TxAntConfig_MASK	(0xf << HTPHY_AntSelConfig2059_SamplePlay_TxAntConfig_SHIFT)
#define HTPHY_AntSelConfig2059_MAC_RxAntConfig_SHIFT	4
#define HTPHY_AntSelConfig2059_MAC_RxAntConfig_MASK	(0xf << HTPHY_AntSelConfig2059_MAC_RxAntConfig_SHIFT)
#define HTPHY_AntSelConfig2059_AntCfg_OverrideEn_SHIFT	3
#define HTPHY_AntSelConfig2059_AntCfg_OverrideEn_MASK	(0x1 << HTPHY_AntSelConfig2059_AntCfg_OverrideEn_SHIFT)
#define HTPHY_AntSelConfig2059_TxAntSel_SrcSelect_SHIFT	2
#define HTPHY_AntSelConfig2059_TxAntSel_SrcSelect_MASK	(0x1 << HTPHY_AntSelConfig2059_TxAntSel_SrcSelect_SHIFT)
#define HTPHY_AntSelConfig2059_RxAntSel_SrcSelect_SHIFT	1
#define HTPHY_AntSelConfig2059_RxAntSel_SrcSelect_MASK	(0x1 << HTPHY_AntSelConfig2059_RxAntSel_SrcSelect_SHIFT)
#define HTPHY_AntSelConfig2059_Trigger_SHIFT	0
#define HTPHY_AntSelConfig2059_Trigger_MASK	(0x1 << HTPHY_AntSelConfig2059_Trigger_SHIFT)

/* Bits in HTPHY_AntDivConfig2059 */
#define HTPHY_AntDivConfig2059_bphy_core_div_SHIFT	8
#define HTPHY_AntDivConfig2059_bphy_core_div_MASK	(0x1 << HTPHY_AntDivConfig2059_bphy_core_div_SHIFT)
#define HTPHY_AntDivConfig2059_board_switch_div2_SHIFT	6
#define HTPHY_AntDivConfig2059_board_switch_div2_MASK	(0x1 << HTPHY_AntDivConfig2059_board_switch_div2_SHIFT)
#define HTPHY_AntDivConfig2059_board_switch_div1_SHIFT	5
#define HTPHY_AntDivConfig2059_board_switch_div1_MASK	(0x1 << HTPHY_AntDivConfig2059_board_switch_div1_SHIFT)
#define HTPHY_AntDivConfig2059_board_switch_div0_SHIFT	4
#define HTPHY_AntDivConfig2059_board_switch_div0_MASK	(0x1 << HTPHY_AntDivConfig2059_board_switch_div0_SHIFT)
#define HTPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT	2
#define HTPHY_AntDivConfig2059_CoreStartAntPos2_MASK	(0x1 << HTPHY_AntDivConfig2059_CoreStartAntPos2_SHIFT)
#define HTPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT	1
#define HTPHY_AntDivConfig2059_CoreStartAntPos1_MASK	(0x1 << HTPHY_AntDivConfig2059_CoreStartAntPos1_SHIFT)
#define HTPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT	0
#define HTPHY_AntDivConfig2059_CoreStartAntPos0_MASK	(0x1 << HTPHY_AntDivConfig2059_CoreStartAntPos0_SHIFT)

/* Bits in HTPHY_RfctrlCmd */
#define HTPHY_RfctrlCmd_por_force_SHIFT	0
#define HTPHY_RfctrlCmd_por_force_MASK	(0x1 << HTPHY_RfctrlCmd_por_force_SHIFT)
#define HTPHY_RfctrlCmd_chip_pu_SHIFT	1
#define HTPHY_RfctrlCmd_chip_pu_MASK	(0x1 << HTPHY_RfctrlCmd_chip_pu_SHIFT)

/* Bits in HTPHY_RfctrlAntSwLUTIdx */
#define HTPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT	8
#define HTPHY_RfctrlAntSwLUTIdx_AntConfig_MASK	(0xf << HTPHY_RfctrlAntSwLUTIdx_AntConfig_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT	5
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core2_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_RX_sw_core2_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT	4
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core2_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_TX_sw_core2_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT	3
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core1_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_RX_sw_core1_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT	2
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core1_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_TX_sw_core1_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT	1
#define HTPHY_RfctrlAntSwLUTIdx_RX_sw_core0_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_RX_sw_core0_SHIFT)
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT	0
#define HTPHY_RfctrlAntSwLUTIdx_TX_sw_core0_MASK	(0x1 << HTPHY_RfctrlAntSwLUTIdx_TX_sw_core0_SHIFT)

/* Bits in HTPHY_BT_SwControl */
#define HTPHY_BT_SwControl_bt_en_SHIFT	0
#define HTPHY_BT_SwControl_bt_en_MASK	(0x1 << HTPHY_BT_SwControl_bt_en_SHIFT)
#define HTPHY_BT_SwControl_bt_en_ovrd_SHIFT	1
#define HTPHY_BT_SwControl_bt_en_ovrd_MASK	(0x1 << HTPHY_BT_SwControl_bt_en_ovrd_SHIFT)
#define HTPHY_BT_SwControl_bt_en_lut0_SHIFT	4
#define HTPHY_BT_SwControl_bt_en_lut0_MASK	(0x3 << HTPHY_BT_SwControl_bt_en_lut0_SHIFT)
#define HTPHY_BT_SwControl_bt_en_lut1_SHIFT	6
#define HTPHY_BT_SwControl_bt_en_lut1_MASK	(0x3 << HTPHY_BT_SwControl_bt_en_lut1_SHIFT)

/* Bits in HTPHY_Rfctrlcore0LUTLna */
#define HTPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT	0
#define HTPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_MASK	(0xffff << HTPHY_Rfctrlcore0LUTLna_Rfctrlcore0LUTLna_SHIFT)

/* Bits in HTPHY_Rfctrlcore1LUTLna */
#define HTPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT	0
#define HTPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_MASK	(0xffff << HTPHY_Rfctrlcore1LUTLna_Rfctrlcore1LUTLna_SHIFT)

/* Bits in HTPHY_Rfctrlcore2LUTLna */
#define HTPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT	0
#define HTPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_MASK	(0xffff << HTPHY_Rfctrlcore2LUTLna_Rfctrlcore2LUTLna_SHIFT)

/* Bits in HTPHY_Rfctrlcore0LUTPa */
#define HTPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT	0
#define HTPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_MASK	(0xffff << HTPHY_Rfctrlcore0LUTPa_Rfctrlcore0LUTPa_SHIFT)

/* Bits in HTPHY_Rfctrlcore1LUTPa */
#define HTPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT	0
#define HTPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_MASK	(0xffff << HTPHY_Rfctrlcore1LUTPa_Rfctrlcore1LUTPa_SHIFT)

/* Bits in HTPHY_Rfctrlcore2LUTPa */
#define HTPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT	0
#define HTPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_MASK	(0xffff << HTPHY_Rfctrlcore2LUTPa_Rfctrlcore2LUTPa_SHIFT)

/* Bits in HTPHY_Rfctrl_2Gx5G */
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT	0
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core0_SHIFT)
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT	1
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core1_SHIFT)
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT	2
#define HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_ExtLna_core2_SHIFT)
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT	4
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core0_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_PA_core0_SHIFT)
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT	5
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core1_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_PA_core1_SHIFT)
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT	6
#define HTPHY_Rfctrl_2Gx5G_Dup_PA_core2_MASK	(0x1 << HTPHY_Rfctrl_2Gx5G_Dup_PA_core2_SHIFT)

/* Bits in HTPHY_Rfctrlcore0gpio0 */
#define HTPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT	0
#define HTPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_MASK	(0xffff << HTPHY_Rfctrlcore0gpio0_Rfctrlcore0gpio0_SHIFT)

/* Bits in HTPHY_Rfctrlcore0gpio1 */
#define HTPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT	0
#define HTPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_MASK	(0xffff << HTPHY_Rfctrlcore0gpio1_Rfctrlcore0gpio1_SHIFT)

/* Bits in HTPHY_Rfctrlcore0gpio2 */
#define HTPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT	0
#define HTPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_MASK	(0xffff << HTPHY_Rfctrlcore0gpio2_Rfctrlcore0gpio2_SHIFT)

/* Bits in HTPHY_Rfctrlcore0gpio3 */
#define HTPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT	0
#define HTPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_MASK	(0xffff << HTPHY_Rfctrlcore0gpio3_Rfctrlcore0gpio3_SHIFT)

/* Bits in HTPHY_Rfctrlcore1gpio0 */
#define HTPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT	0
#define HTPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_MASK	(0xffff << HTPHY_Rfctrlcore1gpio0_Rfctrlcore1gpio0_SHIFT)

/* Bits in HTPHY_Rfctrlcore1gpio1 */
#define HTPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT	0
#define HTPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_MASK	(0xffff << HTPHY_Rfctrlcore1gpio1_Rfctrlcore1gpio1_SHIFT)

/* Bits in HTPHY_Rfctrlcore1gpio2 */
#define HTPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT	0
#define HTPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_MASK	(0xffff << HTPHY_Rfctrlcore1gpio2_Rfctrlcore1gpio2_SHIFT)

/* Bits in HTPHY_Rfctrlcore1gpio3 */
#define HTPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT	0
#define HTPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_MASK	(0xffff << HTPHY_Rfctrlcore1gpio3_Rfctrlcore1gpio3_SHIFT)

/* Bits in HTPHY_Rfctrlcore2gpio0 */
#define HTPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT	0
#define HTPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_MASK	(0xffff << HTPHY_Rfctrlcore2gpio0_Rfctrlcore2gpio0_SHIFT)

/* Bits in HTPHY_Rfctrlcore2gpio1 */
#define HTPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT	0
#define HTPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_MASK	(0xffff << HTPHY_Rfctrlcore2gpio1_Rfctrlcore2gpio1_SHIFT)

/* Bits in HTPHY_Rfctrlcore2gpio2 */
#define HTPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT	0
#define HTPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_MASK	(0xffff << HTPHY_Rfctrlcore2gpio2_Rfctrlcore2gpio2_SHIFT)

/* Bits in HTPHY_Rfctrlcore2gpio3 */
#define HTPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT	0
#define HTPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_MASK	(0xffff << HTPHY_Rfctrlcore2gpio3_Rfctrlcore2gpio3_SHIFT)

/* Bits in HTPHY_RfctrlOverride0 */
#define HTPHY_RfctrlOverride0_tx_pu_SHIFT	0
#define HTPHY_RfctrlOverride0_tx_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_tx_pu_SHIFT)
#define HTPHY_RfctrlOverride0_intpa_pu_SHIFT	1
#define HTPHY_RfctrlOverride0_intpa_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_intpa_pu_SHIFT)
#define HTPHY_RfctrlOverride0_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlOverride0_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride0_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride0_rxif_pu_SHIFT	5
#define HTPHY_RfctrlOverride0_rxif_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_rxif_pu_SHIFT)
#define HTPHY_RfctrlOverride0_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlOverride0_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_rxmx_pu_SHIFT)
#define HTPHY_RfctrlOverride0_lna2_pu_SHIFT	7
#define HTPHY_RfctrlOverride0_lna2_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_lna2_pu_SHIFT)
#define HTPHY_RfctrlOverride0_lna1_pu_SHIFT	8
#define HTPHY_RfctrlOverride0_lna1_pu_MASK	(0x1 << HTPHY_RfctrlOverride0_lna1_pu_SHIFT)
#define HTPHY_RfctrlOverride0_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlOverride0_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride0_rx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride0_txgain_SHIFT	10
#define HTPHY_RfctrlOverride0_txgain_MASK	(0x1 << HTPHY_RfctrlOverride0_txgain_SHIFT)
#define HTPHY_RfctrlOverride0_rxgain_SHIFT	11
#define HTPHY_RfctrlOverride0_rxgain_MASK	(0x1 << HTPHY_RfctrlOverride0_rxgain_SHIFT)
#define HTPHY_RfctrlOverride0_lpf_gain_biq0_SHIFT	12
#define HTPHY_RfctrlOverride0_lpf_gain_biq0_MASK	(0x1 << HTPHY_RfctrlOverride0_lpf_gain_biq0_SHIFT)
#define HTPHY_RfctrlOverride0_lpf_gain_biq1_SHIFT	13
#define HTPHY_RfctrlOverride0_lpf_gain_biq1_MASK	(0x1 << HTPHY_RfctrlOverride0_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlOverrideAux0 */
#define HTPHY_RfctrlOverrideAux0_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlOverrideAux0_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux0_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux0_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlOverrideAux0_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux0_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux0_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlOverrideAux0_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux0_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux0_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlOverrideAux0_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux0_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux0_rssi_ctrl_SHIFT	4
#define HTPHY_RfctrlOverrideAux0_rssi_ctrl_MASK	(0x1 << HTPHY_RfctrlOverrideAux0_rssi_ctrl_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfCT0 */
#define HTPHY_RfctrlOverrideLpfCT0_lpf_q_SHIFT	0
#define HTPHY_RfctrlOverrideLpfCT0_lpf_q_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_q_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlOverrideLpfCT0_lpf_hpc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_hpc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_bw_ctl_SHIFT	2
#define HTPHY_RfctrlOverrideLpfCT0_lpf_bw_ctl_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dacbuf_SHIFT	3
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dc_SHIFT	4
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_rx_SHIFT	5
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_tx_SHIFT	6
#define HTPHY_RfctrlOverrideLpfCT0_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_lpf_sel_txrx_SHIFT	7
#define HTPHY_RfctrlOverrideLpfCT0_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_lpf_sel_txrx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_en_SHIFT	8
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_scap_SHIFT	9
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_scap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_bcap_SHIFT	10
#define HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_bcap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT0_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfPU0 */
#define HTPHY_RfctrlOverrideLpfPU0_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlOverrideLpfPU0_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU0_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU0_lpf_pu_SHIFT	1
#define HTPHY_RfctrlOverrideLpfPU0_lpf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU0_lpf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU0_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlOverrideLpfPU0_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU0_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU0_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlOverrideLpfPU0_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU0_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU0_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlOverrideLpfPU0_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU0_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCorePU0 */
#define HTPHY_RfctrlCorePU0_tx_pu_SHIFT	0
#define HTPHY_RfctrlCorePU0_tx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_tx_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_intpa_pu_SHIFT	1
#define HTPHY_RfctrlCorePU0_intpa_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_intpa_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlCorePU0_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU0_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlCorePU0_rxif_pu_SHIFT	5
#define HTPHY_RfctrlCorePU0_rxif_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_rxif_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlCorePU0_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_rxmx_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_lna2_pu_SHIFT	7
#define HTPHY_RfctrlCorePU0_lna2_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_lna2_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_lna1_pu_SHIFT	8
#define HTPHY_RfctrlCorePU0_lna1_pu_MASK	(0x1 << HTPHY_RfctrlCorePU0_lna1_pu_SHIFT)
#define HTPHY_RfctrlCorePU0_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlCorePU0_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU0_rx_bias_reset_SHIFT)

/* Bits in HTPHY_RfctrlRXGAIN0 */
#define HTPHY_RfctrlRXGAIN0_rxgain_lna1_SHIFT	0
#define HTPHY_RfctrlRXGAIN0_rxgain_lna1_MASK	(0x3 << HTPHY_RfctrlRXGAIN0_rxgain_lna1_SHIFT)
#define HTPHY_RfctrlRXGAIN0_rxgain_lna2_SHIFT	2
#define HTPHY_RfctrlRXGAIN0_rxgain_lna2_MASK	(0x3 << HTPHY_RfctrlRXGAIN0_rxgain_lna2_SHIFT)
#define HTPHY_RfctrlRXGAIN0_rxgain_mixtia_SHIFT	4
#define HTPHY_RfctrlRXGAIN0_rxgain_mixtia_MASK	(0xf << HTPHY_RfctrlRXGAIN0_rxgain_mixtia_SHIFT)
#define HTPHY_RfctrlRXGAIN0_rxgain_dvga_SHIFT	8
#define HTPHY_RfctrlRXGAIN0_rxgain_dvga_MASK	(0xf << HTPHY_RfctrlRXGAIN0_rxgain_dvga_SHIFT)

/* Bits in HTPHY_RfctrlTXGAIN0 */
#define HTPHY_RfctrlTXGAIN0_txgain_int_pa_SHIFT	0
#define HTPHY_RfctrlTXGAIN0_txgain_int_pa_MASK	(0x7 << HTPHY_RfctrlTXGAIN0_txgain_int_pa_SHIFT)
#define HTPHY_RfctrlTXGAIN0_txgain_rf_pad_SHIFT	3
#define HTPHY_RfctrlTXGAIN0_txgain_rf_pad_MASK	(0x1f << HTPHY_RfctrlTXGAIN0_txgain_rf_pad_SHIFT)
#define HTPHY_RfctrlTXGAIN0_txgain_rf_pga_SHIFT	8
#define HTPHY_RfctrlTXGAIN0_txgain_rf_pga_MASK	(0xf << HTPHY_RfctrlTXGAIN0_txgain_rf_pga_SHIFT)
#define HTPHY_RfctrlTXGAIN0_txgain_tx_gm_SHIFT	12
#define HTPHY_RfctrlTXGAIN0_txgain_tx_gm_MASK	(0x7 << HTPHY_RfctrlTXGAIN0_txgain_tx_gm_SHIFT)

/* Bits in HTPHY_Rfctrl_lpf_gain0 */
#define HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq0_SHIFT	0
#define HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq0_MASK	(0xf << HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq0_SHIFT)
#define HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq1_SHIFT	4
#define HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq1_MASK	(0xf << HTPHY_Rfctrl_lpf_gain0_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlCoreAux0 */
#define HTPHY_RfctrlCoreAux0_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlCoreAux0_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlCoreAux0_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlCoreAux0_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlCoreAux0_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_wb1a_sel_SHIFT	4
#define HTPHY_RfctrlCoreAux0_rssi_wb1a_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb1a_sel_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_wb1g_sel_SHIFT	5
#define HTPHY_RfctrlCoreAux0_rssi_wb1g_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb1g_sel_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_wb2_sel_SHIFT	6
#define HTPHY_RfctrlCoreAux0_rssi_wb2_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_wb2_sel_SHIFT)
#define HTPHY_RfctrlCoreAux0_rssi_nb_sel_SHIFT	7
#define HTPHY_RfctrlCoreAux0_rssi_nb_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux0_rssi_nb_sel_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfCT0 */
#define HTPHY_RfctrlCoreLpfCT0_lpf_q_SHIFT	0
#define HTPHY_RfctrlCoreLpfCT0_lpf_q_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_q_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlCoreLpfCT0_lpf_hpc_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT0_lpf_hpc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_bw_ctl_SHIFT	4
#define HTPHY_RfctrlCoreLpfCT0_lpf_bw_ctl_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT0_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_dacbuf_SHIFT	7
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_dc_SHIFT	8
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_rx_SHIFT	9
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_tx_SHIFT	10
#define HTPHY_RfctrlCoreLpfCT0_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT0_lpf_sel_txrx_SHIFT	11
#define HTPHY_RfctrlCoreLpfCT0_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT0_lpf_sel_txrx_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfPU0 */
#define HTPHY_RfctrlCoreLpfPU0_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlCoreLpfPU0_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU0_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU0_lpf_pu_SHIFT	1
#define HTPHY_RfctrlCoreLpfPU0_lpf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU0_lpf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU0_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlCoreLpfPU0_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU0_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU0_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlCoreLpfPU0_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU0_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU0_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlCoreLpfPU0_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU0_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCoreRCCAL0 */
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_en_SHIFT	0
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_scap_SHIFT	1
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_scap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_bcap_SHIFT	6
#define HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_bcap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL0_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlIntc0 */
#define HTPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT	0
#define HTPHY_RfctrlIntc0_ext_lna_5g_pu_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_lna_5g_pu_SHIFT)
#define HTPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT	1
#define HTPHY_RfctrlIntc0_ext_lna_5g_gain_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_lna_5g_gain_SHIFT)
#define HTPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT	2
#define HTPHY_RfctrlIntc0_ext_lna_2g_pu_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_lna_2g_pu_SHIFT)
#define HTPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT	3
#define HTPHY_RfctrlIntc0_ext_lna_2g_gain_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_lna_2g_gain_SHIFT)
#define HTPHY_RfctrlIntc0_ext_2g_papu_SHIFT	4
#define HTPHY_RfctrlIntc0_ext_2g_papu_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_2g_papu_SHIFT)
#define HTPHY_RfctrlIntc0_ext_5g_papu_SHIFT	5
#define HTPHY_RfctrlIntc0_ext_5g_papu_MASK	(0x1 << HTPHY_RfctrlIntc0_ext_5g_papu_SHIFT)
#define HTPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT	6
#define HTPHY_RfctrlIntc0_tr_sw_tx_pu_MASK	(0x1 << HTPHY_RfctrlIntc0_tr_sw_tx_pu_SHIFT)
#define HTPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT	7
#define HTPHY_RfctrlIntc0_tr_sw_rx_pu_MASK	(0x1 << HTPHY_RfctrlIntc0_tr_sw_rx_pu_SHIFT)
#define HTPHY_RfctrlIntc0_override_tr_sw_SHIFT	10
#define HTPHY_RfctrlIntc0_override_tr_sw_MASK	(0x1 << HTPHY_RfctrlIntc0_override_tr_sw_SHIFT)
#define HTPHY_RfctrlIntc0_override_ext_lna_SHIFT	11
#define HTPHY_RfctrlIntc0_override_ext_lna_MASK	(0x1 << HTPHY_RfctrlIntc0_override_ext_lna_SHIFT)
#define HTPHY_RfctrlIntc0_override_ext_pa_SHIFT	12
#define HTPHY_RfctrlIntc0_override_ext_pa_MASK	(0x1 << HTPHY_RfctrlIntc0_override_ext_pa_SHIFT)

/* Bits in HTPHY_RfctrlOverride1 */
#define HTPHY_RfctrlOverride1_tx_pu_SHIFT	0
#define HTPHY_RfctrlOverride1_tx_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_tx_pu_SHIFT)
#define HTPHY_RfctrlOverride1_intpa_pu_SHIFT	1
#define HTPHY_RfctrlOverride1_intpa_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_intpa_pu_SHIFT)
#define HTPHY_RfctrlOverride1_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlOverride1_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride1_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride1_rxif_pu_SHIFT	5
#define HTPHY_RfctrlOverride1_rxif_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_rxif_pu_SHIFT)
#define HTPHY_RfctrlOverride1_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlOverride1_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_rxmx_pu_SHIFT)
#define HTPHY_RfctrlOverride1_lna2_pu_SHIFT	7
#define HTPHY_RfctrlOverride1_lna2_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_lna2_pu_SHIFT)
#define HTPHY_RfctrlOverride1_lna1_pu_SHIFT	8
#define HTPHY_RfctrlOverride1_lna1_pu_MASK	(0x1 << HTPHY_RfctrlOverride1_lna1_pu_SHIFT)
#define HTPHY_RfctrlOverride1_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlOverride1_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride1_rx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride1_txgain_SHIFT	10
#define HTPHY_RfctrlOverride1_txgain_MASK	(0x1 << HTPHY_RfctrlOverride1_txgain_SHIFT)
#define HTPHY_RfctrlOverride1_rxgain_SHIFT	11
#define HTPHY_RfctrlOverride1_rxgain_MASK	(0x1 << HTPHY_RfctrlOverride1_rxgain_SHIFT)
#define HTPHY_RfctrlOverride1_lpf_gain_biq0_SHIFT	12
#define HTPHY_RfctrlOverride1_lpf_gain_biq0_MASK	(0x1 << HTPHY_RfctrlOverride1_lpf_gain_biq0_SHIFT)
#define HTPHY_RfctrlOverride1_lpf_gain_biq1_SHIFT	13
#define HTPHY_RfctrlOverride1_lpf_gain_biq1_MASK	(0x1 << HTPHY_RfctrlOverride1_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlOverrideAux1 */
#define HTPHY_RfctrlOverrideAux1_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlOverrideAux1_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux1_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux1_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlOverrideAux1_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux1_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux1_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlOverrideAux1_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux1_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux1_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlOverrideAux1_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux1_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux1_rssi_ctrl_SHIFT	4
#define HTPHY_RfctrlOverrideAux1_rssi_ctrl_MASK	(0x1 << HTPHY_RfctrlOverrideAux1_rssi_ctrl_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfCT1 */
#define HTPHY_RfctrlOverrideLpfCT1_lpf_q_SHIFT	0
#define HTPHY_RfctrlOverrideLpfCT1_lpf_q_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_q_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlOverrideLpfCT1_lpf_hpc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_hpc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_bw_ctl_SHIFT	2
#define HTPHY_RfctrlOverrideLpfCT1_lpf_bw_ctl_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dacbuf_SHIFT	3
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dc_SHIFT	4
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_rx_SHIFT	5
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_tx_SHIFT	6
#define HTPHY_RfctrlOverrideLpfCT1_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_lpf_sel_txrx_SHIFT	7
#define HTPHY_RfctrlOverrideLpfCT1_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_lpf_sel_txrx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_en_SHIFT	8
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_scap_SHIFT	9
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_scap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_bcap_SHIFT	10
#define HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_bcap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT1_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfPU1 */
#define HTPHY_RfctrlOverrideLpfPU1_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlOverrideLpfPU1_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU1_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU1_lpf_pu_SHIFT	1
#define HTPHY_RfctrlOverrideLpfPU1_lpf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU1_lpf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU1_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlOverrideLpfPU1_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU1_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU1_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlOverrideLpfPU1_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU1_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU1_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlOverrideLpfPU1_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU1_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCorePU1 */
#define HTPHY_RfctrlCorePU1_tx_pu_SHIFT	0
#define HTPHY_RfctrlCorePU1_tx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_tx_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_intpa_pu_SHIFT	1
#define HTPHY_RfctrlCorePU1_intpa_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_intpa_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlCorePU1_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU1_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlCorePU1_rxif_pu_SHIFT	5
#define HTPHY_RfctrlCorePU1_rxif_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_rxif_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlCorePU1_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_rxmx_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_lna2_pu_SHIFT	7
#define HTPHY_RfctrlCorePU1_lna2_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_lna2_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_lna1_pu_SHIFT	8
#define HTPHY_RfctrlCorePU1_lna1_pu_MASK	(0x1 << HTPHY_RfctrlCorePU1_lna1_pu_SHIFT)
#define HTPHY_RfctrlCorePU1_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlCorePU1_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU1_rx_bias_reset_SHIFT)

/* Bits in HTPHY_RfctrlRXGAIN1 */
#define HTPHY_RfctrlRXGAIN1_rxgain_lna1_SHIFT	0
#define HTPHY_RfctrlRXGAIN1_rxgain_lna1_MASK	(0x3 << HTPHY_RfctrlRXGAIN1_rxgain_lna1_SHIFT)
#define HTPHY_RfctrlRXGAIN1_rxgain_lna2_SHIFT	2
#define HTPHY_RfctrlRXGAIN1_rxgain_lna2_MASK	(0x3 << HTPHY_RfctrlRXGAIN1_rxgain_lna2_SHIFT)
#define HTPHY_RfctrlRXGAIN1_rxgain_mixtia_SHIFT	4
#define HTPHY_RfctrlRXGAIN1_rxgain_mixtia_MASK	(0xf << HTPHY_RfctrlRXGAIN1_rxgain_mixtia_SHIFT)
#define HTPHY_RfctrlRXGAIN1_rxgain_dvga_SHIFT	8
#define HTPHY_RfctrlRXGAIN1_rxgain_dvga_MASK	(0xf << HTPHY_RfctrlRXGAIN1_rxgain_dvga_SHIFT)

/* Bits in HTPHY_RfctrlTXGAIN1 */
#define HTPHY_RfctrlTXGAIN1_txgain_int_pa_SHIFT	0
#define HTPHY_RfctrlTXGAIN1_txgain_int_pa_MASK	(0x7 << HTPHY_RfctrlTXGAIN1_txgain_int_pa_SHIFT)
#define HTPHY_RfctrlTXGAIN1_txgain_rf_pad_SHIFT	3
#define HTPHY_RfctrlTXGAIN1_txgain_rf_pad_MASK	(0x1f << HTPHY_RfctrlTXGAIN1_txgain_rf_pad_SHIFT)
#define HTPHY_RfctrlTXGAIN1_txgain_rf_pga_SHIFT	8
#define HTPHY_RfctrlTXGAIN1_txgain_rf_pga_MASK	(0xf << HTPHY_RfctrlTXGAIN1_txgain_rf_pga_SHIFT)
#define HTPHY_RfctrlTXGAIN1_txgain_tx_gm_SHIFT	12
#define HTPHY_RfctrlTXGAIN1_txgain_tx_gm_MASK	(0x7 << HTPHY_RfctrlTXGAIN1_txgain_tx_gm_SHIFT)

/* Bits in HTPHY_Rfctrl_lpf_gain1 */
#define HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq0_SHIFT	0
#define HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq0_MASK	(0xf << HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq0_SHIFT)
#define HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq1_SHIFT	4
#define HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq1_MASK	(0xf << HTPHY_Rfctrl_lpf_gain1_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlCoreAux1 */
#define HTPHY_RfctrlCoreAux1_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlCoreAux1_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlCoreAux1_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlCoreAux1_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlCoreAux1_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_wb1a_sel_SHIFT	4
#define HTPHY_RfctrlCoreAux1_rssi_wb1a_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb1a_sel_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_wb1g_sel_SHIFT	5
#define HTPHY_RfctrlCoreAux1_rssi_wb1g_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb1g_sel_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_wb2_sel_SHIFT	6
#define HTPHY_RfctrlCoreAux1_rssi_wb2_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_wb2_sel_SHIFT)
#define HTPHY_RfctrlCoreAux1_rssi_nb_sel_SHIFT	7
#define HTPHY_RfctrlCoreAux1_rssi_nb_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux1_rssi_nb_sel_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfCT1 */
#define HTPHY_RfctrlCoreLpfCT1_lpf_q_SHIFT	0
#define HTPHY_RfctrlCoreLpfCT1_lpf_q_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_q_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlCoreLpfCT1_lpf_hpc_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT1_lpf_hpc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_bw_ctl_SHIFT	4
#define HTPHY_RfctrlCoreLpfCT1_lpf_bw_ctl_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT1_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_dacbuf_SHIFT	7
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_dc_SHIFT	8
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_rx_SHIFT	9
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_tx_SHIFT	10
#define HTPHY_RfctrlCoreLpfCT1_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT1_lpf_sel_txrx_SHIFT	11
#define HTPHY_RfctrlCoreLpfCT1_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT1_lpf_sel_txrx_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfPU1 */
#define HTPHY_RfctrlCoreLpfPU1_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlCoreLpfPU1_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU1_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU1_lpf_pu_SHIFT	1
#define HTPHY_RfctrlCoreLpfPU1_lpf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU1_lpf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU1_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlCoreLpfPU1_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU1_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU1_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlCoreLpfPU1_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU1_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU1_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlCoreLpfPU1_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU1_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCoreRCCAL1 */
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_en_SHIFT	0
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_scap_SHIFT	1
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_scap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_bcap_SHIFT	6
#define HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_bcap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL1_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlIntc1 */
#define HTPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT	0
#define HTPHY_RfctrlIntc1_ext_lna_5g_pu_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_lna_5g_pu_SHIFT)
#define HTPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT	1
#define HTPHY_RfctrlIntc1_ext_lna_5g_gain_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_lna_5g_gain_SHIFT)
#define HTPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT	2
#define HTPHY_RfctrlIntc1_ext_lna_2g_pu_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_lna_2g_pu_SHIFT)
#define HTPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT	3
#define HTPHY_RfctrlIntc1_ext_lna_2g_gain_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_lna_2g_gain_SHIFT)
#define HTPHY_RfctrlIntc1_ext_2g_papu_SHIFT	4
#define HTPHY_RfctrlIntc1_ext_2g_papu_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_2g_papu_SHIFT)
#define HTPHY_RfctrlIntc1_ext_5g_papu_SHIFT	5
#define HTPHY_RfctrlIntc1_ext_5g_papu_MASK	(0x1 << HTPHY_RfctrlIntc1_ext_5g_papu_SHIFT)
#define HTPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT	6
#define HTPHY_RfctrlIntc1_tr_sw_tx_pu_MASK	(0x1 << HTPHY_RfctrlIntc1_tr_sw_tx_pu_SHIFT)
#define HTPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT	7
#define HTPHY_RfctrlIntc1_tr_sw_rx_pu_MASK	(0x1 << HTPHY_RfctrlIntc1_tr_sw_rx_pu_SHIFT)
#define HTPHY_RfctrlIntc1_override_tr_sw_SHIFT	10
#define HTPHY_RfctrlIntc1_override_tr_sw_MASK	(0x1 << HTPHY_RfctrlIntc1_override_tr_sw_SHIFT)
#define HTPHY_RfctrlIntc1_override_ext_lna_SHIFT	11
#define HTPHY_RfctrlIntc1_override_ext_lna_MASK	(0x1 << HTPHY_RfctrlIntc1_override_ext_lna_SHIFT)
#define HTPHY_RfctrlIntc1_override_ext_pa_SHIFT	12
#define HTPHY_RfctrlIntc1_override_ext_pa_MASK	(0x1 << HTPHY_RfctrlIntc1_override_ext_pa_SHIFT)

/* Bits in HTPHY_RfctrlOverride2 */
#define HTPHY_RfctrlOverride2_tx_pu_SHIFT	0
#define HTPHY_RfctrlOverride2_tx_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_tx_pu_SHIFT)
#define HTPHY_RfctrlOverride2_intpa_pu_SHIFT	1
#define HTPHY_RfctrlOverride2_intpa_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_intpa_pu_SHIFT)
#define HTPHY_RfctrlOverride2_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlOverride2_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride2_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride2_rxif_pu_SHIFT	5
#define HTPHY_RfctrlOverride2_rxif_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_rxif_pu_SHIFT)
#define HTPHY_RfctrlOverride2_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlOverride2_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_rxmx_pu_SHIFT)
#define HTPHY_RfctrlOverride2_lna2_pu_SHIFT	7
#define HTPHY_RfctrlOverride2_lna2_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_lna2_pu_SHIFT)
#define HTPHY_RfctrlOverride2_lna1_pu_SHIFT	8
#define HTPHY_RfctrlOverride2_lna1_pu_MASK	(0x1 << HTPHY_RfctrlOverride2_lna1_pu_SHIFT)
#define HTPHY_RfctrlOverride2_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlOverride2_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlOverride2_rx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride2_txgain_SHIFT	10
#define HTPHY_RfctrlOverride2_txgain_MASK	(0x1 << HTPHY_RfctrlOverride2_txgain_SHIFT)
#define HTPHY_RfctrlOverride2_rxgain_SHIFT	11
#define HTPHY_RfctrlOverride2_rxgain_MASK	(0x1 << HTPHY_RfctrlOverride2_rxgain_SHIFT)
#define HTPHY_RfctrlOverride2_lpf_gain_biq0_SHIFT	12
#define HTPHY_RfctrlOverride2_lpf_gain_biq0_MASK	(0x1 << HTPHY_RfctrlOverride2_lpf_gain_biq0_SHIFT)
#define HTPHY_RfctrlOverride2_lpf_gain_biq1_SHIFT	13
#define HTPHY_RfctrlOverride2_lpf_gain_biq1_MASK	(0x1 << HTPHY_RfctrlOverride2_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlOverrideAux2 */
#define HTPHY_RfctrlOverrideAux2_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlOverrideAux2_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux2_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux2_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlOverrideAux2_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux2_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux2_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlOverrideAux2_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux2_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux2_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlOverrideAux2_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlOverrideAux2_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux2_rssi_ctrl_SHIFT	4
#define HTPHY_RfctrlOverrideAux2_rssi_ctrl_MASK	(0x1 << HTPHY_RfctrlOverrideAux2_rssi_ctrl_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfCT2 */
#define HTPHY_RfctrlOverrideLpfCT2_lpf_q_SHIFT	0
#define HTPHY_RfctrlOverrideLpfCT2_lpf_q_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_q_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlOverrideLpfCT2_lpf_hpc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_hpc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_bw_ctl_SHIFT	2
#define HTPHY_RfctrlOverrideLpfCT2_lpf_bw_ctl_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dacbuf_SHIFT	3
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dc_SHIFT	4
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_rx_SHIFT	5
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_tx_SHIFT	6
#define HTPHY_RfctrlOverrideLpfCT2_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_lpf_sel_txrx_SHIFT	7
#define HTPHY_RfctrlOverrideLpfCT2_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_lpf_sel_txrx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_en_SHIFT	8
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_scap_SHIFT	9
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_scap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_bcap_SHIFT	10
#define HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_bcap_MASK	(0x1 << HTPHY_RfctrlOverrideLpfCT2_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlOverrideLpfPU2 */
#define HTPHY_RfctrlOverrideLpfPU2_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlOverrideLpfPU2_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU2_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU2_lpf_pu_SHIFT	1
#define HTPHY_RfctrlOverrideLpfPU2_lpf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU2_lpf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU2_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlOverrideLpfPU2_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU2_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU2_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlOverrideLpfPU2_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU2_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU2_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlOverrideLpfPU2_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlOverrideLpfPU2_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCorePU2 */
#define HTPHY_RfctrlCorePU2_tx_pu_SHIFT	0
#define HTPHY_RfctrlCorePU2_tx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_tx_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_intpa_pu_SHIFT	1
#define HTPHY_RfctrlCorePU2_intpa_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_intpa_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_tx_bias_reset_SHIFT	2
#define HTPHY_RfctrlCorePU2_tx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU2_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlCorePU2_rxif_pu_SHIFT	5
#define HTPHY_RfctrlCorePU2_rxif_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_rxif_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_rxmx_pu_SHIFT	6
#define HTPHY_RfctrlCorePU2_rxmx_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_rxmx_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_lna2_pu_SHIFT	7
#define HTPHY_RfctrlCorePU2_lna2_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_lna2_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_lna1_pu_SHIFT	8
#define HTPHY_RfctrlCorePU2_lna1_pu_MASK	(0x1 << HTPHY_RfctrlCorePU2_lna1_pu_SHIFT)
#define HTPHY_RfctrlCorePU2_rx_bias_reset_SHIFT	9
#define HTPHY_RfctrlCorePU2_rx_bias_reset_MASK	(0x1 << HTPHY_RfctrlCorePU2_rx_bias_reset_SHIFT)

/* Bits in HTPHY_RfctrlRXGAIN2 */
#define HTPHY_RfctrlRXGAIN2_rxgain_lna1_SHIFT	0
#define HTPHY_RfctrlRXGAIN2_rxgain_lna1_MASK	(0x3 << HTPHY_RfctrlRXGAIN2_rxgain_lna1_SHIFT)
#define HTPHY_RfctrlRXGAIN2_rxgain_lna2_SHIFT	2
#define HTPHY_RfctrlRXGAIN2_rxgain_lna2_MASK	(0x3 << HTPHY_RfctrlRXGAIN2_rxgain_lna2_SHIFT)
#define HTPHY_RfctrlRXGAIN2_rxgain_mixtia_SHIFT	4
#define HTPHY_RfctrlRXGAIN2_rxgain_mixtia_MASK	(0xf << HTPHY_RfctrlRXGAIN2_rxgain_mixtia_SHIFT)
#define HTPHY_RfctrlRXGAIN2_rxgain_dvga_SHIFT	8
#define HTPHY_RfctrlRXGAIN2_rxgain_dvga_MASK	(0xf << HTPHY_RfctrlRXGAIN2_rxgain_dvga_SHIFT)

/* Bits in HTPHY_RfctrlTXGAIN2 */
#define HTPHY_RfctrlTXGAIN2_txgain_int_pa_SHIFT	0
#define HTPHY_RfctrlTXGAIN2_txgain_int_pa_MASK	(0x7 << HTPHY_RfctrlTXGAIN2_txgain_int_pa_SHIFT)
#define HTPHY_RfctrlTXGAIN2_txgain_rf_pad_SHIFT	3
#define HTPHY_RfctrlTXGAIN2_txgain_rf_pad_MASK	(0x1f << HTPHY_RfctrlTXGAIN2_txgain_rf_pad_SHIFT)
#define HTPHY_RfctrlTXGAIN2_txgain_rf_pga_SHIFT	8
#define HTPHY_RfctrlTXGAIN2_txgain_rf_pga_MASK	(0xf << HTPHY_RfctrlTXGAIN2_txgain_rf_pga_SHIFT)
#define HTPHY_RfctrlTXGAIN2_txgain_tx_gm_SHIFT	12
#define HTPHY_RfctrlTXGAIN2_txgain_tx_gm_MASK	(0x7 << HTPHY_RfctrlTXGAIN2_txgain_tx_gm_SHIFT)

/* Bits in HTPHY_Rfctrl_lpf_gain2 */
#define HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq0_SHIFT	0
#define HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq0_MASK	(0xf << HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq0_SHIFT)
#define HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq1_SHIFT	4
#define HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq1_MASK	(0xf << HTPHY_Rfctrl_lpf_gain2_lpf_gain_biq1_SHIFT)

/* Bits in HTPHY_RfctrlCoreAux2 */
#define HTPHY_RfctrlCoreAux2_rssi_wb1a_pu_SHIFT	0
#define HTPHY_RfctrlCoreAux2_rssi_wb1a_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_wb1g_pu_SHIFT	1
#define HTPHY_RfctrlCoreAux2_rssi_wb1g_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_wb2_pu_SHIFT	2
#define HTPHY_RfctrlCoreAux2_rssi_wb2_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_nb_pu_SHIFT	3
#define HTPHY_RfctrlCoreAux2_rssi_nb_pu_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_wb1a_sel_SHIFT	4
#define HTPHY_RfctrlCoreAux2_rssi_wb1a_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb1a_sel_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_wb1g_sel_SHIFT	5
#define HTPHY_RfctrlCoreAux2_rssi_wb1g_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb1g_sel_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_wb2_sel_SHIFT	6
#define HTPHY_RfctrlCoreAux2_rssi_wb2_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_wb2_sel_SHIFT)
#define HTPHY_RfctrlCoreAux2_rssi_nb_sel_SHIFT	7
#define HTPHY_RfctrlCoreAux2_rssi_nb_sel_MASK	(0x1 << HTPHY_RfctrlCoreAux2_rssi_nb_sel_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfCT2 */
#define HTPHY_RfctrlCoreLpfCT2_lpf_q_SHIFT	0
#define HTPHY_RfctrlCoreLpfCT2_lpf_q_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_q_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_hpc_SHIFT	1
#define HTPHY_RfctrlCoreLpfCT2_lpf_hpc_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT2_lpf_hpc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_bw_ctl_SHIFT	4
#define HTPHY_RfctrlCoreLpfCT2_lpf_bw_ctl_MASK	(0x7 << HTPHY_RfctrlCoreLpfCT2_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_dacbuf_SHIFT	7
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_dacbuf_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_dc_SHIFT	8
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_dc_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_rx_SHIFT	9
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_rx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_tx_SHIFT	10
#define HTPHY_RfctrlCoreLpfCT2_lpf_byp_tx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT2_lpf_sel_txrx_SHIFT	11
#define HTPHY_RfctrlCoreLpfCT2_lpf_sel_txrx_MASK	(0x1 << HTPHY_RfctrlCoreLpfCT2_lpf_sel_txrx_SHIFT)

/* Bits in HTPHY_RfctrlCoreLpfPU2 */
#define HTPHY_RfctrlCoreLpfPU2_dc_loop_pu_SHIFT	0
#define HTPHY_RfctrlCoreLpfPU2_dc_loop_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU2_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU2_lpf_pu_SHIFT	1
#define HTPHY_RfctrlCoreLpfPU2_lpf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU2_lpf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU2_lpf_tx_buf_pu_SHIFT	2
#define HTPHY_RfctrlCoreLpfPU2_lpf_tx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU2_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU2_lpf_rx_buf_pu_SHIFT	3
#define HTPHY_RfctrlCoreLpfPU2_lpf_rx_buf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU2_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU2_lpf_dacbuf_pu_SHIFT	4
#define HTPHY_RfctrlCoreLpfPU2_lpf_dacbuf_pu_MASK	(0x1 << HTPHY_RfctrlCoreLpfPU2_lpf_dacbuf_pu_SHIFT)

/* Bits in HTPHY_RfctrlCoreRCCAL2 */
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_en_SHIFT	0
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_scap_SHIFT	1
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_scap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_bcap_SHIFT	6
#define HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_bcap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL2_rc_cal_ovr_bcap_SHIFT)

/* Bits in HTPHY_RfctrlIntc2 */
#define HTPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT	0
#define HTPHY_RfctrlIntc2_ext_lna_5g_pu_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_lna_5g_pu_SHIFT)
#define HTPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT	1
#define HTPHY_RfctrlIntc2_ext_lna_5g_gain_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_lna_5g_gain_SHIFT)
#define HTPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT	2
#define HTPHY_RfctrlIntc2_ext_lna_2g_pu_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_lna_2g_pu_SHIFT)
#define HTPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT	3
#define HTPHY_RfctrlIntc2_ext_lna_2g_gain_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_lna_2g_gain_SHIFT)
#define HTPHY_RfctrlIntc2_ext_2g_papu_SHIFT	4
#define HTPHY_RfctrlIntc2_ext_2g_papu_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_2g_papu_SHIFT)
#define HTPHY_RfctrlIntc2_ext_5g_papu_SHIFT	5
#define HTPHY_RfctrlIntc2_ext_5g_papu_MASK	(0x1 << HTPHY_RfctrlIntc2_ext_5g_papu_SHIFT)
#define HTPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT	6
#define HTPHY_RfctrlIntc2_tr_sw_tx_pu_MASK	(0x1 << HTPHY_RfctrlIntc2_tr_sw_tx_pu_SHIFT)
#define HTPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT	7
#define HTPHY_RfctrlIntc2_tr_sw_rx_pu_MASK	(0x1 << HTPHY_RfctrlIntc2_tr_sw_rx_pu_SHIFT)
#define HTPHY_RfctrlIntc2_override_tr_sw_SHIFT	10
#define HTPHY_RfctrlIntc2_override_tr_sw_MASK	(0x1 << HTPHY_RfctrlIntc2_override_tr_sw_SHIFT)
#define HTPHY_RfctrlIntc2_override_ext_lna_SHIFT	11
#define HTPHY_RfctrlIntc2_override_ext_lna_MASK	(0x1 << HTPHY_RfctrlIntc2_override_ext_lna_SHIFT)
#define HTPHY_RfctrlIntc2_override_ext_pa_SHIFT	12
#define HTPHY_RfctrlIntc2_override_ext_pa_MASK	(0x1 << HTPHY_RfctrlIntc2_override_ext_pa_SHIFT)

/* Bits in HTPHY_AfeseqRx2TxPwrUpDownDly40M */
#define HTPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT	0
#define HTPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_MASK	(0xffff << HTPHY_AfeseqRx2TxPwrUpDownDly40M_delayPwrUpDownRx2Tx40M_SHIFT)

/* Bits in HTPHY_AfeseqTx2RxPwrUpDownDly40M */
#define HTPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT	0
#define HTPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_MASK	(0xffff << HTPHY_AfeseqTx2RxPwrUpDownDly40M_delayPwrUpDownTx2Rx40M_SHIFT)

/* Bits in HTPHY_AfeseqRx2TxPwrUpDownDly20M */
#define HTPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT	0
#define HTPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_MASK	(0xffff << HTPHY_AfeseqRx2TxPwrUpDownDly20M_delayPwrUpDownRx2Tx20M_SHIFT)

/* Bits in HTPHY_AfeseqTx2RxPwrUpDownDly20M */
#define HTPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT	0
#define HTPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_MASK	(0xffff << HTPHY_AfeseqTx2RxPwrUpDownDly20M_delayPwrUpDownTx2Rx20M_SHIFT)

/* Bits in HTPHY_AfeseqRx2TxPwrUpDownDly10M */
#define HTPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT	0
#define HTPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_MASK	(0xffff << HTPHY_AfeseqRx2TxPwrUpDownDly10M_delayPwrUpDownRx2Tx10M_SHIFT)

/* Bits in HTPHY_AfeseqTx2RxPwrUpDownDly10M */
#define HTPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT	0
#define HTPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_MASK	(0xffff << HTPHY_AfeseqTx2RxPwrUpDownDly10M_delayPwrUpDownTx2Rx10M_SHIFT)

/* Bits in HTPHY_AfeseqInitDACgain */
#define HTPHY_AfeseqInitDACgain_InitDACgain2_SHIFT	8
#define HTPHY_AfeseqInitDACgain_InitDACgain2_MASK	(0x7 << HTPHY_AfeseqInitDACgain_InitDACgain2_SHIFT)
#define HTPHY_AfeseqInitDACgain_InitDACgain1_SHIFT	4
#define HTPHY_AfeseqInitDACgain_InitDACgain1_MASK	(0x7 << HTPHY_AfeseqInitDACgain_InitDACgain1_SHIFT)
#define HTPHY_AfeseqInitDACgain_InitDACgain0_SHIFT	0
#define HTPHY_AfeseqInitDACgain_InitDACgain0_MASK	(0x7 << HTPHY_AfeseqInitDACgain_InitDACgain0_SHIFT)

/* Bits in HTPHY_AfectrlOverride0 */
#define HTPHY_AfectrlOverride0_adc_lp_SHIFT	0
#define HTPHY_AfectrlOverride0_adc_lp_MASK	(0x1 << HTPHY_AfectrlOverride0_adc_lp_SHIFT)
#define HTPHY_AfectrlOverride0_adc_hp_SHIFT	1
#define HTPHY_AfectrlOverride0_adc_hp_MASK	(0x1 << HTPHY_AfectrlOverride0_adc_hp_SHIFT)
#define HTPHY_AfectrlOverride0_adc_pd_SHIFT	2
#define HTPHY_AfectrlOverride0_adc_pd_MASK	(0x1 << HTPHY_AfectrlOverride0_adc_pd_SHIFT)
#define HTPHY_AfectrlOverride0_dac_pd_SHIFT	3
#define HTPHY_AfectrlOverride0_dac_pd_MASK	(0x1 << HTPHY_AfectrlOverride0_dac_pd_SHIFT)
#define HTPHY_AfectrlOverride0_reset_dac_SHIFT	4
#define HTPHY_AfectrlOverride0_reset_dac_MASK	(0x1 << HTPHY_AfectrlOverride0_reset_dac_SHIFT)
#define HTPHY_AfectrlOverride0_dac_lp_SHIFT	5
#define HTPHY_AfectrlOverride0_dac_lp_MASK	(0x1 << HTPHY_AfectrlOverride0_dac_lp_SHIFT)
#define HTPHY_AfectrlOverride0_rssi_pd_SHIFT	6
#define HTPHY_AfectrlOverride0_rssi_pd_MASK	(0x1 << HTPHY_AfectrlOverride0_rssi_pd_SHIFT)
#define HTPHY_AfectrlOverride0_bg_pd_SHIFT	7
#define HTPHY_AfectrlOverride0_bg_pd_MASK	(0x1 << HTPHY_AfectrlOverride0_bg_pd_SHIFT)
#define HTPHY_AfectrlOverride0_dac_gain_SHIFT	8
#define HTPHY_AfectrlOverride0_dac_gain_MASK	(0x1 << HTPHY_AfectrlOverride0_dac_gain_SHIFT)
#define HTPHY_AfectrlOverride0_rssi_select_i_SHIFT	9
#define HTPHY_AfectrlOverride0_rssi_select_i_MASK	(0x1 << HTPHY_AfectrlOverride0_rssi_select_i_SHIFT)
#define HTPHY_AfectrlOverride0_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlOverride0_rssi_select_q_MASK	(0x1 << HTPHY_AfectrlOverride0_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlCore0 */
#define HTPHY_AfectrlCore0_adc_lp_SHIFT	0
#define HTPHY_AfectrlCore0_adc_lp_MASK	(0x1 << HTPHY_AfectrlCore0_adc_lp_SHIFT)
#define HTPHY_AfectrlCore0_adc_hp_SHIFT	1
#define HTPHY_AfectrlCore0_adc_hp_MASK	(0x1 << HTPHY_AfectrlCore0_adc_hp_SHIFT)
#define HTPHY_AfectrlCore0_adc_pd_SHIFT	2
#define HTPHY_AfectrlCore0_adc_pd_MASK	(0x1 << HTPHY_AfectrlCore0_adc_pd_SHIFT)
#define HTPHY_AfectrlCore0_dac_pd_SHIFT	3
#define HTPHY_AfectrlCore0_dac_pd_MASK	(0x1 << HTPHY_AfectrlCore0_dac_pd_SHIFT)
#define HTPHY_AfectrlCore0_reset_dac_SHIFT	4
#define HTPHY_AfectrlCore0_reset_dac_MASK	(0x1 << HTPHY_AfectrlCore0_reset_dac_SHIFT)
#define HTPHY_AfectrlCore0_dac_lp_SHIFT	5
#define HTPHY_AfectrlCore0_dac_lp_MASK	(0x1 << HTPHY_AfectrlCore0_dac_lp_SHIFT)
#define HTPHY_AfectrlCore0_rssi_pd_SHIFT	6
#define HTPHY_AfectrlCore0_rssi_pd_MASK	(0x1 << HTPHY_AfectrlCore0_rssi_pd_SHIFT)
#define HTPHY_AfectrlCore0_bg_pd_SHIFT	7
#define HTPHY_AfectrlCore0_bg_pd_MASK	(0x1 << HTPHY_AfectrlCore0_bg_pd_SHIFT)
#define HTPHY_AfectrlCore0_rssi_select_i_SHIFT	8
#define HTPHY_AfectrlCore0_rssi_select_i_MASK	(0x3 << HTPHY_AfectrlCore0_rssi_select_i_SHIFT)
#define HTPHY_AfectrlCore0_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlCore0_rssi_select_q_MASK	(0x3 << HTPHY_AfectrlCore0_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlDacGain0 */
#define HTPHY_AfectrlDacGain0_dac_gain_SHIFT	0
#define HTPHY_AfectrlDacGain0_dac_gain_MASK	(0x7 << HTPHY_AfectrlDacGain0_dac_gain_SHIFT)

/* Bits in HTPHY_AfectrlOverride1 */
#define HTPHY_AfectrlOverride1_adc_lp_SHIFT	0
#define HTPHY_AfectrlOverride1_adc_lp_MASK	(0x1 << HTPHY_AfectrlOverride1_adc_lp_SHIFT)
#define HTPHY_AfectrlOverride1_adc_hp_SHIFT	1
#define HTPHY_AfectrlOverride1_adc_hp_MASK	(0x1 << HTPHY_AfectrlOverride1_adc_hp_SHIFT)
#define HTPHY_AfectrlOverride1_adc_pd_SHIFT	2
#define HTPHY_AfectrlOverride1_adc_pd_MASK	(0x1 << HTPHY_AfectrlOverride1_adc_pd_SHIFT)
#define HTPHY_AfectrlOverride1_dac_pd_SHIFT	3
#define HTPHY_AfectrlOverride1_dac_pd_MASK	(0x1 << HTPHY_AfectrlOverride1_dac_pd_SHIFT)
#define HTPHY_AfectrlOverride1_reset_dac_SHIFT	4
#define HTPHY_AfectrlOverride1_reset_dac_MASK	(0x1 << HTPHY_AfectrlOverride1_reset_dac_SHIFT)
#define HTPHY_AfectrlOverride1_dac_lp_SHIFT	5
#define HTPHY_AfectrlOverride1_dac_lp_MASK	(0x1 << HTPHY_AfectrlOverride1_dac_lp_SHIFT)
#define HTPHY_AfectrlOverride1_rssi_pd_SHIFT	6
#define HTPHY_AfectrlOverride1_rssi_pd_MASK	(0x1 << HTPHY_AfectrlOverride1_rssi_pd_SHIFT)
#define HTPHY_AfectrlOverride1_bg_pd_SHIFT	7
#define HTPHY_AfectrlOverride1_bg_pd_MASK	(0x1 << HTPHY_AfectrlOverride1_bg_pd_SHIFT)
#define HTPHY_AfectrlOverride1_dac_gain_SHIFT	8
#define HTPHY_AfectrlOverride1_dac_gain_MASK	(0x1 << HTPHY_AfectrlOverride1_dac_gain_SHIFT)
#define HTPHY_AfectrlOverride1_rssi_select_i_SHIFT	9
#define HTPHY_AfectrlOverride1_rssi_select_i_MASK	(0x1 << HTPHY_AfectrlOverride1_rssi_select_i_SHIFT)
#define HTPHY_AfectrlOverride1_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlOverride1_rssi_select_q_MASK	(0x1 << HTPHY_AfectrlOverride1_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlCore1 */
#define HTPHY_AfectrlCore1_adc_lp_SHIFT	0
#define HTPHY_AfectrlCore1_adc_lp_MASK	(0x1 << HTPHY_AfectrlCore1_adc_lp_SHIFT)
#define HTPHY_AfectrlCore1_adc_hp_SHIFT	1
#define HTPHY_AfectrlCore1_adc_hp_MASK	(0x1 << HTPHY_AfectrlCore1_adc_hp_SHIFT)
#define HTPHY_AfectrlCore1_adc_pd_SHIFT	2
#define HTPHY_AfectrlCore1_adc_pd_MASK	(0x1 << HTPHY_AfectrlCore1_adc_pd_SHIFT)
#define HTPHY_AfectrlCore1_dac_pd_SHIFT	3
#define HTPHY_AfectrlCore1_dac_pd_MASK	(0x1 << HTPHY_AfectrlCore1_dac_pd_SHIFT)
#define HTPHY_AfectrlCore1_reset_dac_SHIFT	4
#define HTPHY_AfectrlCore1_reset_dac_MASK	(0x1 << HTPHY_AfectrlCore1_reset_dac_SHIFT)
#define HTPHY_AfectrlCore1_dac_lp_SHIFT	5
#define HTPHY_AfectrlCore1_dac_lp_MASK	(0x1 << HTPHY_AfectrlCore1_dac_lp_SHIFT)
#define HTPHY_AfectrlCore1_rssi_pd_SHIFT	6
#define HTPHY_AfectrlCore1_rssi_pd_MASK	(0x1 << HTPHY_AfectrlCore1_rssi_pd_SHIFT)
#define HTPHY_AfectrlCore1_bg_pd_SHIFT	7
#define HTPHY_AfectrlCore1_bg_pd_MASK	(0x1 << HTPHY_AfectrlCore1_bg_pd_SHIFT)
#define HTPHY_AfectrlCore1_rssi_select_i_SHIFT	8
#define HTPHY_AfectrlCore1_rssi_select_i_MASK	(0x3 << HTPHY_AfectrlCore1_rssi_select_i_SHIFT)
#define HTPHY_AfectrlCore1_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlCore1_rssi_select_q_MASK	(0x3 << HTPHY_AfectrlCore1_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlDacGain1 */
#define HTPHY_AfectrlDacGain1_dac_gain_SHIFT	0
#define HTPHY_AfectrlDacGain1_dac_gain_MASK	(0x7 << HTPHY_AfectrlDacGain1_dac_gain_SHIFT)

/* Bits in HTPHY_AfectrlOverride2 */
#define HTPHY_AfectrlOverride2_adc_lp_SHIFT	0
#define HTPHY_AfectrlOverride2_adc_lp_MASK	(0x1 << HTPHY_AfectrlOverride2_adc_lp_SHIFT)
#define HTPHY_AfectrlOverride2_adc_hp_SHIFT	1
#define HTPHY_AfectrlOverride2_adc_hp_MASK	(0x1 << HTPHY_AfectrlOverride2_adc_hp_SHIFT)
#define HTPHY_AfectrlOverride2_adc_pd_SHIFT	2
#define HTPHY_AfectrlOverride2_adc_pd_MASK	(0x1 << HTPHY_AfectrlOverride2_adc_pd_SHIFT)
#define HTPHY_AfectrlOverride2_dac_pd_SHIFT	3
#define HTPHY_AfectrlOverride2_dac_pd_MASK	(0x1 << HTPHY_AfectrlOverride2_dac_pd_SHIFT)
#define HTPHY_AfectrlOverride2_reset_dac_SHIFT	4
#define HTPHY_AfectrlOverride2_reset_dac_MASK	(0x1 << HTPHY_AfectrlOverride2_reset_dac_SHIFT)
#define HTPHY_AfectrlOverride2_dac_lp_SHIFT	5
#define HTPHY_AfectrlOverride2_dac_lp_MASK	(0x1 << HTPHY_AfectrlOverride2_dac_lp_SHIFT)
#define HTPHY_AfectrlOverride2_rssi_pd_SHIFT	6
#define HTPHY_AfectrlOverride2_rssi_pd_MASK	(0x1 << HTPHY_AfectrlOverride2_rssi_pd_SHIFT)
#define HTPHY_AfectrlOverride2_bg_pd_SHIFT	7
#define HTPHY_AfectrlOverride2_bg_pd_MASK	(0x1 << HTPHY_AfectrlOverride2_bg_pd_SHIFT)
#define HTPHY_AfectrlOverride2_dac_gain_SHIFT	8
#define HTPHY_AfectrlOverride2_dac_gain_MASK	(0x1 << HTPHY_AfectrlOverride2_dac_gain_SHIFT)
#define HTPHY_AfectrlOverride2_rssi_select_i_SHIFT	9
#define HTPHY_AfectrlOverride2_rssi_select_i_MASK	(0x1 << HTPHY_AfectrlOverride2_rssi_select_i_SHIFT)
#define HTPHY_AfectrlOverride2_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlOverride2_rssi_select_q_MASK	(0x1 << HTPHY_AfectrlOverride2_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlCore2 */
#define HTPHY_AfectrlCore2_adc_lp_SHIFT	0
#define HTPHY_AfectrlCore2_adc_lp_MASK	(0x1 << HTPHY_AfectrlCore2_adc_lp_SHIFT)
#define HTPHY_AfectrlCore2_adc_hp_SHIFT	1
#define HTPHY_AfectrlCore2_adc_hp_MASK	(0x1 << HTPHY_AfectrlCore2_adc_hp_SHIFT)
#define HTPHY_AfectrlCore2_adc_pd_SHIFT	2
#define HTPHY_AfectrlCore2_adc_pd_MASK	(0x1 << HTPHY_AfectrlCore2_adc_pd_SHIFT)
#define HTPHY_AfectrlCore2_dac_pd_SHIFT	3
#define HTPHY_AfectrlCore2_dac_pd_MASK	(0x1 << HTPHY_AfectrlCore2_dac_pd_SHIFT)
#define HTPHY_AfectrlCore2_reset_dac_SHIFT	4
#define HTPHY_AfectrlCore2_reset_dac_MASK	(0x1 << HTPHY_AfectrlCore2_reset_dac_SHIFT)
#define HTPHY_AfectrlCore2_dac_lp_SHIFT	5
#define HTPHY_AfectrlCore2_dac_lp_MASK	(0x1 << HTPHY_AfectrlCore2_dac_lp_SHIFT)
#define HTPHY_AfectrlCore2_rssi_pd_SHIFT	6
#define HTPHY_AfectrlCore2_rssi_pd_MASK	(0x1 << HTPHY_AfectrlCore2_rssi_pd_SHIFT)
#define HTPHY_AfectrlCore2_bg_pd_SHIFT	7
#define HTPHY_AfectrlCore2_bg_pd_MASK	(0x1 << HTPHY_AfectrlCore2_bg_pd_SHIFT)
#define HTPHY_AfectrlCore2_rssi_select_i_SHIFT	8
#define HTPHY_AfectrlCore2_rssi_select_i_MASK	(0x3 << HTPHY_AfectrlCore2_rssi_select_i_SHIFT)
#define HTPHY_AfectrlCore2_rssi_select_q_SHIFT	10
#define HTPHY_AfectrlCore2_rssi_select_q_MASK	(0x3 << HTPHY_AfectrlCore2_rssi_select_q_SHIFT)

/* Bits in HTPHY_AfectrlDacGain2 */
#define HTPHY_AfectrlDacGain2_dac_gain_SHIFT	0
#define HTPHY_AfectrlDacGain2_dac_gain_MASK	(0x7 << HTPHY_AfectrlDacGain2_dac_gain_SHIFT)

/* Bits in HTPHY_mimophycrsTxExtension */
#define HTPHY_mimophycrsTxExtension_mimophycrsTxExt_SHIFT	0
#define HTPHY_mimophycrsTxExtension_mimophycrsTxExt_MASK	(0xffff << HTPHY_mimophycrsTxExtension_mimophycrsTxExt_SHIFT)

/* Bits in HTPHY_PowerDet1 */
#define HTPHY_PowerDet1_powerDet_SHIFT	0
#define HTPHY_PowerDet1_powerDet_MASK	(0xff << HTPHY_PowerDet1_powerDet_SHIFT)

/* Bits in HTPHY_PowerDet2 */
#define HTPHY_PowerDet2_powerDet_SHIFT	0
#define HTPHY_PowerDet2_powerDet_MASK	(0xff << HTPHY_PowerDet2_powerDet_SHIFT)

/* Bits in HTPHY_PowerDet3 */
#define HTPHY_PowerDet3_powerDet_SHIFT	0
#define HTPHY_PowerDet3_powerDet_MASK	(0xff << HTPHY_PowerDet3_powerDet_SHIFT)

/* Bits in HTPHY_RSSIMaxrssiDlyTime */
#define HTPHY_RSSIMaxrssiDlyTime_maxrssidlytime_SHIFT	0
#define HTPHY_RSSIMaxrssiDlyTime_maxrssidlytime_MASK	(0xff << HTPHY_RSSIMaxrssiDlyTime_maxrssidlytime_SHIFT)

/* Bits in HTPHY_TXSpatMapper0 */
#define HTPHY_TXSpatMapper0_spatmap00_SHIFT	0
#define HTPHY_TXSpatMapper0_spatmap00_MASK	(0xff << HTPHY_TXSpatMapper0_spatmap00_SHIFT)

/* Bits in HTPHY_TXSpatMapper1 */
#define HTPHY_TXSpatMapper1_spatmap01_SHIFT	0
#define HTPHY_TXSpatMapper1_spatmap01_MASK	(0xff << HTPHY_TXSpatMapper1_spatmap01_SHIFT)

/* Bits in HTPHY_TXSpatMapper2 */
#define HTPHY_TXSpatMapper2_spatmap10_SHIFT	0
#define HTPHY_TXSpatMapper2_spatmap10_MASK	(0xff << HTPHY_TXSpatMapper2_spatmap10_SHIFT)

/* Bits in HTPHY_TXSpatMapper3 */
#define HTPHY_TXSpatMapper3_spatmap11_SHIFT	0
#define HTPHY_TXSpatMapper3_spatmap11_MASK	(0xff << HTPHY_TXSpatMapper3_spatmap11_SHIFT)

/* Bits in HTPHY_TXSpatMapper4 */
#define HTPHY_TXSpatMapper4_spatmap20_SHIFT	0
#define HTPHY_TXSpatMapper4_spatmap20_MASK	(0xff << HTPHY_TXSpatMapper4_spatmap20_SHIFT)

/* Bits in HTPHY_TXSpatMapper5 */
#define HTPHY_TXSpatMapper5_spatmap21_SHIFT	0
#define HTPHY_TXSpatMapper5_spatmap21_MASK	(0xff << HTPHY_TXSpatMapper5_spatmap21_SHIFT)

/* Bits in HTPHY_TxPwrCtrlCore0TSSISensLmt */
#define HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT	8
#define HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT	0
#define HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore0TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in HTPHY_TxPwrCtrlCore1TSSISensLmt */
#define HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT	8
#define HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT	0
#define HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore1TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in HTPHY_TxPwrCtrlCore2TSSISensLmt */
#define HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT	8
#define HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMaxPwr_SHIFT)
#define HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT	0
#define HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_MASK	(0xff << HTPHY_TxPwrCtrlCore2TSSISensLmt_tssiSensMinPwr_SHIFT)

/* Bits in HTPHY_TxPwrCtrlInit1 */
#define HTPHY_TxPwrCtrlInit1_pwrIndex_init2_SHIFT	0
#define HTPHY_TxPwrCtrlInit1_pwrIndex_init2_MASK	(0x7f << HTPHY_TxPwrCtrlInit1_pwrIndex_init2_SHIFT)

/* Bits in HTPHY_TxPwrCtrlIdleTssi1 */
#define HTPHY_TxPwrCtrlIdleTssi1_idleTssi3_SHIFT	8
#define HTPHY_TxPwrCtrlIdleTssi1_idleTssi3_MASK	(0x3f << HTPHY_TxPwrCtrlIdleTssi1_idleTssi3_SHIFT)
#define HTPHY_TxPwrCtrlIdleTssi1_idleTssi2_SHIFT	0
#define HTPHY_TxPwrCtrlIdleTssi1_idleTssi2_MASK	(0x3f << HTPHY_TxPwrCtrlIdleTssi1_idleTssi2_SHIFT)

/* Bits in HTPHY_TxPwrCtrlTargetPwr1 */
#define HTPHY_TxPwrCtrlTargetPwr1_targetPwr3_SHIFT	8
#define HTPHY_TxPwrCtrlTargetPwr1_targetPwr3_MASK	(0xff << HTPHY_TxPwrCtrlTargetPwr1_targetPwr3_SHIFT)
#define HTPHY_TxPwrCtrlTargetPwr1_targetPwr2_SHIFT	0
#define HTPHY_TxPwrCtrlTargetPwr1_targetPwr2_MASK	(0xff << HTPHY_TxPwrCtrlTargetPwr1_targetPwr2_SHIFT)

/* Bits in HTPHY_TxPwrCtrlBaseIndex1 */
#define HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex3_SHIFT	8
#define HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex3_MASK	(0x7f << HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex3_SHIFT)
#define HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex2_SHIFT	0
#define HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex2_MASK	(0x7f << HTPHY_TxPwrCtrlBaseIndex1_uC_baseIndex2_SHIFT)

/* Bits in HTPHY_TxPwrCtrlPwrIndex1 */
#define HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex3_SHIFT	8
#define HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex3_MASK	(0x7f << HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex3_SHIFT)
#define HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex2_SHIFT	0
#define HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex2_MASK	(0x7f << HTPHY_TxPwrCtrlPwrIndex1_uC_pwrIndex2_SHIFT)

/* Bits in HTPHY_Core3TxPwrCtrlStatus */
#define HTPHY_Core3TxPwrCtrlStatus_estPwrAdjValid_SHIFT	15
#define HTPHY_Core3TxPwrCtrlStatus_estPwrAdjValid_MASK	(0x1 << HTPHY_Core3TxPwrCtrlStatus_estPwrAdjValid_SHIFT)
#define HTPHY_Core3TxPwrCtrlStatus_baseIndex_SHIFT	8
#define HTPHY_Core3TxPwrCtrlStatus_baseIndex_MASK	(0x7f << HTPHY_Core3TxPwrCtrlStatus_baseIndex_SHIFT)
#define HTPHY_Core3TxPwrCtrlStatus_estPwr_adj_SHIFT	0
#define HTPHY_Core3TxPwrCtrlStatus_estPwr_adj_MASK	(0xff << HTPHY_Core3TxPwrCtrlStatus_estPwr_adj_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_I2 */
#define HTPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT	0
#define HTPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_MASK	(0xffff << HTPHY_PapdCalYrefOverride_I2_papdYrefOverride_I2_SHIFT)

/* Bits in HTPHY_PapdCalYrefOverride_Q2 */
#define HTPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT	0
#define HTPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_MASK	(0xffff << HTPHY_PapdCalYrefOverride_Q2_papdYrefOverride_Q2_SHIFT)

/* Bits in HTPHY_PhyStatsGainInfo2 */
#define HTPHY_PhyStatsGainInfo2_GainInfo2_SHIFT	0
#define HTPHY_PhyStatsGainInfo2_GainInfo2_MASK	(0xffff << HTPHY_PhyStatsGainInfo2_GainInfo2_SHIFT)

/* Bits in HTPHY_Auxphystats1 */
#define HTPHY_Auxphystats1_auxgaininfo1_SHIFT	0
#define HTPHY_Auxphystats1_auxgaininfo1_MASK	(0xfff << HTPHY_Auxphystats1_auxgaininfo1_SHIFT)

/* Bits in HTPHY_Auxphystats2 */
#define HTPHY_Auxphystats2_auxgaininfo2_SHIFT	0
#define HTPHY_Auxphystats2_auxgaininfo2_MASK	(0xfff << HTPHY_Auxphystats2_auxgaininfo2_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2IRSSIX */
#define HTPHY_RSSIMultCoef2IRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef2IRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef2IRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef2IRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2IRSSIY */
#define HTPHY_RSSIMultCoef2IRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef2IRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef2IRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef2IRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2IRSSIZ */
#define HTPHY_RSSIMultCoef2IRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef2IRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef2IRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef2IRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef2IRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2ITBD */
#define HTPHY_RSSIMultCoef2ITBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef2ITBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef2ITBD_A_SHIFT)
#define HTPHY_RSSIMultCoef2ITBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef2ITBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef2ITBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2IPowerDet */
#define HTPHY_RSSIMultCoef2IPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef2IPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef2IPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef2IPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef2IPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef2IPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2ITSSI */
#define HTPHY_RSSIMultCoef2ITSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef2ITSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef2ITSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef2ITSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef2ITSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef2ITSSI_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QRSSIX */
#define HTPHY_RSSIMultCoef2QRSSIX_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QRSSIX_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIX_A_SHIFT)
#define HTPHY_RSSIMultCoef2QRSSIX_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QRSSIX_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIX_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QRSSIY */
#define HTPHY_RSSIMultCoef2QRSSIY_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QRSSIY_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIY_A_SHIFT)
#define HTPHY_RSSIMultCoef2QRSSIY_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QRSSIY_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIY_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QRSSIZ */
#define HTPHY_RSSIMultCoef2QRSSIZ_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QRSSIZ_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIZ_A_SHIFT)
#define HTPHY_RSSIMultCoef2QRSSIZ_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QRSSIZ_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QRSSIZ_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QTBD */
#define HTPHY_RSSIMultCoef2QTBD_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QTBD_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QTBD_A_SHIFT)
#define HTPHY_RSSIMultCoef2QTBD_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QTBD_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QTBD_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QPowerDet */
#define HTPHY_RSSIMultCoef2QPowerDet_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QPowerDet_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QPowerDet_A_SHIFT)
#define HTPHY_RSSIMultCoef2QPowerDet_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QPowerDet_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QPowerDet_B_SHIFT)

/* Bits in HTPHY_RSSIMultCoef2QTSSI */
#define HTPHY_RSSIMultCoef2QTSSI_A_SHIFT	8
#define HTPHY_RSSIMultCoef2QTSSI_A_MASK	(0x3f << HTPHY_RSSIMultCoef2QTSSI_A_SHIFT)
#define HTPHY_RSSIMultCoef2QTSSI_B_SHIFT	0
#define HTPHY_RSSIMultCoef2QTSSI_B_MASK	(0x3f << HTPHY_RSSIMultCoef2QTSSI_B_SHIFT)

/* Bits in HTPHY_LDPCIMItargetLow */
#define HTPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT	8
#define HTPHY_LDPCIMItargetLow_IMItargetrate1_MASK	(0x7f << HTPHY_LDPCIMItargetLow_IMItargetrate1_SHIFT)
#define HTPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT	0
#define HTPHY_LDPCIMItargetLow_IMItargetrate0_MASK	(0x7f << HTPHY_LDPCIMItargetLow_IMItargetrate0_SHIFT)

/* Bits in HTPHY_LDPCIMItargetHigh */
#define HTPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT	8
#define HTPHY_LDPCIMItargetHigh_IMItargetrate3_MASK	(0x7f << HTPHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT)
#define HTPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT	0
#define HTPHY_LDPCIMItargetHigh_IMItargetrate2_MASK	(0x7f << HTPHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT)

/* Bits in HTPHY_LDPCtermControl */
#define HTPHY_LDPCtermControl_early_termination_en_SHIFT	7
#define HTPHY_LDPCtermControl_early_termination_en_MASK	(0x1 << HTPHY_LDPCtermControl_early_termination_en_SHIFT)
#define HTPHY_LDPCtermControl_max_iteration_SHIFT	0
#define HTPHY_LDPCtermControl_max_iteration_MASK	(0x3f << HTPHY_LDPCtermControl_max_iteration_SHIFT)

/* Bits in HTPHY_LDPCControl */
#define HTPHY_LDPCControl_StatsReset_SHIFT	0
#define HTPHY_LDPCControl_StatsReset_MASK	(0x1 << HTPHY_LDPCControl_StatsReset_SHIFT)

/* Bits in HTPHY_LDPCNumCodewordsLow */
#define HTPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumCodewordsLow_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumCodewordsLow_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_LDPCNumCodewordsHigh */
#define HTPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumCodewordsHigh_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_LDPCNumIterationsLow */
#define HTPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumIterationsLow_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumIterationsLow_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_LDPCNumIterationsHigh */
#define HTPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumIterationsHigh_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumIterationsHigh_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_LDPCNumBlockErrorsLow */
#define HTPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumBlockErrorsLow_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_LDPCNumBlockErrorsHigh */
#define HTPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT	0
#define HTPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_MASK	(0xffff << HTPHY_LDPCNumBlockErrorsHigh_LDPCDecodeStats_SHIFT)

/* Bits in HTPHY_TX_iqcal_gain_bwAddress */
#define HTPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT	0
#define HTPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_MASK	(0x1ff << HTPHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT)

/* Bits in HTPHY_TX_loft_fine_iAddress */
#define HTPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT	0
#define HTPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_MASK	(0x1ff << HTPHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT)

/* Bits in HTPHY_TX_loft_fine_qAddress */
#define HTPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT	0
#define HTPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_MASK	(0x1ff << HTPHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT)

/* Bits in HTPHY_TX_loft_coarse_iAddress */
#define HTPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT	0
#define HTPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_MASK	(0x1ff << HTPHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT)

/* Bits in HTPHY_TX_loft_coarse_qAddress */
#define HTPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT	0
#define HTPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_MASK	(0x1ff << HTPHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT)

/* HTPHY registers (end) ---------------------------------------------------- */

/* Shorthand HTPHY register macros, definitions and field names ------------- */
/* This can be auto-generated by gen_htphy_reg_macros.m
 */
/* HTPHY_Afectrl(core) macro, alias and bit fields */
#define HTPHY_Afectrl(core)  (((core == 0) ? HTPHY_AfectrlCore0 : \
                               ((core == 1) ? HTPHY_AfectrlCore1 : \
                                HTPHY_AfectrlCore2)))

#define HTPHY_Afectrl_CR0 HTPHY_AfectrlCore0
#define HTPHY_Afectrl_CR1 HTPHY_AfectrlCore1
#define HTPHY_Afectrl_CR2 HTPHY_AfectrlCore2

#define HTPHY_Afectrl_adc_lp_SHIFT 0
#define HTPHY_Afectrl_adc_lp_MASK (0x1 << HTPHY_Afectrl_adc_lp_SHIFT)
#define HTPHY_Afectrl_adc_hp_SHIFT 1
#define HTPHY_Afectrl_adc_hp_MASK (0x1 << HTPHY_Afectrl_adc_hp_SHIFT)
#define HTPHY_Afectrl_adc_pd_SHIFT 2
#define HTPHY_Afectrl_adc_pd_MASK (0x1 << HTPHY_Afectrl_adc_pd_SHIFT)
#define HTPHY_Afectrl_dac_pd_SHIFT 3
#define HTPHY_Afectrl_dac_pd_MASK (0x1 << HTPHY_Afectrl_dac_pd_SHIFT)
#define HTPHY_Afectrl_reset_dac_SHIFT 4
#define HTPHY_Afectrl_reset_dac_MASK (0x1 << HTPHY_Afectrl_reset_dac_SHIFT)
#define HTPHY_Afectrl_dac_lp_SHIFT 5
#define HTPHY_Afectrl_dac_lp_MASK (0x1 << HTPHY_Afectrl_dac_lp_SHIFT)
#define HTPHY_Afectrl_rssi_pd_SHIFT 6
#define HTPHY_Afectrl_rssi_pd_MASK (0x1 << HTPHY_Afectrl_rssi_pd_SHIFT)
#define HTPHY_Afectrl_bg_pd_SHIFT 7
#define HTPHY_Afectrl_bg_pd_MASK (0x1 << HTPHY_Afectrl_bg_pd_SHIFT)
#define HTPHY_Afectrl_rssi_select_i_SHIFT 8
#define HTPHY_Afectrl_rssi_select_i_MASK (0x3 << HTPHY_Afectrl_rssi_select_i_SHIFT)
#define HTPHY_Afectrl_rssi_select_q_SHIFT 10
#define HTPHY_Afectrl_rssi_select_q_MASK (0x3 << HTPHY_Afectrl_rssi_select_q_SHIFT)

/* HTPHY_AfectrlDacGain(core) macro, alias and bit fields */
#define HTPHY_AfectrlDacGain(core)  (((core == 0) ? HTPHY_AfectrlDacGain0 : \
                                      ((core == 1) ? HTPHY_AfectrlDacGain1 : \
                                       HTPHY_AfectrlDacGain2)))

#define HTPHY_AfectrlDacGain_CR0 HTPHY_AfectrlDacGain0
#define HTPHY_AfectrlDacGain_CR1 HTPHY_AfectrlDacGain1
#define HTPHY_AfectrlDacGain_CR2 HTPHY_AfectrlDacGain2

#define HTPHY_AfectrlDacGain_dac_gain_SHIFT 0
#define HTPHY_AfectrlDacGain_dac_gain_MASK (0x7 << HTPHY_AfectrlDacGain_dac_gain_SHIFT)

/* HTPHY_AfectrlOverride(core) macro, alias and bit fields */
#define HTPHY_AfectrlOverride(core)  (((core == 0) ? HTPHY_AfectrlOverride0 : \
                                       ((core == 1) ? HTPHY_AfectrlOverride1 : \
                                        HTPHY_AfectrlOverride2)))

#define HTPHY_AfectrlOverride_CR0 HTPHY_AfectrlOverride0
#define HTPHY_AfectrlOverride_CR1 HTPHY_AfectrlOverride1
#define HTPHY_AfectrlOverride_CR2 HTPHY_AfectrlOverride2

#define HTPHY_AfectrlOverride_adc_lp_SHIFT 0
#define HTPHY_AfectrlOverride_adc_lp_MASK (0x1 << HTPHY_AfectrlOverride_adc_lp_SHIFT)
#define HTPHY_AfectrlOverride_adc_hp_SHIFT 1
#define HTPHY_AfectrlOverride_adc_hp_MASK (0x1 << HTPHY_AfectrlOverride_adc_hp_SHIFT)
#define HTPHY_AfectrlOverride_adc_pd_SHIFT 2
#define HTPHY_AfectrlOverride_adc_pd_MASK (0x1 << HTPHY_AfectrlOverride_adc_pd_SHIFT)
#define HTPHY_AfectrlOverride_dac_pd_SHIFT 3
#define HTPHY_AfectrlOverride_dac_pd_MASK (0x1 << HTPHY_AfectrlOverride_dac_pd_SHIFT)
#define HTPHY_AfectrlOverride_reset_dac_SHIFT 4
#define HTPHY_AfectrlOverride_reset_dac_MASK (0x1 << HTPHY_AfectrlOverride_reset_dac_SHIFT)
#define HTPHY_AfectrlOverride_dac_lp_SHIFT 5
#define HTPHY_AfectrlOverride_dac_lp_MASK (0x1 << HTPHY_AfectrlOverride_dac_lp_SHIFT)
#define HTPHY_AfectrlOverride_rssi_pd_SHIFT 6
#define HTPHY_AfectrlOverride_rssi_pd_MASK (0x1 << HTPHY_AfectrlOverride_rssi_pd_SHIFT)
#define HTPHY_AfectrlOverride_bg_pd_SHIFT 7
#define HTPHY_AfectrlOverride_bg_pd_MASK (0x1 << HTPHY_AfectrlOverride_bg_pd_SHIFT)
#define HTPHY_AfectrlOverride_dac_gain_SHIFT 8
#define HTPHY_AfectrlOverride_dac_gain_MASK (0x1 << HTPHY_AfectrlOverride_dac_gain_SHIFT)
#define HTPHY_AfectrlOverride_rssi_select_i_SHIFT 9
#define HTPHY_AfectrlOverride_rssi_select_i_MASK (0x1 << HTPHY_AfectrlOverride_rssi_select_i_SHIFT)
#define HTPHY_AfectrlOverride_rssi_select_q_SHIFT 10
#define HTPHY_AfectrlOverride_rssi_select_q_MASK (0x1 << HTPHY_AfectrlOverride_rssi_select_q_SHIFT)

/* HTPHY_Clip1Threshold(core) macro */
#define HTPHY_Clip1Threshold(core)  (((core == 0) ? HTPHY_Core0Clip1Threshold : \
                                      ((core == 1) ? HTPHY_Core1Clip1Threshold : \
                                       HTPHY_Core2Clip1Threshold)))

/* HTPHY_clipwbThreshold2059(core) macro, alias and bit fields */
#define HTPHY_clipwbThreshold2059(core)  (((core == 0) ? HTPHY_Core0clipwbThreshold2059 : \
                                           ((core == 1) ? HTPHY_Core1clipwbThreshold2059 : \
                                            HTPHY_Core2clipwbThreshold2059)))

#define HTPHY_clipwbThreshold2059_CR0 HTPHY_Core0clipwbThreshold2059
#define HTPHY_clipwbThreshold2059_CR1 HTPHY_Core1clipwbThreshold2059
#define HTPHY_clipwbThreshold2059_CR2 HTPHY_Core2clipwbThreshold2059

#define HTPHY_clipwbThreshold2059_clip2wbThreshold_SHIFT 6
#define HTPHY_clipwbThreshold2059_clip2wbThreshold_MASK (0x3f << HTPHY_clipwbThreshold2059_clip2wbThreshold_SHIFT)
#define HTPHY_clipwbThreshold2059_clip1wbThreshold_SHIFT 0
#define HTPHY_clipwbThreshold2059_clip1wbThreshold_MASK (0x3f << HTPHY_clipwbThreshold2059_clip1wbThreshold_SHIFT)

/* HTPHY_clipHiGainCodeA2059(core) macro */
#define HTPHY_clipHiGainCodeA2059(core)  (((core == 0) ? HTPHY_Core0clipHiGainCodeA2059 : \
                                           ((core == 1) ? HTPHY_Core1clipHiGainCodeA2059 : \
                                            HTPHY_Core2clipHiGainCodeA2059)))

/* HTPHY_clipHiGainCodeB2059(core) macro */
#define HTPHY_clipHiGainCodeB2059(core)  (((core == 0) ? HTPHY_Core0clipHiGainCodeB2059 : \
                                           ((core == 1) ? HTPHY_Core1clipHiGainCodeB2059 : \
                                            HTPHY_Core2clipHiGainCodeB2059)))

/* HTPHY_clipmdGainCodeA2059(core) macro */
#define HTPHY_clipmdGainCodeA2059(core)  (((core == 0) ? HTPHY_Core0clipmdGainCodeA2059 : \
                                           ((core == 1) ? HTPHY_Core1clipmdGainCodeA2059 : \
                                            HTPHY_Core2clipmdGainCodeA2059)))

/* HTPHY_clipmdGainCodeB2059(core) macro */
#define HTPHY_clipmdGainCodeB2059(core)  (((core == 0) ? HTPHY_Core0clipmdGainCodeB2059 : \
                                           ((core == 1) ? HTPHY_Core1clipmdGainCodeB2059 : \
                                            HTPHY_Core2clipmdGainCodeB2059)))

/* HTPHY_cliploGainCodeA2059(core) macro */
#define HTPHY_cliploGainCodeA2059(core)  (((core == 0) ? HTPHY_Core0cliploGainCodeA2059 : \
                                           ((core == 1) ? HTPHY_Core1cliploGainCodeA2059 : \
                                            HTPHY_Core2cliploGainCodeA2059)))

/* HTPHY_cliploGainCodeB2059(core) macro */
#define HTPHY_cliploGainCodeB2059(core)  (((core == 0) ? HTPHY_Core0cliploGainCodeB2059 : \
                                           ((core == 1) ? HTPHY_Core1cliploGainCodeB2059 : \
                                            HTPHY_Core2cliploGainCodeB2059)))

/* HTPHY_computeGainInfo(core) macro, alias and bit fields */
#define HTPHY_computeGainInfo(core)  (((core == 0) ? HTPHY_Core0computeGainInfo : \
                                       ((core == 1) ? HTPHY_Core1computeGainInfo : \
                                        HTPHY_Core2computeGainInfo)))

#define HTPHY_computeGainInfo_CR0 HTPHY_Core0computeGainInfo
#define HTPHY_computeGainInfo_CR1 HTPHY_Core1computeGainInfo
#define HTPHY_computeGainInfo_CR2 HTPHY_Core2computeGainInfo

#define HTPHY_computeGainInfo_disableClip2detect_SHIFT 13
#define HTPHY_computeGainInfo_disableClip2detect_MASK (0x1 << HTPHY_computeGainInfo_disableClip2detect_SHIFT)
#define HTPHY_computeGainInfo_gainStepValue_SHIFT 10
#define HTPHY_computeGainInfo_gainStepValue_MASK (0x7 << HTPHY_computeGainInfo_gainStepValue_SHIFT)
#define HTPHY_computeGainInfo_barelyClipGainBackoffValue_SHIFT 5
#define HTPHY_computeGainInfo_barelyClipGainBackoffValue_MASK (0x1f << HTPHY_computeGainInfo_barelyClipGainBackoffValue_SHIFT)
#define HTPHY_computeGainInfo_gainBackoffValue_SHIFT 0
#define HTPHY_computeGainInfo_gainBackoffValue_MASK (0x1f << HTPHY_computeGainInfo_gainBackoffValue_SHIFT)

/* HTPHY_EstPower(core) macro, alias and bit fields */
#define HTPHY_EstPower(core)  (((core == 0) ? HTPHY_EstPower1 : \
                                ((core == 1) ? HTPHY_EstPower2 : \
                                 HTPHY_EstPower3)))

#define HTPHY_EstPower_CR0	HTPHY_EstPower1
#define HTPHY_EstPower_CR1	HTPHY_EstPower2
#define HTPHY_EstPower_CR2	HTPHY_EstPower3

#define HTPHY_EstPower_baseindex0_SHIFT	9
#define HTPHY_EstPower_baseindex0_MASK	(0x1 << HTPHY_EstPower_baseindex0_SHIFT)
#define HTPHY_EstPower_estPowerValid_SHIFT	8
#define HTPHY_EstPower_estPowerValid_MASK	(0x1 << HTPHY_EstPower_estPowerValid_SHIFT)
#define HTPHY_EstPower_estPower_SHIFT	0
#define HTPHY_EstPower_estPower_MASK	(0xff << HTPHY_EstPower_estPower_SHIFT)

/* HTPHY_forceFront(core) macro */
#define HTPHY_forceFront(core)  (((core == 0) ? HTPHY_forceFront0 : \
                                  ((core == 1) ? HTPHY_forceFront1 : \
                                   HTPHY_forceFront2)))

/* HTPHY_InitGainCodeA2059(core) macro */
#define HTPHY_InitGainCodeA2059(core)  (((core == 0) ? HTPHY_Core0InitGainCodeA2059 : \
                                         ((core == 1) ? HTPHY_Core1InitGainCodeA2059 : \
                                          HTPHY_Core2InitGainCodeA2059)))

/* HTPHY_InitGainCodeB2059(core) macro */
#define HTPHY_InitGainCodeB2059(core)  (((core == 0) ? HTPHY_Core0InitGainCodeB2059 : \
                                         ((core == 1) ? HTPHY_Core1InitGainCodeB2059 : \
                                          HTPHY_Core2InitGainCodeB2059)))

/* HTPHY_IqestipwrAccHi(core) macro */
#define HTPHY_IqestipwrAccHi(core)  (((core == 0) ? HTPHY_IqestipwrAccHi0 : \
                                      ((core == 1) ? HTPHY_IqestipwrAccHi1 : \
                                       HTPHY_IqestipwrAccHi2)))

/* HTPHY_IqestqpwrAccHi(core) macro */
#define HTPHY_IqestqpwrAccHi(core)  (((core == 0) ? HTPHY_IqestqpwrAccHi0 : \
                                      ((core == 1) ? HTPHY_IqestqpwrAccHi1 : \
                                       HTPHY_IqestqpwrAccHi2)))

/* HTPHY_IqestIqAccHi(core) macro */
#define HTPHY_IqestIqAccHi(core)  (((core == 0) ? HTPHY_IqestIqAccHi0 : \
                                    ((core == 1) ? HTPHY_IqestIqAccHi1 : \
                                     HTPHY_IqestIqAccHi2)))

/* HTPHY_IqestipwrAccLo(core) macro */
#define HTPHY_IqestipwrAccLo(core)  (((core == 0) ? HTPHY_IqestipwrAccLo0 : \
                                      ((core == 1) ? HTPHY_IqestipwrAccLo1 : \
                                       HTPHY_IqestipwrAccLo2)))

/* HTPHY_IqestqpwrAccLo(core) macro */
#define HTPHY_IqestqpwrAccLo(core)  (((core == 0) ? HTPHY_IqestqpwrAccLo0 : \
                                      ((core == 1) ? HTPHY_IqestqpwrAccLo1 : \
                                       HTPHY_IqestqpwrAccLo2)))

/* HTPHY_IqestIqAccLo(core) macro */
#define HTPHY_IqestIqAccLo(core)  (((core == 0) ? HTPHY_IqestIqAccLo0 : \
                                    ((core == 1) ? HTPHY_IqestIqAccLo1 : \
                                     HTPHY_IqestIqAccLo2)))

/* HTPHY_PapdCalShifts(core) macro, alias and bit fields */
#define HTPHY_PapdCalShifts(core)  (((core == 0) ? HTPHY_PapdCalShifts0 : \
                                     ((core == 1) ? HTPHY_PapdCalShifts1 : \
                                      HTPHY_PapdCalShifts2)))

#define HTPHY_PapdCalShifts_CR0 HTPHY_PapdCalShifts0
#define HTPHY_PapdCalShifts_CR1 HTPHY_PapdCalShifts1
#define HTPHY_PapdCalShifts_CR2 HTPHY_PapdCalShifts2

#define HTPHY_PapdCalShifts_papd_calEnb0_SHIFT 13
#define HTPHY_PapdCalShifts_papd_calEnb0_MASK (0x1 << HTPHY_PapdCalShifts_papd_calEnb0_SHIFT)
#define HTPHY_PapdCalShifts_papdYrefOverride0_SHIFT 12
#define HTPHY_PapdCalShifts_papdYrefOverride0_MASK (0x1 << HTPHY_PapdCalShifts_papdYrefOverride0_SHIFT)
#define HTPHY_PapdCalShifts_papdLambda_Q0_SHIFT 8
#define HTPHY_PapdCalShifts_papdLambda_Q0_MASK (0xf << HTPHY_PapdCalShifts_papdLambda_Q0_SHIFT)
#define HTPHY_PapdCalShifts_papdLambda_I0_SHIFT 4
#define HTPHY_PapdCalShifts_papdLambda_I0_MASK (0xf << HTPHY_PapdCalShifts_papdLambda_I0_SHIFT)
#define HTPHY_PapdCalShifts_papdCorrShift0_SHIFT 0
#define HTPHY_PapdCalShifts_papdCorrShift0_MASK (0xf << HTPHY_PapdCalShifts_papdCorrShift0_SHIFT)

/* HTPHY_PapdEnable(core) macro, alias and bit fields */
#define HTPHY_PapdEnable(core)  (((core == 0) ? HTPHY_PapdEnable0 : \
                                  ((core == 1) ? HTPHY_PapdEnable1 : \
                                   HTPHY_PapdEnable2)))

#define HTPHY_PapdEnable_CR0 HTPHY_PapdEnable0
#define HTPHY_PapdEnable_CR1 HTPHY_PapdEnable1
#define HTPHY_PapdEnable_CR2 HTPHY_PapdEnable2

#define HTPHY_PapdEnable_papd_compEnb0_SHIFT 0
#define HTPHY_PapdEnable_papd_compEnb0_MASK (0x1 << HTPHY_PapdEnable_papd_compEnb0_SHIFT)
#define HTPHY_PapdEnable_avgPapdPowerEnb0_SHIFT 1
#define HTPHY_PapdEnable_avgPapdPowerEnb0_MASK (0x1 << HTPHY_PapdEnable_avgPapdPowerEnb0_SHIFT)
#define HTPHY_PapdEnable_gain_dac_rf_override0_SHIFT 2
#define HTPHY_PapdEnable_gain_dac_rf_override0_MASK (0x1 << HTPHY_PapdEnable_gain_dac_rf_override0_SHIFT)
#define HTPHY_PapdEnable_papd_compCckEnb0_SHIFT 3
#define HTPHY_PapdEnable_papd_compCckEnb0_MASK (0x1 << HTPHY_PapdEnable_papd_compCckEnb0_SHIFT)
#define HTPHY_PapdEnable_gain_dac_rf_reg0_SHIFT 4
#define HTPHY_PapdEnable_gain_dac_rf_reg0_MASK (0x1ff << HTPHY_PapdEnable_gain_dac_rf_reg0_SHIFT)

/* HTPHY_RfctrlAux(core) macro, alias and bit fields */
#define HTPHY_RfctrlAux(core)  (((core == 0) ? HTPHY_RfctrlCoreAux0 : \
                                 ((core == 1) ? HTPHY_RfctrlCoreAux1 : \
                                  HTPHY_RfctrlCoreAux2)))

#define HTPHY_RfctrlAux_CR0 HTPHY_RfctrlCoreAux0
#define HTPHY_RfctrlAux_CR1 HTPHY_RfctrlCoreAux1
#define HTPHY_RfctrlAux_CR2 HTPHY_RfctrlCoreAux2

#define HTPHY_RfctrlAux_rssi_wb1a_pu_SHIFT 0
#define HTPHY_RfctrlAux_rssi_wb1a_pu_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlAux_rssi_wb1g_pu_SHIFT 1
#define HTPHY_RfctrlAux_rssi_wb1g_pu_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlAux_rssi_wb2_pu_SHIFT 2
#define HTPHY_RfctrlAux_rssi_wb2_pu_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlAux_rssi_nb_pu_SHIFT 3
#define HTPHY_RfctrlAux_rssi_nb_pu_MASK (0x1 << HTPHY_RfctrlAux_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlAux_rssi_wb1a_sel_SHIFT 4
#define HTPHY_RfctrlAux_rssi_wb1a_sel_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb1a_sel_SHIFT)
#define HTPHY_RfctrlAux_rssi_wb1g_sel_SHIFT 5
#define HTPHY_RfctrlAux_rssi_wb1g_sel_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb1g_sel_SHIFT)
#define HTPHY_RfctrlAux_rssi_wb2_sel_SHIFT 6
#define HTPHY_RfctrlAux_rssi_wb2_sel_MASK (0x1 << HTPHY_RfctrlAux_rssi_wb2_sel_SHIFT)
#define HTPHY_RfctrlAux_rssi_nb_sel_SHIFT 7
#define HTPHY_RfctrlAux_rssi_nb_sel_MASK (0x1 << HTPHY_RfctrlAux_rssi_nb_sel_SHIFT)

/* HTPHY_RfctrlCorePU(core) macro, alias and bit fields */
#define HTPHY_RfctrlCorePU(core)  (((core == 0) ? HTPHY_RfctrlCorePU0 : \
                                    ((core == 1) ? HTPHY_RfctrlCorePU1 : \
                                     HTPHY_RfctrlCorePU2)))

#define HTPHY_RfctrlCorePU_CR0 HTPHY_RfctrlCorePU0
#define HTPHY_RfctrlCorePU_CR1 HTPHY_RfctrlCorePU1
#define HTPHY_RfctrlCorePU_CR2 HTPHY_RfctrlCorePU2

#define HTPHY_RfctrlCorePU_tx_pu_SHIFT 0
#define HTPHY_RfctrlCorePU_tx_pu_MASK (0x1 << HTPHY_RfctrlCorePU_tx_pu_SHIFT)
#define HTPHY_RfctrlCorePU_intpa_pu_SHIFT 1
#define HTPHY_RfctrlCorePU_intpa_pu_MASK (0x1 << HTPHY_RfctrlCorePU_intpa_pu_SHIFT)
#define HTPHY_RfctrlCorePU_tx_bias_reset_SHIFT 2
#define HTPHY_RfctrlCorePU_tx_bias_reset_MASK (0x1 << HTPHY_RfctrlCorePU_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlCorePU_rxif_pu_SHIFT 5
#define HTPHY_RfctrlCorePU_rxif_pu_MASK (0x1 << HTPHY_RfctrlCorePU_rxif_pu_SHIFT)
#define HTPHY_RfctrlCorePU_rxmx_pu_SHIFT 6
#define HTPHY_RfctrlCorePU_rxmx_pu_MASK (0x1 << HTPHY_RfctrlCorePU_rxmx_pu_SHIFT)
#define HTPHY_RfctrlCorePU_lna2_pu_SHIFT 7
#define HTPHY_RfctrlCorePU_lna2_pu_MASK (0x1 << HTPHY_RfctrlCorePU_lna2_pu_SHIFT)
#define HTPHY_RfctrlCorePU_lna1_pu_SHIFT 8
#define HTPHY_RfctrlCorePU_lna1_pu_MASK (0x1 << HTPHY_RfctrlCorePU_lna1_pu_SHIFT)
#define HTPHY_RfctrlCorePU_rx_bias_reset_SHIFT 9
#define HTPHY_RfctrlCorePU_rx_bias_reset_MASK (0x1 << HTPHY_RfctrlCorePU_rx_bias_reset_SHIFT)

/* HTPHY_RfctrlCoreLpfCT(core) macro, alias and bit fields */
#define HTPHY_RfctrlCoreLpfCT(core)  (((core == 0) ? HTPHY_RfctrlCoreLpfCT0 : \
                                       ((core == 1) ? HTPHY_RfctrlCoreLpfCT1 : \
                                        HTPHY_RfctrlCoreLpfCT2)))

#define HTPHY_RfctrlCoreLpfCT_CR0 HTPHY_RfctrlCoreLpfCT0
#define HTPHY_RfctrlCoreLpfCT_CR1 HTPHY_RfctrlCoreLpfCT1
#define HTPHY_RfctrlCoreLpfCT_CR2 HTPHY_RfctrlCoreLpfCT2

#define HTPHY_RfctrlCoreLpfCT_lpf_q_SHIFT 0
#define HTPHY_RfctrlCoreLpfCT_lpf_q_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_q_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_hpc_SHIFT 1
#define HTPHY_RfctrlCoreLpfCT_lpf_hpc_MASK (0x7 << HTPHY_RfctrlCoreLpfCT_lpf_hpc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_bw_ctl_SHIFT 4
#define HTPHY_RfctrlCoreLpfCT_lpf_bw_ctl_MASK (0x7 << HTPHY_RfctrlCoreLpfCT_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_dacbuf_SHIFT 7
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_dacbuf_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_dc_SHIFT 8
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_dc_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_rx_SHIFT 9
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_rx_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_tx_SHIFT 10
#define HTPHY_RfctrlCoreLpfCT_lpf_byp_tx_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlCoreLpfCT_lpf_sel_txrx_SHIFT 11
#define HTPHY_RfctrlCoreLpfCT_lpf_sel_txrx_MASK (0x1 << HTPHY_RfctrlCoreLpfCT_lpf_sel_txrx_SHIFT)

/* HTPHY_RfctrlCoreLpfPU(core) macro, alias and bit fields */
#define HTPHY_RfctrlCoreLpfPU(core)  (((core == 0) ? HTPHY_RfctrlCoreLpfPU0 : \
                                       ((core == 1) ? HTPHY_RfctrlCoreLpfPU1 : \
                                        HTPHY_RfctrlCoreLpfPU2)))

#define HTPHY_RfctrlCoreLpfPU_CR0 HTPHY_RfctrlCoreLpfPU0
#define HTPHY_RfctrlCoreLpfPU_CR1 HTPHY_RfctrlCoreLpfPU1
#define HTPHY_RfctrlCoreLpfPU_CR2 HTPHY_RfctrlCoreLpfPU2

#define HTPHY_RfctrlCoreLpfPU_dc_loop_pu_SHIFT 0
#define HTPHY_RfctrlCoreLpfPU_dc_loop_pu_MASK (0x1 << HTPHY_RfctrlCoreLpfPU_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU_lpf_pu_SHIFT 1
#define HTPHY_RfctrlCoreLpfPU_lpf_pu_MASK (0x1 << HTPHY_RfctrlCoreLpfPU_lpf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU_lpf_tx_buf_pu_SHIFT 2
#define HTPHY_RfctrlCoreLpfPU_lpf_tx_buf_pu_MASK (0x1 << HTPHY_RfctrlCoreLpfPU_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU_lpf_rx_buf_pu_SHIFT 3
#define HTPHY_RfctrlCoreLpfPU_lpf_rx_buf_pu_MASK (0x1 << HTPHY_RfctrlCoreLpfPU_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlCoreLpfPU_lpf_dacbuf_pu_SHIFT 4
#define HTPHY_RfctrlCoreLpfPU_lpf_dacbuf_pu_MASK (0x1 << HTPHY_RfctrlCoreLpfPU_lpf_dacbuf_pu_SHIFT)

/* HTPHY_RfctrlCoreRCCAL(core) macro, alias and bit fields */
#define HTPHY_RfctrlCoreRCCAL(core)  (((core == 0) ? HTPHY_RfctrlCoreRCCAL0 : \
                                       ((core == 1) ? HTPHY_RfctrlCoreRCCAL1 : \
                                        HTPHY_RfctrlCoreRCCAL2)))

#define HTPHY_RfctrlCoreRCCAL_CR0	HTPHY_RfctrlCoreRCCAL0
#define HTPHY_RfctrlCoreRCCAL_CR1	HTPHY_RfctrlCoreRCCAL1
#define HTPHY_RfctrlCoreRCCAL_CR2	HTPHY_RfctrlCoreRCCAL2

#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_en_SHIFT	0
#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_en_MASK	(0x1 << HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_scap_SHIFT	1
#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_scap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_bcap_SHIFT	6
#define HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_bcap_MASK	(0x1f << HTPHY_RfctrlCoreRCCAL_rc_cal_ovr_bcap_SHIFT)

/* HTPHY_RfctrlIntc(core) macro, alias and bit fields */
#define HTPHY_RfctrlIntc(core)  (((core == 0) ? HTPHY_RfctrlIntc0 : \
                                  ((core == 1) ? HTPHY_RfctrlIntc1 : \
                                   HTPHY_RfctrlIntc2)))

#define HTPHY_RfctrlIntc_CR0 HTPHY_RfctrlIntc0
#define HTPHY_RfctrlIntc_CR1 HTPHY_RfctrlIntc1
#define HTPHY_RfctrlIntc_CR2 HTPHY_RfctrlIntc2

#define HTPHY_RfctrlIntc_ext_lna_5g_pu_SHIFT 0
#define HTPHY_RfctrlIntc_ext_lna_5g_pu_MASK (0x1 << HTPHY_RfctrlIntc_ext_lna_5g_pu_SHIFT)
#define HTPHY_RfctrlIntc_ext_lna_5g_gain_SHIFT 1
#define HTPHY_RfctrlIntc_ext_lna_5g_gain_MASK (0x1 << HTPHY_RfctrlIntc_ext_lna_5g_gain_SHIFT)
#define HTPHY_RfctrlIntc_ext_lna_2g_pu_SHIFT 2
#define HTPHY_RfctrlIntc_ext_lna_2g_pu_MASK (0x1 << HTPHY_RfctrlIntc_ext_lna_2g_pu_SHIFT)
#define HTPHY_RfctrlIntc_ext_lna_2g_gain_SHIFT 3
#define HTPHY_RfctrlIntc_ext_lna_2g_gain_MASK (0x1 << HTPHY_RfctrlIntc_ext_lna_2g_gain_SHIFT)
#define HTPHY_RfctrlIntc_ext_2g_papu_SHIFT 4
#define HTPHY_RfctrlIntc_ext_2g_papu_MASK (0x1 << HTPHY_RfctrlIntc_ext_2g_papu_SHIFT)
#define HTPHY_RfctrlIntc_ext_5g_papu_SHIFT 5
#define HTPHY_RfctrlIntc_ext_5g_papu_MASK (0x1 << HTPHY_RfctrlIntc_ext_5g_papu_SHIFT)
#define HTPHY_RfctrlIntc_tr_sw_tx_pu_SHIFT 6
#define HTPHY_RfctrlIntc_tr_sw_tx_pu_MASK (0x1 << HTPHY_RfctrlIntc_tr_sw_tx_pu_SHIFT)
#define HTPHY_RfctrlIntc_tr_sw_rx_pu_SHIFT 7
#define HTPHY_RfctrlIntc_tr_sw_rx_pu_MASK (0x1 << HTPHY_RfctrlIntc_tr_sw_rx_pu_SHIFT)
#define HTPHY_RfctrlIntc_override_tr_sw_SHIFT 10
#define HTPHY_RfctrlIntc_override_tr_sw_MASK (0x1 << HTPHY_RfctrlIntc_override_tr_sw_SHIFT)
#define HTPHY_RfctrlIntc_override_ext_lna_SHIFT 11
#define HTPHY_RfctrlIntc_override_ext_lna_MASK (0x1 << HTPHY_RfctrlIntc_override_ext_lna_SHIFT)
#define HTPHY_RfctrlIntc_override_ext_pa_SHIFT 12
#define HTPHY_RfctrlIntc_override_ext_pa_MASK (0x1 << HTPHY_RfctrlIntc_override_ext_pa_SHIFT)

/* HTPHY_Rfctrl_lpf_gain(core) macro, alias and bit fields */
#define HTPHY_Rfctrl_lpf_gain(core)  (((core == 0) ? HTPHY_Rfctrl_lpf_gain0 : \
                                       ((core == 1) ? HTPHY_Rfctrl_lpf_gain1 : \
                                        HTPHY_Rfctrl_lpf_gain2)))

#define HTPHY_Rfctrl_lpf_gain_CR0 HTPHY_Rfctrl_lpf_gain0
#define HTPHY_Rfctrl_lpf_gain_CR1 HTPHY_Rfctrl_lpf_gain1
#define HTPHY_Rfctrl_lpf_gain_CR2 HTPHY_Rfctrl_lpf_gain2

#define HTPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT 0
#define HTPHY_Rfctrl_lpf_gain_lpf_gain_biq0_MASK (0xf << HTPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT)
#define HTPHY_Rfctrl_lpf_gain_lpf_gain_biq1_SHIFT 4
#define HTPHY_Rfctrl_lpf_gain_lpf_gain_biq1_MASK (0xf << HTPHY_Rfctrl_lpf_gain_lpf_gain_biq1_SHIFT)

/* HTPHY_RfctrlRXGAIN(core) macro, alias and bit fields */
#define HTPHY_RfctrlRXGAIN(core)  (((core == 0) ? HTPHY_RfctrlRXGAIN0 : \
                                    ((core == 1) ? HTPHY_RfctrlRXGAIN1 : \
                                     HTPHY_RfctrlRXGAIN2)))

#define HTPHY_RfctrlRXGAIN_CR0 HTPHY_RfctrlRXGAIN0
#define HTPHY_RfctrlRXGAIN_CR1 HTPHY_RfctrlRXGAIN1
#define HTPHY_RfctrlRXGAIN_CR2 HTPHY_RfctrlRXGAIN2

#define HTPHY_RfctrlRXGAIN_rxgain_lna1_SHIFT 0
#define HTPHY_RfctrlRXGAIN_rxgain_lna1_MASK (0x3 << HTPHY_RfctrlRXGAIN_rxgain_lna1_SHIFT)
#define HTPHY_RfctrlRXGAIN_rxgain_lna2_SHIFT 2
#define HTPHY_RfctrlRXGAIN_rxgain_lna2_MASK (0x3 << HTPHY_RfctrlRXGAIN_rxgain_lna2_SHIFT)
#define HTPHY_RfctrlRXGAIN_rxgain_mixtia_SHIFT 4
#define HTPHY_RfctrlRXGAIN_rxgain_mixtia_MASK (0xf << HTPHY_RfctrlRXGAIN_rxgain_mixtia_SHIFT)
#define HTPHY_RfctrlRXGAIN_rxgain_dvga_SHIFT 8
#define HTPHY_RfctrlRXGAIN_rxgain_dvga_MASK (0xf << HTPHY_RfctrlRXGAIN_rxgain_dvga_SHIFT)

/* HTPHY_RfctrlTXGAIN(core) macro, alias and bit fields */
#define HTPHY_RfctrlTXGAIN(core)  (((core == 0) ? HTPHY_RfctrlTXGAIN0 : \
                                    ((core == 1) ? HTPHY_RfctrlTXGAIN1 : \
                                     HTPHY_RfctrlTXGAIN2)))

#define HTPHY_RfctrlTXGAIN_CR0 HTPHY_RfctrlTXGAIN0
#define HTPHY_RfctrlTXGAIN_CR1 HTPHY_RfctrlTXGAIN1
#define HTPHY_RfctrlTXGAIN_CR2 HTPHY_RfctrlTXGAIN2

#define HTPHY_RfctrlTXGAIN_txgain_int_pa_SHIFT 0
#define HTPHY_RfctrlTXGAIN_txgain_int_pa_MASK (0x7 << HTPHY_RfctrlTXGAIN_txgain_int_pa_SHIFT)
#define HTPHY_RfctrlTXGAIN_txgain_rf_pad_SHIFT 3
#define HTPHY_RfctrlTXGAIN_txgain_rf_pad_MASK (0x1f << HTPHY_RfctrlTXGAIN_txgain_rf_pad_SHIFT)
#define HTPHY_RfctrlTXGAIN_txgain_rf_pga_SHIFT 8
#define HTPHY_RfctrlTXGAIN_txgain_rf_pga_MASK (0xf << HTPHY_RfctrlTXGAIN_txgain_rf_pga_SHIFT)
#define HTPHY_RfctrlTXGAIN_txgain_tx_gm_SHIFT 12
#define HTPHY_RfctrlTXGAIN_txgain_tx_gm_MASK (0x7 << HTPHY_RfctrlTXGAIN_txgain_tx_gm_SHIFT)

/* HTPHY_RfctrlOverride(core) macro, alias and bit fields */
#define HTPHY_RfctrlOverride(core)  (((core == 0) ? HTPHY_RfctrlOverride0 : \
                                      ((core == 1) ? HTPHY_RfctrlOverride1 : \
                                       HTPHY_RfctrlOverride2)))

#define HTPHY_RfctrlOverride_CR0 HTPHY_RfctrlOverride0
#define HTPHY_RfctrlOverride_CR1 HTPHY_RfctrlOverride1
#define HTPHY_RfctrlOverride_CR2 HTPHY_RfctrlOverride2

#define HTPHY_RfctrlOverride_tx_pu_SHIFT 0
#define HTPHY_RfctrlOverride_tx_pu_MASK (0x1 << HTPHY_RfctrlOverride_tx_pu_SHIFT)
#define HTPHY_RfctrlOverride_intpa_pu_SHIFT 1
#define HTPHY_RfctrlOverride_intpa_pu_MASK (0x1 << HTPHY_RfctrlOverride_intpa_pu_SHIFT)
#define HTPHY_RfctrlOverride_tx_bias_reset_SHIFT 2
#define HTPHY_RfctrlOverride_tx_bias_reset_MASK (0x1 << HTPHY_RfctrlOverride_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride_rxif_pu_SHIFT 5
#define HTPHY_RfctrlOverride_rxif_pu_MASK (0x1 << HTPHY_RfctrlOverride_rxif_pu_SHIFT)
#define HTPHY_RfctrlOverride_rxmx_pu_SHIFT 6
#define HTPHY_RfctrlOverride_rxmx_pu_MASK (0x1 << HTPHY_RfctrlOverride_rxmx_pu_SHIFT)
#define HTPHY_RfctrlOverride_lna2_pu_SHIFT 7
#define HTPHY_RfctrlOverride_lna2_pu_MASK (0x1 << HTPHY_RfctrlOverride_lna2_pu_SHIFT)
#define HTPHY_RfctrlOverride_lna1_pu_SHIFT 8
#define HTPHY_RfctrlOverride_lna1_pu_MASK (0x1 << HTPHY_RfctrlOverride_lna1_pu_SHIFT)
#define HTPHY_RfctrlOverride_rx_bias_reset_SHIFT 9
#define HTPHY_RfctrlOverride_rx_bias_reset_MASK (0x1 << HTPHY_RfctrlOverride_rx_bias_reset_SHIFT)
#define HTPHY_RfctrlOverride_txgain_SHIFT 10
#define HTPHY_RfctrlOverride_txgain_MASK (0x1 << HTPHY_RfctrlOverride_txgain_SHIFT)
#define HTPHY_RfctrlOverride_rxgain_SHIFT 11
#define HTPHY_RfctrlOverride_rxgain_MASK (0x1 << HTPHY_RfctrlOverride_rxgain_SHIFT)
#define HTPHY_RfctrlOverride_lpf_gain_biq0_SHIFT 12
#define HTPHY_RfctrlOverride_lpf_gain_biq0_MASK (0x1 << HTPHY_RfctrlOverride_lpf_gain_biq0_SHIFT)
#define HTPHY_RfctrlOverride_lpf_gain_biq1_SHIFT 13
#define HTPHY_RfctrlOverride_lpf_gain_biq1_MASK (0x1 << HTPHY_RfctrlOverride_lpf_gain_biq1_SHIFT)

/* HTPHY_RfctrlOverrideAux(core) macro, alias and bit fields */
#define HTPHY_RfctrlOverrideAux(core)  (((core == 0) ? HTPHY_RfctrlOverrideAux0 : \
                                         ((core == 1) ? HTPHY_RfctrlOverrideAux1 : \
                                          HTPHY_RfctrlOverrideAux2)))

#define HTPHY_RfctrlOverrideAux_CR0 HTPHY_RfctrlOverrideAux0
#define HTPHY_RfctrlOverrideAux_CR1 HTPHY_RfctrlOverrideAux1
#define HTPHY_RfctrlOverrideAux_CR2 HTPHY_RfctrlOverrideAux2

#define HTPHY_RfctrlOverrideAux_rssi_wb1a_pu_SHIFT 0
#define HTPHY_RfctrlOverrideAux_rssi_wb1a_pu_MASK (0x1 << HTPHY_RfctrlOverrideAux_rssi_wb1a_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux_rssi_wb1g_pu_SHIFT 1
#define HTPHY_RfctrlOverrideAux_rssi_wb1g_pu_MASK (0x1 << HTPHY_RfctrlOverrideAux_rssi_wb1g_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux_rssi_wb2_pu_SHIFT 2
#define HTPHY_RfctrlOverrideAux_rssi_wb2_pu_MASK (0x1 << HTPHY_RfctrlOverrideAux_rssi_wb2_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux_rssi_nb_pu_SHIFT 3
#define HTPHY_RfctrlOverrideAux_rssi_nb_pu_MASK (0x1 << HTPHY_RfctrlOverrideAux_rssi_nb_pu_SHIFT)
#define HTPHY_RfctrlOverrideAux_rssi_ctrl_SHIFT 4
#define HTPHY_RfctrlOverrideAux_rssi_ctrl_MASK (0x1 << HTPHY_RfctrlOverrideAux_rssi_ctrl_SHIFT)

/* HTPHY_RfctrlOverrideLpfCT(core) macro, alias and bit fields */
#define HTPHY_RfctrlOverrideLpfCT(core)  (((core == 0) ? HTPHY_RfctrlOverrideLpfCT0 : \
                                           ((core == 1) ? HTPHY_RfctrlOverrideLpfCT1 : \
                                            HTPHY_RfctrlOverrideLpfCT2)))

#define HTPHY_RfctrlOverrideLpfCT_CR0 HTPHY_RfctrlOverrideLpfCT0
#define HTPHY_RfctrlOverrideLpfCT_CR1 HTPHY_RfctrlOverrideLpfCT1
#define HTPHY_RfctrlOverrideLpfCT_CR2 HTPHY_RfctrlOverrideLpfCT2

#define HTPHY_RfctrlOverrideLpfCT_lpf_q_SHIFT 0
#define HTPHY_RfctrlOverrideLpfCT_lpf_q_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_q_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_hpc_SHIFT 1
#define HTPHY_RfctrlOverrideLpfCT_lpf_hpc_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_hpc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_bw_ctl_SHIFT 2
#define HTPHY_RfctrlOverrideLpfCT_lpf_bw_ctl_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_bw_ctl_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_dacbuf_SHIFT 3
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_dacbuf_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_byp_dacbuf_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_dc_SHIFT 4
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_dc_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_byp_dc_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_rx_SHIFT 5
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_rx_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_byp_rx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_tx_SHIFT 6
#define HTPHY_RfctrlOverrideLpfCT_lpf_byp_tx_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_byp_tx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_lpf_sel_txrx_SHIFT 7
#define HTPHY_RfctrlOverrideLpfCT_lpf_sel_txrx_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_lpf_sel_txrx_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_en_SHIFT 8
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_en_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_en_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_scap_SHIFT 9
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_scap_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_scap_SHIFT)
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_bcap_SHIFT 10
#define HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_bcap_MASK (0x1 << HTPHY_RfctrlOverrideLpfCT_rc_cal_ovr_bcap_SHIFT)

/* HTPHY_RfctrlOverrideLpfPU(core) macro, alias and bit fields */
#define HTPHY_RfctrlOverrideLpfPU(core)  (((core == 0) ? HTPHY_RfctrlOverrideLpfPU0 : \
                                           ((core == 1) ? HTPHY_RfctrlOverrideLpfPU1 : \
                                            HTPHY_RfctrlOverrideLpfPU2)))

#define HTPHY_RfctrlOverrideLpfPU_CR0 HTPHY_RfctrlOverrideLpfPU0
#define HTPHY_RfctrlOverrideLpfPU_CR1 HTPHY_RfctrlOverrideLpfPU1
#define HTPHY_RfctrlOverrideLpfPU_CR2 HTPHY_RfctrlOverrideLpfPU2

#define HTPHY_RfctrlOverrideLpfPU_dc_loop_pu_SHIFT 0
#define HTPHY_RfctrlOverrideLpfPU_dc_loop_pu_MASK (0x1 << HTPHY_RfctrlOverrideLpfPU_dc_loop_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU_lpf_pu_SHIFT 1
#define HTPHY_RfctrlOverrideLpfPU_lpf_pu_MASK (0x1 << HTPHY_RfctrlOverrideLpfPU_lpf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU_lpf_tx_buf_pu_SHIFT 2
#define HTPHY_RfctrlOverrideLpfPU_lpf_tx_buf_pu_MASK (0x1 << HTPHY_RfctrlOverrideLpfPU_lpf_tx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU_lpf_rx_buf_pu_SHIFT 3
#define HTPHY_RfctrlOverrideLpfPU_lpf_rx_buf_pu_MASK (0x1 << HTPHY_RfctrlOverrideLpfPU_lpf_rx_buf_pu_SHIFT)
#define HTPHY_RfctrlOverrideLpfPU_lpf_dacbuf_pu_SHIFT 4
#define HTPHY_RfctrlOverrideLpfPU_lpf_dacbuf_pu_MASK (0x1 << HTPHY_RfctrlOverrideLpfPU_lpf_dacbuf_pu_SHIFT)

/* HTPHY_RfctrlPU(core) macro, alias and bit fields */
#define HTPHY_RfctrlPU(core)  (((core == 0) ? HTPHY_RfctrlCorePU0 : \
                                ((core == 1) ? HTPHY_RfctrlCorePU1 : \
                                 HTPHY_RfctrlCorePU2)))

#define HTPHY_RfctrlPU_CR0 HTPHY_RfctrlCorePU0
#define HTPHY_RfctrlPU_CR1 HTPHY_RfctrlCorePU1
#define HTPHY_RfctrlPU_CR2 HTPHY_RfctrlCorePU2

#define HTPHY_RfctrlPU_tx_pu_SHIFT 0
#define HTPHY_RfctrlPU_tx_pu_MASK (0x1 << HTPHY_RfctrlPU_tx_pu_SHIFT)
#define HTPHY_RfctrlPU_intpa_pu_SHIFT 1
#define HTPHY_RfctrlPU_intpa_pu_MASK (0x1 << HTPHY_RfctrlPU_intpa_pu_SHIFT)
#define HTPHY_RfctrlPU_tx_bias_reset_SHIFT 2
#define HTPHY_RfctrlPU_tx_bias_reset_MASK (0x1 << HTPHY_RfctrlPU_tx_bias_reset_SHIFT)
#define HTPHY_RfctrlPU_rxif_pu_SHIFT 5
#define HTPHY_RfctrlPU_rxif_pu_MASK (0x1 << HTPHY_RfctrlPU_rxif_pu_SHIFT)
#define HTPHY_RfctrlPU_rxmx_pu_SHIFT 6
#define HTPHY_RfctrlPU_rxmx_pu_MASK (0x1 << HTPHY_RfctrlPU_rxmx_pu_SHIFT)
#define HTPHY_RfctrlPU_lna2_pu_SHIFT 7
#define HTPHY_RfctrlPU_lna2_pu_MASK (0x1 << HTPHY_RfctrlPU_lna2_pu_SHIFT)
#define HTPHY_RfctrlPU_lna1_pu_SHIFT 8
#define HTPHY_RfctrlPU_lna1_pu_MASK (0x1 << HTPHY_RfctrlPU_lna1_pu_SHIFT)
#define HTPHY_RfctrlPU_rx_bias_reset_SHIFT 9
#define HTPHY_RfctrlPU_rx_bias_reset_MASK (0x1 << HTPHY_RfctrlPU_rx_bias_reset_SHIFT)

/* HTPHY_RSSIVal(core) macro, alias and bit fields */
#define HTPHY_RSSIVal(core)  (((core == 0) ? HTPHY_RSSIVal1 : \
                               ((core == 1) ? HTPHY_RSSIVal2 : \
                                HTPHY_RSSIVal3)))

#define HTPHY_RSSIVal_CR0 HTPHY_RSSIVal1
#define HTPHY_RSSIVal_CR1 HTPHY_RSSIVal2
#define HTPHY_RSSIVal_CR2 HTPHY_RSSIVal3

#define HTPHY_RSSIVal_RSSIQ_SHIFT 8
#define HTPHY_RSSIVal_RSSIQ_MASK (0xff << HTPHY_RSSIVal_RSSIQ_SHIFT)
#define HTPHY_RSSIVal_RSSII_SHIFT 0
#define HTPHY_RSSIVal_RSSII_MASK (0xff << HTPHY_RSSIVal_RSSII_SHIFT)

/* HTPHY_RxIQCompA(core) macro */
#define HTPHY_RxIQCompA(core)  (((core == 0) ? HTPHY_Core1RxIQCompA0 : \
                                 ((core == 1) ? HTPHY_Core2RxIQCompA1 : \
                                  HTPHY_Core3RxIQCompA2)))

/* HTPHY_RxIQCompB(core) macro */
#define HTPHY_RxIQCompB(core)  (((core == 0) ? HTPHY_Core1RxIQCompB0 : \
                                 ((core == 1) ? HTPHY_Core2RxIQCompB1 : \
                                  HTPHY_Core3RxIQCompB2)))

/* HTPHY_TSSIBiasVal(core) macro */
#define HTPHY_TSSIBiasVal(core)  (((core == 0) ? HTPHY_TSSIBiasVal1 : \
                                   ((core == 1) ? HTPHY_TSSIBiasVal2 : \
                                    HTPHY_TSSIBiasVal3)))

/* HTPHY_TxPwrCtrlStatus(core) macro, alias and bit fields */
#define HTPHY_TxPwrCtrlStatus(core)  (((core == 0) ? HTPHY_Core1TxPwrCtrlStatus : \
                                       ((core == 1) ? HTPHY_Core2TxPwrCtrlStatus : \
                                        HTPHY_Core3TxPwrCtrlStatus)))

#define HTPHY_TxPwrCtrlStatus_CR0 HTPHY_Core1TxPwrCtrlStatus
#define HTPHY_TxPwrCtrlStatus_CR1 HTPHY_Core2TxPwrCtrlStatus
#define HTPHY_TxPwrCtrlStatus_CR2 HTPHY_Core3TxPwrCtrlStatus

#define HTPHY_TxPwrCtrlStatus_estPwrAdjValid_SHIFT 15
#define HTPHY_TxPwrCtrlStatus_estPwrAdjValid_MASK (0x1 << HTPHY_TxPwrCtrlStatus_estPwrAdjValid_SHIFT)
#define HTPHY_TxPwrCtrlStatus_baseIndex_SHIFT 8
#define HTPHY_TxPwrCtrlStatus_baseIndex_MASK (0x7f << HTPHY_TxPwrCtrlStatus_baseIndex_SHIFT)
#define HTPHY_TxPwrCtrlStatus_estPwr_adj_SHIFT 0
#define HTPHY_TxPwrCtrlStatus_estPwr_adj_MASK (0xff << HTPHY_TxPwrCtrlStatus_estPwr_adj_SHIFT)

/* Shorthand HTPHY register macros, definitions and field names (end) ------- */

/* Misc other defines --------------------------------------------------------*/

/* HTPHY RFSeq Commands */
#define HTPHY_RFSEQ_RX2TX		0x0
#define HTPHY_RFSEQ_TX2RX		0x1
#define HTPHY_RFSEQ_RESET2RX		0x2
#define HTPHY_RFSEQ_UPDATEGAINH		0x3
#define HTPHY_RFSEQ_UPDATEGAINL		0x4
#define HTPHY_RFSEQ_UPDATEGAINU		0x5

/* HTPHY AUXADC_SEL Codes */
#define HTPHY_AUXADC_SEL_W1 		0x0
#define HTPHY_AUXADC_SEL_W2 		0x1
#define HTPHY_AUXADC_SEL_NB 		0x2
#define HTPHY_AUXADC_SEL_IQ 		0x3
#define HTPHY_AUXADC_SEL_TSSI		0x4
#define HTPHY_AUXADC_SEL_TEMPSENSE	0x5
#define HTPHY_AUXADC_SEL_TBD 		0x6
#define HTPHY_AUXADC_SEL_OFF 		0x7

/* HTPHY RFSeq Events */
#define HTPHY_RFSEQ_CMD_NOP		0x0
#define HTPHY_RFSEQ_CMD_RXG_FBW		0x1
#define HTPHY_RFSEQ_CMD_TR_SWITCH	0x2
#define HTPHY_RFSEQ_CMD_INT_PA_PU	0x3
#define HTPHY_RFSEQ_CMD_EXT_PA		0x4
#define HTPHY_RFSEQ_CMD_RXPD_TXPD	0x5
#define HTPHY_RFSEQ_CMD_TX_GAIN		0x6
#define HTPHY_RFSEQ_CMD_RX_GAIN		0x7
#define HTPHY_RFSEQ_CMD_CLR_HIQ_DIS	0x8
#define HTPHY_RFSEQ_CMD_SET_LPF_H_HPC	0xA
#define HTPHY_RFSEQ_CMD_SET_LPF_M_HPC	0xC
#define HTPHY_RFSEQ_CMD_SET_LPF_L_HPC	0xE
#define HTPHY_RFSEQ_CMD_CLR_RXTX_BIAS   0XF
#define HTPHY_RFSEQ_CMD_END		0x1F
