$date
	Sat Sep 28 21:50:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Simulacao $end
$var wire 7 ! s [6:0] $end
$var reg 1 " D $end
$var reg 3 # N [2:0] $end
$scope module u1 $end
$var wire 1 " D $end
$var wire 3 $ N [2:0] $end
$var wire 7 % s [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#1
b1111111 !
b1111111 %
0"
b0 #
b0 $
#3
1"
#5
b11010 !
b11010 %
0"
b100 #
b100 $
#7
b111001 !
b111001 %
1"
#9
b1100 !
b1100 %
0"
b10 #
b10 $
#11
b10101 !
b10101 %
1"
#13
b101010 !
b101010 %
0"
b110 #
b110 $
#15
b100111 !
b100111 %
1"
#17
b1001000 !
b1001000 %
0"
b1 #
b1 $
#19
b100011 !
b100011 %
1"
#21
b1111000 !
b1111000 %
0"
b101 #
b101 $
#23
b100101 !
b100101 %
1"
#25
b110110 !
b110110 %
0"
b11 #
b11 $
#27
b10111 !
b10111 %
1"
#29
b1001010 !
b1001010 %
0"
b111 #
b111 $
#31
b1000101 !
b1000101 %
1"
#33
