

================================================================
== Vitis HLS Report for 'upsamp4'
================================================================
* Date:           Wed Jan 31 18:23:32 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      521|      521|  5.210 us|  5.210 us|  521|  521|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |      519|      519|        16|          8|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    139|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        3|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    357|    -|
|Register         |        -|   -|   1102|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        3|   0|   1102|    496|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      3|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |upsam_buf4_U  |upsamp4_upsam_buf4_RAM_AUTO_1R1W  |        3|  0|   0|    0|    32|   40|     1|         1280|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                  |        3|  0|   0|    0|    32|   40|     1|         1280|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_3_fu_292_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln76_fu_266_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln84_fu_411_p2                |         +|   0|  0|  13|           5|           5|
    |cona_col_3_fu_430_p2              |         +|   0|  0|  13|           4|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_374                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_446                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_733                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_737                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state8    |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_260_p2               |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln77_fu_278_p2               |      icmp|   0|  0|  13|           4|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_fu_334_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln76_3_fu_298_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln76_fu_284_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln84_fu_381_p2                |       xor|   0|  0|   4|           3|           4|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 139|          59|          54|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  48|          9|    1|          9|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182  |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192   |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202     |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212       |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222         |   9|          2|   40|         80|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232           |   9|          2|   40|         80|
    |ap_sig_allocacmp_cona_col_load                                     |   9|          2|    4|          8|
    |ap_sig_allocacmp_cona_row_load                                     |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load                               |   9|          2|    7|         14|
    |cona_col_fu_68                                                     |   9|          2|    4|          8|
    |cona_row_fu_72                                                     |   9|          2|    4|          8|
    |conv4_out_blk_n                                                    |   9|          2|    1|          2|
    |indvar_flatten_fu_76                                               |   9|          2|    7|         14|
    |real_start                                                         |   9|          2|    1|          2|
    |upsam_buf4_address0                                                |  42|          8|    5|         40|
    |upsam_buf4_address1                                                |  48|          9|    5|         45|
    |upsamp4_out_blk_n                                                  |   9|          2|    1|          2|
    |upsamp4_out_din                                                    |  48|          9|   40|        360|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 357|         73|  367|       1086|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   8|   0|    8|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i571115212735_reg_172   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_181016202834_reg_182  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_21214222636_reg_192   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933_reg_202     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_4232537_reg_212       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032_reg_222         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_638_reg_232           |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182  |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192   |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202     |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212       |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222         |  40|   0|   40|          0|
    |ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232           |  40|   0|   40|          0|
    |cona_col_fu_68                                                     |   4|   0|    4|          0|
    |cona_row_fu_72                                                     |   4|   0|    4|          0|
    |conv4_out_read_1_reg_529                                           |  40|   0|   40|          0|
    |conv4_out_read_2_reg_555                                           |  40|   0|   40|          0|
    |conv4_out_read_3_reg_582                                           |  40|   0|   40|          0|
    |conv4_out_read_4_reg_597                                           |  40|   0|   40|          0|
    |conv4_out_read_5_reg_612                                           |  40|   0|   40|          0|
    |conv4_out_read_reg_509                                             |  40|   0|   40|          0|
    |div15_i_udiv_cast_cast_reg_495                                     |   2|   0|    2|          0|
    |div15_i_udiv_reg_486                                               |   3|   0|    3|          0|
    |empty_reg_500                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_477                                                  |   1|   0|    1|          0|
    |indvar_flatten_fu_76                                               |   7|   0|    7|          0|
    |select_ln76_reg_481                                                |   4|   0|    4|          0|
    |start_once_reg                                                     |   1|   0|    1|          0|
    |upsam_buf_addr_26_reg_524                                          |   3|   0|    5|          2|
    |upsam_buf_addr_27_reg_545                                          |   4|   0|    5|          1|
    |upsam_buf_addr_28_reg_550                                          |   3|   0|    5|          2|
    |upsam_buf_addr_29_reg_570                                          |   5|   0|    5|          0|
    |upsam_buf_addr_30_reg_576                                          |   3|   0|    5|          2|
    |upsam_buf_load_23_reg_560                                          |  40|   0|   40|          0|
    |upsam_buf_load_24_reg_565                                          |  40|   0|   40|          0|
    |upsam_buf_load_25_reg_587                                          |  40|   0|   40|          0|
    |upsam_buf_load_26_reg_592                                          |  40|   0|   40|          0|
    |upsam_buf_load_29_reg_627                                          |  40|   0|   40|          0|
    |upsam_buf_load_reg_534                                             |  40|   0|   40|          0|
    |xor_ln84_reg_539                                                   |   3|   0|    3|          0|
    |zext_ln84_24_cast_reg_519                                          |   3|   0|    4|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |1102|   0| 1110|          8|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|       upsamp4|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|       upsamp4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|       upsamp4|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|       upsamp4|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|       upsamp4|  return value|
|conv4_out_dout              |   in|   40|     ap_fifo|     conv4_out|       pointer|
|conv4_out_num_data_valid    |   in|    2|     ap_fifo|     conv4_out|       pointer|
|conv4_out_fifo_cap          |   in|    2|     ap_fifo|     conv4_out|       pointer|
|conv4_out_empty_n           |   in|    1|     ap_fifo|     conv4_out|       pointer|
|conv4_out_read              |  out|    1|     ap_fifo|     conv4_out|       pointer|
|upsamp4_out_din             |  out|   40|     ap_fifo|   upsamp4_out|       pointer|
|upsamp4_out_num_data_valid  |   in|    2|     ap_fifo|   upsamp4_out|       pointer|
|upsamp4_out_fifo_cap        |   in|    2|     ap_fifo|   upsamp4_out|       pointer|
|upsamp4_out_full_n          |   in|    1|     ap_fifo|   upsamp4_out|       pointer|
|upsamp4_out_write           |  out|    1|     ap_fifo|   upsamp4_out|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 19 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 20 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv4_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%upsam_buf4 = alloca i64 1" [decode.cpp:121]   --->   Operation 24 'alloca' 'upsam_buf4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln76 = store i7 0, i7 %indvar_flatten" [decode.cpp:76->decode.cpp:122]   --->   Operation 25 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 0, i4 %cona_row" [decode.cpp:76->decode.cpp:122]   --->   Operation 26 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 0, i4 %cona_col" [decode.cpp:76->decode.cpp:122]   --->   Operation 27 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body9.i" [decode.cpp:76->decode.cpp:122]   --->   Operation 28 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [decode.cpp:76->decode.cpp:122]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln76 = icmp_eq  i7 %indvar_flatten_load, i7 64" [decode.cpp:76->decode.cpp:122]   --->   Operation 30 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln76 = add i7 %indvar_flatten_load, i7 1" [decode.cpp:76->decode.cpp:122]   --->   Operation 31 'add' 'add_ln76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:76->decode.cpp:122]   --->   Operation 32 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cona_col_load = load i4 %cona_col" [decode.cpp:77->decode.cpp:122]   --->   Operation 33 'load' 'cona_col_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cona_row_load = load i4 %cona_row" [decode.cpp:76->decode.cpp:122]   --->   Operation 34 'load' 'cona_row_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln77 = icmp_eq  i4 %cona_col_load, i4 8" [decode.cpp:77->decode.cpp:122]   --->   Operation 35 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i4 0, i4 %cona_col_load" [decode.cpp:76->decode.cpp:122]   --->   Operation 36 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln76_3 = add i4 %cona_row_load, i4 1" [decode.cpp:76->decode.cpp:122]   --->   Operation 37 'add' 'add_ln76_3' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln76_3 = select i1 %icmp_ln77, i4 %add_ln76_3, i4 %cona_row_load" [decode.cpp:76->decode.cpp:122]   --->   Operation 38 'select' 'select_ln76_3' <Predicate = (!icmp_ln76)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %select_ln76_3" [decode.cpp:76->decode.cpp:122]   --->   Operation 39 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i4 %select_ln76" [decode.cpp:77->decode.cpp:122]   --->   Operation 40 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln76, i32 1, i32 3" [decode.cpp:76->decode.cpp:122]   --->   Operation 41 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln76, i32 1, i32 2" [decode.cpp:76->decode.cpp:122]   --->   Operation 42 'partselect' 'div15_i_udiv_cast_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%empty = or i1 %trunc_ln77, i1 %trunc_ln76" [decode.cpp:77->decode.cpp:122]   --->   Operation 43 'or' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %empty, void %if.then.i.7, void %for.inc.i.6.thread" [decode.cpp:80->decode.cpp:122]   --->   Operation 44 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln77 = store i7 %add_ln76, i7 %indvar_flatten" [decode.cpp:77->decode.cpp:122]   --->   Operation 45 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln77 = store i4 %select_ln76_3, i4 %cona_row" [decode.cpp:77->decode.cpp:122]   --->   Operation 46 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %div15_i_udiv" [decode.cpp:84->decode.cpp:122]   --->   Operation 47 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84" [decode.cpp:84->decode.cpp:122]   --->   Operation 48 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.63ns)   --->   "%conv4_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 49 'read' 'conv4_out_read' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read, i5 %upsam_buf_addr" [decode.cpp:82->decode.cpp:122]   --->   Operation 50 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%upsam_buf_load = load i5 %upsam_buf_addr" [decode.cpp:84->decode.cpp:122]   --->   Operation 51 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln84_23_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %div15_i_udiv_cast_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 52 'bitconcatenate' 'zext_ln84_23_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln84_23 = zext i3 %zext_ln84_23_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 53 'zext' 'zext_ln84_23' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%upsam_buf_addr_25 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_23" [decode.cpp:84->decode.cpp:122]   --->   Operation 54 'getelementptr' 'upsam_buf_addr_25' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln84_24_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv" [decode.cpp:84->decode.cpp:122]   --->   Operation 55 'bitconcatenate' 'zext_ln84_24_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln84_24 = zext i4 %zext_ln84_24_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 56 'zext' 'zext_ln84_24' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%upsam_buf_addr_26 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_24" [decode.cpp:84->decode.cpp:122]   --->   Operation 57 'getelementptr' 'upsam_buf_addr_26' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%conv4_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 58 'read' 'conv4_out_read_1' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_1, i5 %upsam_buf_addr_25" [decode.cpp:82->decode.cpp:122]   --->   Operation 59 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%upsam_buf_load = load i5 %upsam_buf_addr" [decode.cpp:84->decode.cpp:122]   --->   Operation 60 'load' 'upsam_buf_load' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%upsam_buf_load_23 = load i5 %upsam_buf_addr_25" [decode.cpp:84->decode.cpp:122]   --->   Operation 61 'load' 'upsam_buf_load_23' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%upsam_buf_load_24 = load i5 %upsam_buf_addr_26" [decode.cpp:84->decode.cpp:122]   --->   Operation 62 'load' 'upsam_buf_load_24' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast = zext i3 %div15_i_udiv" [decode.cpp:76->decode.cpp:122]   --->   Operation 63 'zext' 'div15_i_udiv_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.96ns)   --->   "%xor_ln84 = xor i3 %div15_i_udiv, i3 4" [decode.cpp:84->decode.cpp:122]   --->   Operation 64 'xor' 'xor_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i3 %xor_ln84" [decode.cpp:84->decode.cpp:122]   --->   Operation 65 'sext' 'sext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln84_25 = zext i4 %sext_ln84" [decode.cpp:84->decode.cpp:122]   --->   Operation 66 'zext' 'zext_ln84_25' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%upsam_buf_addr_27 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_25" [decode.cpp:84->decode.cpp:122]   --->   Operation 67 'getelementptr' 'upsam_buf_addr_27' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln84_26_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 68 'bitconcatenate' 'zext_ln84_26_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln84_26 = zext i5 %zext_ln84_26_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 69 'zext' 'zext_ln84_26' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%upsam_buf_addr_28 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_26" [decode.cpp:84->decode.cpp:122]   --->   Operation 70 'getelementptr' 'upsam_buf_addr_28' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (3.63ns)   --->   "%conv4_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 71 'read' 'conv4_out_read_2' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_4 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_2, i5 %upsam_buf_addr_26" [decode.cpp:82->decode.cpp:122]   --->   Operation 72 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%upsam_buf_load_23 = load i5 %upsam_buf_addr_25" [decode.cpp:84->decode.cpp:122]   --->   Operation 73 'load' 'upsam_buf_load_23' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%upsam_buf_load_24 = load i5 %upsam_buf_addr_26" [decode.cpp:84->decode.cpp:122]   --->   Operation 74 'load' 'upsam_buf_load_24' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%upsam_buf_load_25 = load i5 %upsam_buf_addr_27" [decode.cpp:84->decode.cpp:122]   --->   Operation 75 'load' 'upsam_buf_load_25' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%upsam_buf_load_26 = load i5 %upsam_buf_addr_28" [decode.cpp:84->decode.cpp:122]   --->   Operation 76 'load' 'upsam_buf_load_26' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [decode.cpp:78->decode.cpp:122]   --->   Operation 79 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [decode.cpp:77->decode.cpp:122]   --->   Operation 80 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast1 = zext i3 %div15_i_udiv" [decode.cpp:76->decode.cpp:122]   --->   Operation 81 'zext' 'div15_i_udiv_cast1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.78ns)   --->   "%add_ln84 = add i5 %div15_i_udiv_cast1, i5 20" [decode.cpp:84->decode.cpp:122]   --->   Operation 82 'add' 'add_ln84' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln84_27 = zext i5 %add_ln84" [decode.cpp:84->decode.cpp:122]   --->   Operation 83 'zext' 'zext_ln84_27' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%upsam_buf_addr_29 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_27" [decode.cpp:84->decode.cpp:122]   --->   Operation 84 'getelementptr' 'upsam_buf_addr_29' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i4 %zext_ln84_24_cast" [decode.cpp:84->decode.cpp:122]   --->   Operation 85 'sext' 'sext_ln84_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln84_28 = zext i5 %sext_ln84_6" [decode.cpp:84->decode.cpp:122]   --->   Operation 86 'zext' 'zext_ln84_28' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%upsam_buf_addr_30 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_28" [decode.cpp:84->decode.cpp:122]   --->   Operation 87 'getelementptr' 'upsam_buf_addr_30' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.63ns)   --->   "%conv4_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 88 'read' 'conv4_out_read_3' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_5 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_3, i5 %upsam_buf_addr_27" [decode.cpp:82->decode.cpp:122]   --->   Operation 89 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%upsam_buf_load_25 = load i5 %upsam_buf_addr_27" [decode.cpp:84->decode.cpp:122]   --->   Operation 90 'load' 'upsam_buf_load_25' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%upsam_buf_load_26 = load i5 %upsam_buf_addr_28" [decode.cpp:84->decode.cpp:122]   --->   Operation 91 'load' 'upsam_buf_load_26' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%upsam_buf_load_27 = load i5 %upsam_buf_addr_29" [decode.cpp:84->decode.cpp:122]   --->   Operation 92 'load' 'upsam_buf_load_27' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%upsam_buf_load_28 = load i5 %upsam_buf_addr_30" [decode.cpp:84->decode.cpp:122]   --->   Operation 93 'load' 'upsam_buf_load_28' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 94 [1/1] (3.63ns)   --->   "%conv4_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 94 'read' 'conv4_out_read_4' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_6 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_4, i5 %upsam_buf_addr_28" [decode.cpp:82->decode.cpp:122]   --->   Operation 95 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_6 : Operation 96 [1/2] (3.25ns)   --->   "%upsam_buf_load_27 = load i5 %upsam_buf_addr_29" [decode.cpp:84->decode.cpp:122]   --->   Operation 96 'load' 'upsam_buf_load_27' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_6 : Operation 97 [1/2] (3.25ns)   --->   "%upsam_buf_load_28 = load i5 %upsam_buf_addr_30" [decode.cpp:84->decode.cpp:122]   --->   Operation 97 'load' 'upsam_buf_load_28' <Predicate = (!icmp_ln76 & empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln80 = br void %for.inc.i.7" [decode.cpp:80->decode.cpp:122]   --->   Operation 98 'br' 'br_ln80' <Predicate = (!icmp_ln76 & empty)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 99 [1/1] (3.63ns)   --->   "%conv4_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 99 'read' 'conv4_out_read_5' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_7 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_5, i5 %upsam_buf_addr_29" [decode.cpp:82->decode.cpp:122]   --->   Operation 100 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 101 [1/1] (3.63ns)   --->   "%conv4_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 101 'read' 'conv4_out_read_6' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_6, i5 %upsam_buf_addr_30" [decode.cpp:82->decode.cpp:122]   --->   Operation 102 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln83 = br void %for.inc.i.7" [decode.cpp:83->decode.cpp:122]   --->   Operation 103 'br' 'br_ln83' <Predicate = (!icmp_ln76 & !empty)> <Delay = 1.58>
ST_8 : Operation 104 [1/1] (1.73ns)   --->   "%cona_col_3 = add i4 %select_ln76, i4 1" [decode.cpp:77->decode.cpp:122]   --->   Operation 104 'add' 'cona_col_3' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln77 = store i4 %cona_col_3, i4 %cona_col" [decode.cpp:77->decode.cpp:122]   --->   Operation 105 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [decode.cpp:123]   --->   Operation 132 'ret' 'ret_ln123' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 106 [1/1] (3.63ns)   --->   "%conv4_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv4_out" [decode.cpp:81->decode.cpp:122]   --->   Operation 106 'read' 'conv4_out_read_7' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i3 %xor_ln84" [decode.cpp:82->decode.cpp:122]   --->   Operation 107 'sext' 'sext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %sext_ln82" [decode.cpp:82->decode.cpp:122]   --->   Operation 108 'zext' 'zext_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%upsam_buf_addr_31 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln82" [decode.cpp:82->decode.cpp:122]   --->   Operation 109 'getelementptr' 'upsam_buf_addr_31' <Predicate = (!icmp_ln76 & !empty)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln82 = store i40 %conv4_out_read_7, i5 %upsam_buf_addr_31" [decode.cpp:82->decode.cpp:122]   --->   Operation 110 'store' 'store_ln82' <Predicate = (!icmp_ln76 & !empty)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i571115212735 = phi i40 %upsam_buf_load, void %for.inc.i.6.thread, i40 %conv4_out_read, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 111 'phi' 'arrayidx18_0_0_0_load_i571115212735' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i571115212735" [decode.cpp:84->decode.cpp:122]   --->   Operation 112 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_181016202834 = phi i40 %upsam_buf_load_23, void %for.inc.i.6.thread, i40 %conv4_out_read_1, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 113 'phi' 'arrayidx18_0_0_0_load_i_181016202834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_181016202834" [decode.cpp:84->decode.cpp:122]   --->   Operation 114 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln84_7 = sext i3 %xor_ln84" [decode.cpp:84->decode.cpp:122]   --->   Operation 115 'sext' 'sext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln84_29 = zext i5 %sext_ln84_7" [decode.cpp:84->decode.cpp:122]   --->   Operation 116 'zext' 'zext_ln84_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%upsam_buf_addr_32 = getelementptr i40 %upsam_buf4, i64 0, i64 %zext_ln84_29" [decode.cpp:84->decode.cpp:122]   --->   Operation 117 'getelementptr' 'upsam_buf_addr_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (3.25ns)   --->   "%upsam_buf_load_29 = load i5 %upsam_buf_addr_32" [decode.cpp:84->decode.cpp:122]   --->   Operation 118 'load' 'upsam_buf_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_21214222636 = phi i40 %upsam_buf_load_24, void %for.inc.i.6.thread, i40 %conv4_out_read_2, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 119 'phi' 'arrayidx18_0_0_0_load_i_21214222636' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_21214222636" [decode.cpp:84->decode.cpp:122]   --->   Operation 120 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%upsam_buf_load_29 = load i5 %upsam_buf_addr_32" [decode.cpp:84->decode.cpp:122]   --->   Operation 121 'load' 'upsam_buf_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_317192933 = phi i40 %upsam_buf_load_25, void %for.inc.i.6.thread, i40 %conv4_out_read_3, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 122 'phi' 'arrayidx18_0_0_0_load_i_317192933' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_317192933" [decode.cpp:84->decode.cpp:122]   --->   Operation 123 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_4232537 = phi i40 %upsam_buf_load_26, void %for.inc.i.6.thread, i40 %conv4_out_read_4, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 124 'phi' 'arrayidx18_0_0_0_load_i_4232537' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_4232537" [decode.cpp:84->decode.cpp:122]   --->   Operation 125 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 3.63>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_53032 = phi i40 %upsam_buf_load_27, void %for.inc.i.6.thread, i40 %conv4_out_read_5, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 126 'phi' 'arrayidx18_0_0_0_load_i_53032' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_53032" [decode.cpp:84->decode.cpp:122]   --->   Operation 127 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 3.63>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%arrayidx18_0_0_0_load_i_638 = phi i40 %upsam_buf_load_28, void %for.inc.i.6.thread, i40 %conv4_out_read_6, void %if.then.i.7" [decode.cpp:84->decode.cpp:122]   --->   Operation 128 'phi' 'arrayidx18_0_0_0_load_i_638' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %arrayidx18_0_0_0_load_i_638" [decode.cpp:84->decode.cpp:122]   --->   Operation 129 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 130 [1/1] (3.63ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp4_out, i40 %upsam_buf_load_29" [decode.cpp:84->decode.cpp:122]   --->   Operation 130 'write' 'write_ln84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body9.i" [decode.cpp:77->decode.cpp:122]   --->   Operation 131 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col                             (alloca           ) [ 01111111100000000]
cona_row                             (alloca           ) [ 01000000000000000]
indvar_flatten                       (alloca           ) [ 01000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000]
specinterface_ln0                    (specinterface    ) [ 00000000000000000]
upsam_buf4                           (alloca           ) [ 01111111111000000]
store_ln76                           (store            ) [ 00000000000000000]
store_ln76                           (store            ) [ 00000000000000000]
store_ln76                           (store            ) [ 00000000000000000]
br_ln76                              (br               ) [ 00000000000000000]
indvar_flatten_load                  (load             ) [ 00000000000000000]
icmp_ln76                            (icmp             ) [ 01111111111111111]
add_ln76                             (add              ) [ 00000000000000000]
br_ln76                              (br               ) [ 00000000000000000]
cona_col_load                        (load             ) [ 00000000000000000]
cona_row_load                        (load             ) [ 00000000000000000]
icmp_ln77                            (icmp             ) [ 00000000000000000]
select_ln76                          (select           ) [ 00111111100000000]
add_ln76_3                           (add              ) [ 00000000000000000]
select_ln76_3                        (select           ) [ 00000000000000000]
trunc_ln76                           (trunc            ) [ 00000000000000000]
trunc_ln77                           (trunc            ) [ 00000000000000000]
div15_i_udiv                         (partselect       ) [ 00111100000000000]
div15_i_udiv_cast_cast               (partselect       ) [ 00110000000000000]
empty                                (or               ) [ 01111111111111111]
br_ln80                              (br               ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
zext_ln84                            (zext             ) [ 00000000000000000]
upsam_buf_addr                       (getelementptr    ) [ 00010000000000000]
conv4_out_read                       (read             ) [ 01011111110000000]
store_ln82                           (store            ) [ 00000000000000000]
zext_ln84_23_cast                    (bitconcatenate   ) [ 00000000000000000]
zext_ln84_23                         (zext             ) [ 00000000000000000]
upsam_buf_addr_25                    (getelementptr    ) [ 00001000000000000]
zext_ln84_24_cast                    (bitconcatenate   ) [ 00001100000000000]
zext_ln84_24                         (zext             ) [ 00000000000000000]
upsam_buf_addr_26                    (getelementptr    ) [ 00001000000000000]
conv4_out_read_1                     (read             ) [ 01101111111000000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load                       (load             ) [ 01001111110000000]
div15_i_udiv_cast                    (zext             ) [ 00000000000000000]
xor_ln84                             (xor              ) [ 01100111111000000]
sext_ln84                            (sext             ) [ 00000000000000000]
zext_ln84_25                         (zext             ) [ 00000000000000000]
upsam_buf_addr_27                    (getelementptr    ) [ 00000100000000000]
zext_ln84_26_cast                    (bitconcatenate   ) [ 00000000000000000]
zext_ln84_26                         (zext             ) [ 00000000000000000]
upsam_buf_addr_28                    (getelementptr    ) [ 00000110000000000]
conv4_out_read_2                     (read             ) [ 01110111111100000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_23                    (load             ) [ 01100111111000000]
upsam_buf_load_24                    (load             ) [ 01110111111100000]
specloopname_ln0                     (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0                (speclooptripcount) [ 00000000000000000]
specpipeline_ln78                    (specpipeline     ) [ 00000000000000000]
specloopname_ln77                    (specloopname     ) [ 00000000000000000]
div15_i_udiv_cast1                   (zext             ) [ 00000000000000000]
add_ln84                             (add              ) [ 00000000000000000]
zext_ln84_27                         (zext             ) [ 00000000000000000]
upsam_buf_addr_29                    (getelementptr    ) [ 00000011000000000]
sext_ln84_6                          (sext             ) [ 00000000000000000]
zext_ln84_28                         (zext             ) [ 00000000000000000]
upsam_buf_addr_30                    (getelementptr    ) [ 00000011100000000]
conv4_out_read_3                     (read             ) [ 01111011111110000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_25                    (load             ) [ 01111011111110000]
upsam_buf_load_26                    (load             ) [ 01111111111111000]
conv4_out_read_4                     (read             ) [ 01111111111111000]
store_ln82                           (store            ) [ 00000000000000000]
upsam_buf_load_27                    (load             ) [ 01111111111111100]
upsam_buf_load_28                    (load             ) [ 01111111111111110]
br_ln80                              (br               ) [ 01111111111111110]
conv4_out_read_5                     (read             ) [ 01111110111111100]
store_ln82                           (store            ) [ 00000000000000000]
conv4_out_read_6                     (read             ) [ 01111111111111110]
store_ln82                           (store            ) [ 00000000000000000]
br_ln83                              (br               ) [ 01111111111111110]
cona_col_3                           (add              ) [ 00000000000000000]
store_ln77                           (store            ) [ 00000000000000000]
conv4_out_read_7                     (read             ) [ 00000000000000000]
sext_ln82                            (sext             ) [ 00000000000000000]
zext_ln82                            (zext             ) [ 00000000000000000]
upsam_buf_addr_31                    (getelementptr    ) [ 00000000000000000]
store_ln82                           (store            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i571115212735  (phi              ) [ 01000000010000000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_181016202834 (phi              ) [ 01100000011000000]
write_ln84                           (write            ) [ 00000000000000000]
sext_ln84_7                          (sext             ) [ 00000000000000000]
zext_ln84_29                         (zext             ) [ 00000000000000000]
upsam_buf_addr_32                    (getelementptr    ) [ 00010000000100000]
arrayidx18_0_0_0_load_i_21214222636  (phi              ) [ 01110000011100000]
write_ln84                           (write            ) [ 00000000000000000]
upsam_buf_load_29                    (load             ) [ 00001111100011111]
arrayidx18_0_0_0_load_i_317192933    (phi              ) [ 01111000011110000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_4232537      (phi              ) [ 01111100011111000]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_53032        (phi              ) [ 01111110011111100]
write_ln84                           (write            ) [ 00000000000000000]
arrayidx18_0_0_0_load_i_638          (phi              ) [ 01111111011111110]
write_ln84                           (write            ) [ 00000000000000000]
write_ln84                           (write            ) [ 00000000000000000]
br_ln77                              (br               ) [ 00000000000000000]
ret_ln123                            (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv4_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="cona_col_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cona_row_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="upsam_buf4_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="40" slack="0"/>
<pin id="86" dir="0" index="1" bw="40" slack="0"/>
<pin id="87" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv4_out_read/2 conv4_out_read_1/3 conv4_out_read_2/4 conv4_out_read_3/5 conv4_out_read_4/6 conv4_out_read_5/7 conv4_out_read_6/8 conv4_out_read_7/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="0" index="2" bw="40" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/9 write_ln84/10 write_ln84/11 write_ln84/12 write_ln84/13 write_ln84/14 write_ln84/15 write_ln84/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="upsam_buf_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="40" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="5" slack="0"/>
<pin id="123" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="40" slack="6"/>
<pin id="125" dir="1" index="7" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/2 upsam_buf_load/2 store_ln82/3 upsam_buf_load_23/3 upsam_buf_load_24/3 store_ln82/4 upsam_buf_load_25/4 upsam_buf_load_26/4 store_ln82/5 upsam_buf_load_27/5 upsam_buf_load_28/5 store_ln82/6 store_ln82/7 store_ln82/8 store_ln82/9 upsam_buf_load_29/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="upsam_buf_addr_25_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_25/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="upsam_buf_addr_26_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_26/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="upsam_buf_addr_27_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_27/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="upsam_buf_addr_28_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_28/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="upsam_buf_addr_29_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_29/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="upsam_buf_addr_30_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_30/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="upsam_buf_addr_31_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_31/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="upsam_buf_addr_32_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_32/10 "/>
</bind>
</comp>

<comp id="172" class="1005" name="arrayidx18_0_0_0_load_i571115212735_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i571115212735 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="arrayidx18_0_0_0_load_i571115212735_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="40" slack="6"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="40" slack="7"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i571115212735/9 "/>
</bind>
</comp>

<comp id="182" class="1005" name="arrayidx18_0_0_0_load_i_181016202834_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="184" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_181016202834 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="arrayidx18_0_0_0_load_i_181016202834_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="40" slack="6"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="40" slack="7"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_181016202834/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="arrayidx18_0_0_0_load_i_21214222636_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_21214222636 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="arrayidx18_0_0_0_load_i_21214222636_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="40" slack="7"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="40" slack="7"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_21214222636/11 "/>
</bind>
</comp>

<comp id="202" class="1005" name="arrayidx18_0_0_0_load_i_317192933_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_317192933 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="arrayidx18_0_0_0_load_i_317192933_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="40" slack="7"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="40" slack="7"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_317192933/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="arrayidx18_0_0_0_load_i_4232537_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_4232537 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="arrayidx18_0_0_0_load_i_4232537_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="40" slack="8"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="40" slack="7"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_4232537/13 "/>
</bind>
</comp>

<comp id="222" class="1005" name="arrayidx18_0_0_0_load_i_53032_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_53032 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="arrayidx18_0_0_0_load_i_53032_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="40" slack="8"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="40" slack="7"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_53032/14 "/>
</bind>
</comp>

<comp id="232" class="1005" name="arrayidx18_0_0_0_load_i_638_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="234" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayidx18_0_0_0_load_i_638 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="arrayidx18_0_0_0_load_i_638_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="40" slack="9"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="40" slack="7"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx18_0_0_0_load_i_638/15 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln76_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln76_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln76_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln76_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln76_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cona_col_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="cona_row_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln77_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln76_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln76_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln76_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln76_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln77_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="div15_i_udiv_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="3" slack="0"/>
<pin id="319" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="div15_i_udiv_cast_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="0" index="3" bw="3" slack="0"/>
<pin id="329" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv_cast_cast/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln77_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln77_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln84_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln84_23_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="2" slack="2"/>
<pin id="358" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_23_cast/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln84_23_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_23/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln84_24_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="2"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_24_cast/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln84_24_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_24/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="div15_i_udiv_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="3"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln84_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="3"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln84/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln84_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln84_25_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_25/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln84_26_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln84_26_cast/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln84_26_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_26/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="div15_i_udiv_cast1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="4"/>
<pin id="410" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast1/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln84_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln84_27_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_27/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln84_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="2"/>
<pin id="424" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_6/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln84_28_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_28/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="cona_col_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="7"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_3/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln77_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="7"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln82_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="5"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln82_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln84_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="6"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_7/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln84_29_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_29/10 "/>
</bind>
</comp>

<comp id="456" class="1005" name="cona_col_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="463" class="1005" name="cona_row_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="470" class="1005" name="indvar_flatten_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="477" class="1005" name="icmp_ln76_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln76_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="7"/>
<pin id="483" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="486" class="1005" name="div15_i_udiv_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv "/>
</bind>
</comp>

<comp id="495" class="1005" name="div15_i_udiv_cast_cast_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="2"/>
<pin id="497" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast_cast "/>
</bind>
</comp>

<comp id="500" class="1005" name="empty_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="504" class="1005" name="upsam_buf_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="1"/>
<pin id="506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="conv4_out_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="40" slack="7"/>
<pin id="511" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="upsam_buf_addr_25_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="1"/>
<pin id="516" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_25 "/>
</bind>
</comp>

<comp id="519" class="1005" name="zext_ln84_24_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="2"/>
<pin id="521" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln84_24_cast "/>
</bind>
</comp>

<comp id="524" class="1005" name="upsam_buf_addr_26_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_26 "/>
</bind>
</comp>

<comp id="529" class="1005" name="conv4_out_read_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="40" slack="7"/>
<pin id="531" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="upsam_buf_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="40" slack="6"/>
<pin id="536" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="upsam_buf_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="xor_ln84_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="5"/>
<pin id="541" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln84 "/>
</bind>
</comp>

<comp id="545" class="1005" name="upsam_buf_addr_27_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_27 "/>
</bind>
</comp>

<comp id="550" class="1005" name="upsam_buf_addr_28_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="1"/>
<pin id="552" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_28 "/>
</bind>
</comp>

<comp id="555" class="1005" name="conv4_out_read_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="40" slack="7"/>
<pin id="557" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="upsam_buf_load_23_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="40" slack="6"/>
<pin id="562" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="upsam_buf_load_23 "/>
</bind>
</comp>

<comp id="565" class="1005" name="upsam_buf_load_24_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="40" slack="7"/>
<pin id="567" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="upsam_buf_load_24 "/>
</bind>
</comp>

<comp id="570" class="1005" name="upsam_buf_addr_29_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_29 "/>
</bind>
</comp>

<comp id="576" class="1005" name="upsam_buf_addr_30_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_30 "/>
</bind>
</comp>

<comp id="582" class="1005" name="conv4_out_read_3_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="40" slack="7"/>
<pin id="584" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="upsam_buf_load_25_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="40" slack="7"/>
<pin id="589" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="upsam_buf_load_25 "/>
</bind>
</comp>

<comp id="592" class="1005" name="upsam_buf_load_26_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="40" slack="8"/>
<pin id="594" dir="1" index="1" bw="40" slack="8"/>
</pin_list>
<bind>
<opset="upsam_buf_load_26 "/>
</bind>
</comp>

<comp id="597" class="1005" name="conv4_out_read_4_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="40" slack="7"/>
<pin id="599" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_4 "/>
</bind>
</comp>

<comp id="602" class="1005" name="upsam_buf_load_27_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="40" slack="8"/>
<pin id="604" dir="1" index="1" bw="40" slack="8"/>
</pin_list>
<bind>
<opset="upsam_buf_load_27 "/>
</bind>
</comp>

<comp id="607" class="1005" name="upsam_buf_load_28_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="40" slack="9"/>
<pin id="609" dir="1" index="1" bw="40" slack="9"/>
</pin_list>
<bind>
<opset="upsam_buf_load_28 "/>
</bind>
</comp>

<comp id="612" class="1005" name="conv4_out_read_5_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="40" slack="7"/>
<pin id="614" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_5 "/>
</bind>
</comp>

<comp id="617" class="1005" name="conv4_out_read_6_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="40" slack="7"/>
<pin id="619" dir="1" index="1" bw="40" slack="7"/>
</pin_list>
<bind>
<opset="conv4_out_read_6 "/>
</bind>
</comp>

<comp id="622" class="1005" name="upsam_buf_addr_32_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="1"/>
<pin id="624" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_32 "/>
</bind>
</comp>

<comp id="627" class="1005" name="upsam_buf_load_29_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="40" slack="5"/>
<pin id="629" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="upsam_buf_load_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="84" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="127"><net_src comp="110" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="181"><net_src comp="175" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="191"><net_src comp="185" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="201"><net_src comp="195" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="211"><net_src comp="205" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="221"><net_src comp="215" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="275" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="278" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="275" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="284" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="284" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="284" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="338"><net_src comp="310" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="306" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="266" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="298" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="378" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="459"><net_src comp="68" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="466"><net_src comp="72" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="473"><net_src comp="76" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="480"><net_src comp="260" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="284" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="489"><net_src comp="314" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="498"><net_src comp="324" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="503"><net_src comp="334" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="97" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="512"><net_src comp="84" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="517"><net_src comp="110" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="522"><net_src comp="366" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="527"><net_src comp="116" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="532"><net_src comp="84" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="537"><net_src comp="103" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="542"><net_src comp="381" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="548"><net_src comp="130" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="553"><net_src comp="136" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="558"><net_src comp="84" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="563"><net_src comp="103" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="568"><net_src comp="103" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="573"><net_src comp="144" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="579"><net_src comp="150" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="585"><net_src comp="84" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="590"><net_src comp="103" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="595"><net_src comp="103" pin="7"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="600"><net_src comp="84" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="605"><net_src comp="103" pin="7"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="610"><net_src comp="103" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="615"><net_src comp="84" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="620"><net_src comp="84" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="625"><net_src comp="165" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="630"><net_src comp="103" pin="7"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp4_out | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: upsamp4 : conv4_out | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln76 : 1
		store_ln76 : 1
		store_ln76 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln77 : 2
		select_ln76 : 3
		add_ln76_3 : 2
		select_ln76_3 : 3
		trunc_ln76 : 4
		trunc_ln77 : 4
		div15_i_udiv : 4
		div15_i_udiv_cast_cast : 4
		empty : 5
		br_ln80 : 5
		store_ln77 : 3
		store_ln77 : 4
	State 2
		upsam_buf_addr : 1
		store_ln82 : 2
		upsam_buf_load : 2
	State 3
		zext_ln84_23 : 1
		upsam_buf_addr_25 : 2
		zext_ln84_24 : 1
		upsam_buf_addr_26 : 2
		store_ln82 : 3
		upsam_buf_load_23 : 3
		upsam_buf_load_24 : 3
	State 4
		zext_ln84_25 : 1
		upsam_buf_addr_27 : 2
		zext_ln84_26_cast : 1
		zext_ln84_26 : 2
		upsam_buf_addr_28 : 3
		upsam_buf_load_25 : 3
		upsam_buf_load_26 : 4
	State 5
		add_ln84 : 1
		zext_ln84_27 : 2
		upsam_buf_addr_29 : 3
		zext_ln84_28 : 1
		upsam_buf_addr_30 : 2
		upsam_buf_load_27 : 4
		upsam_buf_load_28 : 3
	State 6
	State 7
	State 8
		store_ln77 : 1
	State 9
		zext_ln82 : 1
		upsam_buf_addr_31 : 2
		store_ln82 : 3
		write_ln84 : 1
	State 10
		write_ln84 : 1
		zext_ln84_29 : 1
		upsam_buf_addr_32 : 2
		upsam_buf_load_29 : 3
	State 11
		write_ln84 : 1
	State 12
		write_ln84 : 1
	State 13
		write_ln84 : 1
	State 14
		write_ln84 : 1
	State 15
		write_ln84 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln76_fu_266        |    0    |    14   |
|    add   |       add_ln76_3_fu_292       |    0    |    13   |
|          |        add_ln84_fu_411        |    0    |    13   |
|          |       cona_col_3_fu_430       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln76_fu_260       |    0    |    14   |
|          |        icmp_ln77_fu_278       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln76_fu_284      |    0    |    4    |
|          |      select_ln76_3_fu_298     |    0    |    4    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln84_fu_381        |    0    |    3    |
|----------|-------------------------------|---------|---------|
|    or    |          empty_fu_334         |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |         grp_read_fu_84        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_90        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln76_fu_306       |    0    |    0    |
|          |       trunc_ln77_fu_310       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      div15_i_udiv_fu_314      |    0    |    0    |
|          | div15_i_udiv_cast_cast_fu_324 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln84_fu_350       |    0    |    0    |
|          |      zext_ln84_23_fu_361      |    0    |    0    |
|          |      zext_ln84_24_fu_373      |    0    |    0    |
|          |    div15_i_udiv_cast_fu_378   |    0    |    0    |
|          |      zext_ln84_25_fu_390      |    0    |    0    |
|   zext   |      zext_ln84_26_fu_403      |    0    |    0    |
|          |   div15_i_udiv_cast1_fu_408   |    0    |    0    |
|          |      zext_ln84_27_fu_417      |    0    |    0    |
|          |      zext_ln84_28_fu_425      |    0    |    0    |
|          |        zext_ln82_fu_443       |    0    |    0    |
|          |      zext_ln84_29_fu_451      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln84_23_cast_fu_354   |    0    |    0    |
|bitconcatenate|    zext_ln84_24_cast_fu_366   |    0    |    0    |
|          |    zext_ln84_26_cast_fu_395   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln84_fu_386       |    0    |    0    |
|   sext   |       sext_ln84_6_fu_422      |    0    |    0    |
|          |        sext_ln82_fu_440       |    0    |    0    |
|          |       sext_ln84_7_fu_448      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    93   |
|----------|-------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|upsam_buf4|    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
| arrayidx18_0_0_0_load_i571115212735_reg_172|   40   |
|arrayidx18_0_0_0_load_i_181016202834_reg_182|   40   |
| arrayidx18_0_0_0_load_i_21214222636_reg_192|   40   |
|  arrayidx18_0_0_0_load_i_317192933_reg_202 |   40   |
|   arrayidx18_0_0_0_load_i_4232537_reg_212  |   40   |
|    arrayidx18_0_0_0_load_i_53032_reg_222   |   40   |
|     arrayidx18_0_0_0_load_i_638_reg_232    |   40   |
|              cona_col_reg_456              |    4   |
|              cona_row_reg_463              |    4   |
|          conv4_out_read_1_reg_529          |   40   |
|          conv4_out_read_2_reg_555          |   40   |
|          conv4_out_read_3_reg_582          |   40   |
|          conv4_out_read_4_reg_597          |   40   |
|          conv4_out_read_5_reg_612          |   40   |
|          conv4_out_read_6_reg_617          |   40   |
|           conv4_out_read_reg_509           |   40   |
|       div15_i_udiv_cast_cast_reg_495       |    2   |
|            div15_i_udiv_reg_486            |    3   |
|                empty_reg_500               |    1   |
|              icmp_ln76_reg_477             |    1   |
|           indvar_flatten_reg_470           |    7   |
|             select_ln76_reg_481            |    4   |
|          upsam_buf_addr_25_reg_514         |    5   |
|          upsam_buf_addr_26_reg_524         |    5   |
|          upsam_buf_addr_27_reg_545         |    5   |
|          upsam_buf_addr_28_reg_550         |    5   |
|          upsam_buf_addr_29_reg_570         |    5   |
|          upsam_buf_addr_30_reg_576         |    5   |
|          upsam_buf_addr_32_reg_622         |    5   |
|           upsam_buf_addr_reg_504           |    5   |
|          upsam_buf_load_23_reg_560         |   40   |
|          upsam_buf_load_24_reg_565         |   40   |
|          upsam_buf_load_25_reg_587         |   40   |
|          upsam_buf_load_26_reg_592         |   40   |
|          upsam_buf_load_27_reg_602         |   40   |
|          upsam_buf_load_28_reg_607         |   40   |
|          upsam_buf_load_29_reg_627         |   40   |
|           upsam_buf_load_reg_534           |   40   |
|              xor_ln84_reg_539              |    3   |
|          zext_ln84_24_cast_reg_519         |    4   |
+--------------------------------------------+--------+
|                    Total                   |   953  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   8  |  40  |   320  ||    42   |
| grp_access_fu_103 |  p0  |  10  |   5  |   50   ||    53   |
| grp_access_fu_103 |  p2  |  10  |   0  |    0   ||    53   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   370  ||  7.3886 ||   148   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   93   |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   148  |    -   |
|  Register |    -   |    -   |   953  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   953  |   241  |    0   |
+-----------+--------+--------+--------+--------+--------+
