

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Sun Feb 21 01:44:57 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.982|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  413538|  420266|  413537|  420265| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_out_V_V = alloca i8, align 1" [nnet.cpp:411]   --->   Operation 17 'alloca' 'conv1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv2_out_V_V = alloca i8, align 1" [nnet.cpp:412]   --->   Operation 18 'alloca' 'conv2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pool1_out_V_V = alloca i8, align 1" [nnet.cpp:413]   --->   Operation 19 'alloca' 'pool1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pool2_out_V_V = alloca i8, align 1" [nnet.cpp:414]   --->   Operation 20 'alloca' 'pool2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fc1_out_V_V = alloca i8, align 1" [nnet.cpp:415]   --->   Operation 21 'alloca' 'fc1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fc2_out_V_V = alloca i8, align 1" [nnet.cpp:416]   --->   Operation 22 'alloca' 'fc2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_in_V_V = alloca i8, align 1"   --->   Operation 23 'alloca' 'image_in_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc181(i8* %image_in_V_V)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc181(i8* %image_in_V_V)"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1(i8* %conv1_out_V_V, i8* %image_in_V_V)" [nnet.cpp:424]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1(i8* %conv1_out_V_V, i8* %image_in_V_V)" [nnet.cpp:424]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1(i8* %pool1_out_V_V, i8* %conv1_out_V_V)" [nnet.cpp:427]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1(i8* %pool1_out_V_V, i8* %conv1_out_V_V)" [nnet.cpp:427]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2(i8* %conv2_out_V_V, i8* %pool1_out_V_V)" [nnet.cpp:429]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2(i8* %conv2_out_V_V, i8* %pool1_out_V_V)" [nnet.cpp:429]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2(i8* %pool2_out_V_V, i8* %conv2_out_V_V)" [nnet.cpp:432]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2(i8* %pool2_out_V_V, i8* %conv2_out_V_V)" [nnet.cpp:432]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer1(i8* %fc1_out_V_V, i8* %pool2_out_V_V)" [nnet.cpp:434]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer1(i8* %fc1_out_V_V, i8* %pool2_out_V_V)" [nnet.cpp:434]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer2(i8* %fc2_out_V_V, i8* %fc1_out_V_V)" [nnet.cpp:437]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer2(i8* %fc2_out_V_V, i8* %fc1_out_V_V)" [nnet.cpp:437]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer3(i32* %fc3_out_V_V, i8* %fc2_out_V_V)" [nnet.cpp:440]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str44) nounwind" [nnet.cpp:411]   --->   Operation 39 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %fc3_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)"   --->   Operation 40 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc3_out_V_V), !map !222"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty_491 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str182, [1 x i8]* @p_str182, i32 2, i32 2, i8* %conv1_out_V_V, i8* %conv1_out_V_V)"   --->   Operation 43 'specchannel' 'empty_491' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%empty_492 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %conv1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 44 'specinterface' 'empty_492' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%empty_493 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str189, [1 x i8]* @p_str189, i32 2, i32 2, i8* %conv2_out_V_V, i8* %conv2_out_V_V)"   --->   Operation 45 'specchannel' 'empty_493' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%empty_494 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %conv2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 46 'specinterface' 'empty_494' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%empty_495 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str196, [1 x i8]* @p_str196, i32 2, i32 2, i8* %pool1_out_V_V, i8* %pool1_out_V_V)"   --->   Operation 47 'specchannel' 'empty_495' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%empty_496 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %pool1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 48 'specinterface' 'empty_496' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%empty_497 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str203, [1 x i8]* @p_str203, i32 2, i32 2, i8* %pool2_out_V_V, i8* %pool2_out_V_V)"   --->   Operation 49 'specchannel' 'empty_497' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %pool2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 50 'specinterface' 'empty_498' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_499 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc1_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str210, [1 x i8]* @p_str210, i32 2, i32 2, i8* %fc1_out_V_V, i8* %fc1_out_V_V)"   --->   Operation 51 'specchannel' 'empty_499' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%empty_500 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %fc1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 52 'specinterface' 'empty_500' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%empty_501 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc2_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str217, [1 x i8]* @p_str217, i32 2, i32 2, i8* %fc2_out_V_V, i8* %fc2_out_V_V)"   --->   Operation 53 'specchannel' 'empty_501' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%empty_502 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %fc2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 54 'specinterface' 'empty_502' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%empty_503 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @image_in_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str224, [1 x i8]* @p_str224, i32 2, i32 2, i8* %image_in_V_V, i8* %image_in_V_V)"   --->   Operation 55 'specchannel' 'empty_503' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%empty_504 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %image_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str225, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str229, [1 x i8]* @p_str230)"   --->   Operation 56 'specinterface' 'empty_504' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer3(i32* %fc3_out_V_V, i8* %fc2_out_V_V)" [nnet.cpp:440]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [nnet.cpp:443]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
