$date
	Sat Aug 29 09:00:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! sum [31:0] $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 32 $ in1 [31:0] $end
$var reg 32 % in2 [31:0] $end
$scope module DUT $end
$var wire 1 # cin $end
$var wire 32 & in1 [31:0] $end
$var wire 32 ' in2 [31:0] $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 (
b111 '
b101 &
b111 %
b101 $
0#
0"
b1100 !
$end
#2
b1000 !
b1000 (
b1 $
b1 &
#3
b111 !
b111 (
b0 $
b0 &
#4
b1000 !
b1000 (
1#
b10 %
b10 '
b101 $
b101 &
#5
b110 !
b110 (
0#
b11 %
b11 '
b11 $
b11 &
#6
b11 !
b11 (
1#
b0 %
b0 '
b10 $
b10 &
