0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v,1697621744,verilog,,,,Practice2_tb,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sources_1/new/Practice2_B.v,1697621735,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v,,Practice2_B,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sources_1/new/Practice2_D.v,1697621178,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 5/project/project.srcs/sim_1/new/Practice2_tb.v,,Practice2_D,,,,,,,,
