Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/17201/Desktop/CO/P4/module/mipstest_isim_beh.exe -prj C:/Users/17201/Desktop/CO/P4/module/mipstest_beh.prj work.mipstest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/IFU.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/GRF.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/EXT.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/DM.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/CTRL.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/ALU.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/mips.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P4/module/mipstest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159840 KB
Fuse CPU Usage: 233 ms
Compiling module IFU
Compiling module GRF
Compiling module ALU
Compiling module DM
Compiling module EXT
Compiling module CTRL
Compiling module mips
Compiling module mipstest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/17201/Desktop/CO/P4/module/mipstest_isim_beh.exe
Fuse Memory Usage: 167364 KB
Fuse CPU Usage: 296 ms
