

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
97ae2fab7f6232ea95cbcd030f0fdc0b  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5573515f6ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92984c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929830..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd929848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92982c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5573515f6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18750
gpu_sim_insn = 12710760
gpu_ipc =     677.9072
gpu_tot_sim_cycle = 18750
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     677.9072
gpu_tot_issued_cta = 47
gpu_occupancy = 20.9591% 
gpu_tot_occupancy = 20.9591% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0235
partiton_level_parallism_total  =       2.0235
partiton_level_parallism_util =       3.7963
partiton_level_parallism_util_total  =       3.7963
L2_BW  =      91.7521 GB/Sec
L2_BW_total  =      91.7521 GB/Sec
gpu_total_sim_rate=353076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1245, 1246, 1245, 1245, 1246, 1245, 1246, 1246, 1244, 1246, 1245, 1246, 1246, 1246, 1246, 1245, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7656	W0_Idle:125857	W0_Scoreboard:955575	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:94231	WS1:94271	WS2:94241	WS3:93844	
dual_issue_nums: WS0:7411	WS1:7391	WS2:7406	WS3:7329	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 351 
max_icnt2mem_latency = 89 
maxmrqlatency = 58 
max_icnt2sh_latency = 49 
averagemflatency = 234 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:16157 	2351 	1681 	1476 	874 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23489 	14451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11985 	17593 	6296 	1927 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16493 	18482 	2825 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        56        64        56        56        60        52        52        48        72        28        48        64        24        32 
dram[1]:        56        60        40        68        80        64        44        60        36        28        40        52        56        40        60        68 
dram[2]:        52        56        36        44        40        72        72        56        28        28        64        60        44        24        76        40 
dram[3]:        64        36        52        52        36        52        24        60        68        76        44        56        56        52        76        92 
dram[4]:        80        72        52        56        64        56        48        48        44        56        72        64        60        76        72        60 
dram[5]:        52        40        56        52        56        56        76        60        60        56        48        44        68        76        60        52 
dram[6]:        60        44        24        68        40        56        48        52        40        48        52        64        56        52        56        56 
dram[7]:        52        56        72        36        76        44        68        72        36        48        68        64        28        44        32        72 
dram[8]:        84        56        56        44        64        68        48        92        88        64        56        40        76        52        64        48 
dram[9]:        48        52        72        36        68        48        76        32        40        36        32        64        52        68        44        52 
dram[10]:        64        44        84        56        68        44        60        44        60        68        48        48        60        80        72        72 
dram[11]:        40        56        60        76        56        80        56        44        60        40        60        68        76        60        48        40 
maximum service time to same row:
dram[0]:     10551     10546     11373     11442     12069     11995     12610     12997     13052     13460     14256     14511     15173     15026     15648     15777 
dram[1]:     10612     10436     11461     11453     11985     12077     12598     12598     13676     13054     13654     14526     15149     15159     15762     15724 
dram[2]:     10414     10413     11456     11445     11991     12072     13300     12842     13451     13807     14545     14436     15143     15300     15722     15644 
dram[3]:     10633     10621     11448     11457     12076     11881     12691     13051     13630     13816     14499     14515     15062     15130     16069     15652 
dram[4]:     10548     10656     11465     11466     11979     12084     12707     12468     13675     13465     14504     14479     15115     15114     15461     15463 
dram[5]:     10425     10571     11275     11463     12004     11872     12693     12625     13616     13620     14532     14541     15154     15143     16159     15782 
dram[6]:     10629     10118     11440     11456     12064     12072     12844     13027     13481     13628     14772     13652     14861     15035     16178     15654 
dram[7]:     10570     10852     11380     11677     12237     11983     13054     12462     13663     13850     14526     14423     15150     14859     15754     15712 
dram[8]:     10427     10631     11452     11558     12063     12065     12710     12697     13849     13751     14525     14536     15038     14863     15641     15659 
dram[9]:     10419     10561     11456     11661     12088     11988     12691     12716     13058     13722     14536     14429     15025     15152     15716     15934 
dram[10]:     10631     10622     11368     11666     12077     12434     12463     12705     13860     13679     13654     14257     15140     15148     15730     15755 
dram[11]:     10846     10629     11449     11273     11876     12008     12996     13119     13471     13667     14502     14537     15030     15039     15784     15758 
average row accesses per activate:
dram[0]: 72.000000 92.000000 44.000000 66.000000 112.000000 120.000000 120.000000 88.000000 108.000000 84.000000 112.000000 88.000000 92.000000 124.000000 60.000000 84.000000 
dram[1]: 73.000000 78.000000 50.000000 76.000000 160.000000 116.000000 80.000000 100.000000 96.000000 116.000000 104.000000 88.000000 108.000000 124.000000 152.000000 108.000000 
dram[2]: 92.000000 62.000000 50.000000 54.000000 100.000000 136.000000 112.000000 132.000000 108.000000 72.000000 116.000000 104.000000 108.000000 48.000000 152.000000 116.000000 
dram[3]: 82.000000 58.000000 64.000000 68.000000 108.000000 96.000000 92.000000 136.000000 116.000000 144.000000 92.000000 144.000000 116.000000 108.000000 128.000000 140.000000 
dram[4]: 100.000000 98.000000 54.000000 76.000000 120.000000 116.000000 112.000000 92.000000 120.000000 132.000000 132.000000 152.000000 132.000000 144.000000 132.000000 104.000000 
dram[5]: 74.000000 46.000000 60.000000 64.000000 124.000000 104.000000 120.000000 132.000000 96.000000 100.000000 104.000000 88.000000 112.000000 148.000000 84.000000 124.000000 
dram[6]: 68.000000 60.000000 60.000000 66.000000 100.000000 124.000000 100.000000 128.000000 84.000000 92.000000 100.000000 104.000000 84.000000 108.000000 96.000000 124.000000 
dram[7]: 76.000000 82.000000 64.000000 44.000000 124.000000 100.000000 116.000000 124.000000 84.000000 92.000000 136.000000 96.000000 88.000000 120.000000 120.000000 140.000000 
dram[8]: 70.000000 96.000000 68.000000 52.000000 120.000000 124.000000 116.000000 148.000000 140.000000 120.000000 92.000000 76.000000 132.000000 120.000000 120.000000 100.000000 
dram[9]: 62.000000 72.000000 76.000000 60.000000 128.000000 124.000000 176.000000 84.000000 96.000000 72.000000 104.000000 124.000000 128.000000 116.000000 108.000000 84.000000 
dram[10]: 80.000000 78.000000 74.000000 68.000000 108.000000 80.000000 112.000000 96.000000 112.000000 120.000000 100.000000 104.000000 120.000000 128.000000 156.000000 140.000000 
dram[11]: 64.000000 62.000000 64.000000 60.000000 96.000000 128.000000 92.000000 92.000000 96.000000 108.000000 104.000000 100.000000 136.000000 104.000000 88.000000 96.000000 
average row locality = 22602/240 = 94.175003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       184        88       132       112       120       120        88       108        84       112        88        92       124        60        84 
dram[1]:       146       156       100       152       160       116        80       100        96       116       104        88       108       124       152       108 
dram[2]:       184       124       100       108       100       136       112       132       108        72       116       104       108        48       152       116 
dram[3]:       164       116       128       136       108        96        92       136       116       144        92       144       116       108       128       140 
dram[4]:       200       196       108       152       120       116       112        92       120       132       132       152       132       144       132       104 
dram[5]:       148        92       120       128       124       104       120       132        96       100       104        88       112       148        84       124 
dram[6]:       136       120       120       132       100       124       100       128        84        92       100       104        84       108        96       124 
dram[7]:       152       164       128        88       124       100       116       124        84        92       136        96        88       120       120       140 
dram[8]:       140       192       136       104       120       124       116       148       140       120        92        76       132       120       120       100 
dram[9]:       124       144       152       120       128       124       176        84        96        72       104       124       128       116       108        84 
dram[10]:       160       156       148       136       108        80       112        96       112       120       100       104       120       128       156       140 
dram[11]:       128       124       128       120        96       128        92        92        96       108       104       100       136       104        88        96 
total dram reads = 22602
bank skew: 200/48 = 4.17
chip skew: 2144/1740 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        394       406       497       443       379       379       410       390       368       368       405       397       387       353       428       379
dram[1]:        381       393       429       425       354       405       372       424       368       345       393       371       361       341       378       393
dram[2]:        412       482       432       412       369       381       362       381       391       480       381       363       365       410       373       384
dram[3]:        414       414       448       446       362       400       376       373       391       398       372       367       372       355       364       376
dram[4]:        377       377       478       415       400       371       379       367       353       344       385       348       343       355       342       377
dram[5]:        497       531       399       444       387       401       388       373       436       381       375       363       352       355       343       349
dram[6]:        451       439       474       435       338       403       385       377       424       390       368       401       396       358       370       370
dram[7]:        399       400       412       460       393       427       381       393       379       383       363       364       361       352       334       339
dram[8]:        385       414       440       422       381       380       382       369       358       381       379       417       365       342       387       348
dram[9]:        400       429       416       432       430       353       375       391       419       474       354       368       349       382       344       354
dram[10]:        434       414       434       427       417       393       374       379       368       384       395       409       347       399       344       353
dram[11]:        392       391       480       459       376       393       432       412       408       371       340       437       397       351       350       387
maximum mf latency per bank:
dram[0]:        308       312       276       302       290       294       288       293       269       275       287       269       277       275       281       279
dram[1]:        296       301       296       272       306       300       287       295       274       274       275       294       285       287       287       290
dram[2]:        326       320       306       311       301       313       307       298       270       271       282       279       275       289       277       280
dram[3]:        301       316       297       315       286       296       284       281       292       286       274       277       276       275       286       281
dram[4]:        351       325       281       292       295       297       296       303       275       275       280       274       276       276       282       272
dram[5]:        329       298       309       300       303       306       294       291       287       295       271       275       279       282       284       286
dram[6]:        319       294       326       330       292       311       294       298       279       271       276       278       280       286       288       288
dram[7]:        314       325       306       299       289       299       283       309       278       280       274       279       279       275       291       284
dram[8]:        316       316       325       321       327       328       295       317       292       295       274       282       279       270       305       287
dram[9]:        300       299       306       308       306       302       299       306       275       275       273       275       270       276       276       273
dram[10]:        325       317       306       296       303       298       300       308       278       276       288       275       277       287       276       289
dram[11]:        309       296       281       302       302       300       293       297       274       272       276       275       272       278       281       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31284 n_act=36 n_pre=20 n_ref_event=93953806101152 n_req=1740 n_rd=1740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1052
n_activity=9179 dram_eff=0.3791
bk0: 144a 32708i bk1: 184a 32595i bk2: 88a 32835i bk3: 132a 32744i bk4: 112a 32753i bk5: 120a 32783i bk6: 120a 32789i bk7: 88a 32864i bk8: 108a 32846i bk9: 84a 32857i bk10: 112a 32798i bk11: 88a 32880i bk12: 92a 32864i bk13: 124a 32847i bk14: 60a 32933i bk15: 84a 32892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988506
Row_Buffer_Locality_read = 0.988506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193761
Bank_Level_Parallism_Col = 0.668257
Bank_Level_Parallism_Ready = 1.055141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105203 
total_CMD = 33079 
util_bw = 3480 
Wasted_Col = 1908 
Wasted_Row = 216 
Idle = 27475 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1484 
rwq = 0 
CCDLc_limit_alone = 1484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31284 
Read = 1740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 93953806101152 
n_req = 1740 
total_req = 1740 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1740 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.052601 
Either_Row_CoL_Bus_Util = 0.054264 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000557 
queue_avg = 0.198464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.198464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31118 n_act=36 n_pre=20 n_ref_event=0 n_req=1906 n_rd=1906 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1152
n_activity=9851 dram_eff=0.387
bk0: 146a 32715i bk1: 156a 32662i bk2: 100a 32816i bk3: 152a 32687i bk4: 160a 32684i bk5: 116a 32795i bk6: 80a 32866i bk7: 100a 32831i bk8: 96a 32873i bk9: 116a 32810i bk10: 104a 32839i bk11: 88a 32852i bk12: 108a 32832i bk13: 124a 32768i bk14: 152a 32729i bk15: 108a 32800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989507
Row_Buffer_Locality_read = 0.989507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216867
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.081322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115239 
total_CMD = 33079 
util_bw = 3812 
Wasted_Col = 2056 
Wasted_Row = 198 
Idle = 27013 

BW Util Bottlenecks: 
RCDc_limit = 457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31118 
Read = 1906 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1906 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.057620 
Either_Row_CoL_Bus_Util = 0.059282 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000510 
queue_avg = 0.253000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31203 n_act=36 n_pre=20 n_ref_event=0 n_req=1820 n_rd=1820 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.11
n_activity=9450 dram_eff=0.3852
bk0: 184a 32645i bk1: 124a 32757i bk2: 100a 32822i bk3: 108a 32748i bk4: 100a 32884i bk5: 136a 32709i bk6: 112a 32758i bk7: 132a 32740i bk8: 108a 32842i bk9: 72a 32883i bk10: 116a 32815i bk11: 104a 32868i bk12: 108a 32836i bk13: 48a 32953i bk14: 152a 32772i bk15: 116a 32829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989011
Row_Buffer_Locality_read = 0.989011
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203383
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.053238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110040 
total_CMD = 33079 
util_bw = 3640 
Wasted_Col = 1908 
Wasted_Row = 224 
Idle = 27307 

BW Util Bottlenecks: 
RCDc_limit = 478 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1520 
rwq = 0 
CCDLc_limit_alone = 1520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31203 
Read = 1820 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1820 
total_req = 1820 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1820 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.055020 
Either_Row_CoL_Bus_Util = 0.056713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.242813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31059 n_act=36 n_pre=20 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1187
n_activity=9548 dram_eff=0.4114
bk0: 164a 32669i bk1: 116a 32732i bk2: 128a 32762i bk3: 136a 32685i bk4: 108a 32826i bk5: 96a 32849i bk6: 92a 32857i bk7: 136a 32748i bk8: 116a 32770i bk9: 144a 32707i bk10: 92a 32879i bk11: 144a 32728i bk12: 116a 32816i bk13: 108a 32802i bk14: 128a 32803i bk15: 140a 32744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989817
Row_Buffer_Locality_read = 0.989817
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233653
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.083376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118746 
total_CMD = 33079 
util_bw = 3928 
Wasted_Col = 2019 
Wasted_Row = 208 
Idle = 26924 

BW Util Bottlenecks: 
RCDc_limit = 462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1612 
rwq = 0 
CCDLc_limit_alone = 1612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31059 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1964 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.059373 
Either_Row_CoL_Bus_Util = 0.061066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.252698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.252698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=30879 n_act=36 n_pre=20 n_ref_event=0 n_req=2144 n_rd=2144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1296
n_activity=10343 dram_eff=0.4146
bk0: 200a 32515i bk1: 196a 32557i bk2: 108a 32781i bk3: 152a 32700i bk4: 120a 32801i bk5: 116a 32786i bk6: 112a 32811i bk7: 92a 32855i bk8: 120a 32800i bk9: 132a 32797i bk10: 132a 32762i bk11: 152a 32739i bk12: 132a 32791i bk13: 144a 32732i bk14: 132a 32810i bk15: 104a 32790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990672
Row_Buffer_Locality_read = 0.990672
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269018
Bank_Level_Parallism_Col = 1.252025
Bank_Level_Parallism_Ready = 1.078322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248785 

BW Util details:
bwutil = 0.129629 
total_CMD = 33079 
util_bw = 4288 
Wasted_Col = 2000 
Wasted_Row = 194 
Idle = 26597 

BW Util Bottlenecks: 
RCDc_limit = 461 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 30879 
Read = 2144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2144 
total_req = 2144 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2144 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.064815 
Either_Row_CoL_Bus_Util = 0.066507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.338039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.338039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31199 n_act=36 n_pre=20 n_ref_event=0 n_req=1824 n_rd=1824 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1103
n_activity=9594 dram_eff=0.3802
bk0: 148a 32739i bk1: 92a 32858i bk2: 120a 32834i bk3: 128a 32765i bk4: 124a 32790i bk5: 104a 32794i bk6: 120a 32757i bk7: 132a 32726i bk8: 96a 32853i bk9: 100a 32853i bk10: 104a 32851i bk11: 88a 32846i bk12: 112a 32857i bk13: 148a 32765i bk14: 84a 32880i bk15: 124a 32796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989035
Row_Buffer_Locality_read = 0.989035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161038
Bank_Level_Parallism_Col = 1.146835
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146835 

BW Util details:
bwutil = 0.110281 
total_CMD = 33079 
util_bw = 3648 
Wasted_Col = 2054 
Wasted_Row = 213 
Idle = 27164 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1659 
rwq = 0 
CCDLc_limit_alone = 1659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31199 
Read = 1824 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1824 
total_req = 1824 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1824 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.055141 
Either_Row_CoL_Bus_Util = 0.056834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.222679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.222679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31271 n_act=36 n_pre=20 n_ref_event=0 n_req=1752 n_rd=1752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1059
n_activity=9459 dram_eff=0.3704
bk0: 136a 32700i bk1: 120a 32812i bk2: 120a 32793i bk3: 132a 32758i bk4: 100a 32854i bk5: 124a 32727i bk6: 100a 32859i bk7: 128a 32744i bk8: 84a 32879i bk9: 92a 32902i bk10: 100a 32868i bk11: 104a 32850i bk12: 84a 32905i bk13: 108a 32851i bk14: 96a 32847i bk15: 124a 32817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988584
Row_Buffer_Locality_read = 0.988584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165327
Bank_Level_Parallism_Col = 1.155235
Bank_Level_Parallism_Ready = 1.046750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155235 

BW Util details:
bwutil = 0.105928 
total_CMD = 33079 
util_bw = 3504 
Wasted_Col = 1918 
Wasted_Row = 229 
Idle = 27428 

BW Util Bottlenecks: 
RCDc_limit = 477 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1495 
rwq = 0 
CCDLc_limit_alone = 1495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31271 
Read = 1752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1752 
total_req = 1752 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1752 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.052964 
Either_Row_CoL_Bus_Util = 0.054657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.150791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.150791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31151 n_act=36 n_pre=20 n_ref_event=0 n_req=1872 n_rd=1872 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=9774 dram_eff=0.3831
bk0: 152a 32702i bk1: 164a 32679i bk2: 128a 32769i bk3: 88a 32875i bk4: 124a 32817i bk5: 100a 32859i bk6: 116a 32827i bk7: 124a 32790i bk8: 84a 32866i bk9: 92a 32860i bk10: 136a 32756i bk11: 96a 32852i bk12: 88a 32873i bk13: 120a 32820i bk14: 120a 32803i bk15: 140a 32752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989316
Row_Buffer_Locality_read = 0.989316
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164502
Bank_Level_Parallism_Col = 1.150158
Bank_Level_Parallism_Ready = 1.033102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148777 

BW Util details:
bwutil = 0.113184 
total_CMD = 33079 
util_bw = 3744 
Wasted_Col = 2050 
Wasted_Row = 213 
Idle = 27072 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1692 
rwq = 0 
CCDLc_limit_alone = 1692 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31151 
Read = 1872 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1872 
total_req = 1872 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1872 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.056592 
Either_Row_CoL_Bus_Util = 0.058285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.168234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31043 n_act=36 n_pre=20 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1197
n_activity=9657 dram_eff=0.4101
bk0: 140a 32727i bk1: 192a 32580i bk2: 136a 32712i bk3: 104a 32850i bk4: 120a 32782i bk5: 124a 32698i bk6: 116a 32750i bk7: 148a 32621i bk8: 140a 32702i bk9: 120a 32790i bk10: 92a 32857i bk11: 76a 32895i bk12: 132a 32804i bk13: 120a 32793i bk14: 120a 32805i bk15: 100a 32845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989899
Row_Buffer_Locality_read = 0.989899
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.266063
Bank_Level_Parallism_Col = 1.252693
Bank_Level_Parallism_Ready = 1.075719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.252126 

BW Util details:
bwutil = 0.119713 
total_CMD = 33079 
util_bw = 3960 
Wasted_Col = 1957 
Wasted_Row = 205 
Idle = 26957 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1579 
rwq = 0 
CCDLc_limit_alone = 1579 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31043 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1980 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.059857 
Either_Row_CoL_Bus_Util = 0.061550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.330935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.330935
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31140 n_act=36 n_pre=20 n_ref_event=0 n_req=1884 n_rd=1884 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1139
n_activity=9938 dram_eff=0.3792
bk0: 124a 32752i bk1: 144a 32758i bk2: 152a 32723i bk3: 120a 32758i bk4: 128a 32788i bk5: 124a 32778i bk6: 176a 32672i bk7: 84a 32872i bk8: 96a 32846i bk9: 72a 32920i bk10: 104a 32820i bk11: 124a 32831i bk12: 128a 32807i bk13: 116a 32821i bk14: 108a 32864i bk15: 84a 32895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989384
Row_Buffer_Locality_read = 0.989384
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177634
Bank_Level_Parallism_Col = 1.166267
Bank_Level_Parallism_Ready = 1.038727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165466 

BW Util details:
bwutil = 0.113909 
total_CMD = 33079 
util_bw = 3768 
Wasted_Col = 1960 
Wasted_Row = 222 
Idle = 27129 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1570 
rwq = 0 
CCDLc_limit_alone = 1570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31140 
Read = 1884 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1884 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1884 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.056955 
Either_Row_CoL_Bus_Util = 0.058617 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000516 
queue_avg = 0.135312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.135312
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31048 n_act=36 n_pre=20 n_ref_event=0 n_req=1976 n_rd=1976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1195
n_activity=9649 dram_eff=0.4096
bk0: 160a 32669i bk1: 156a 32682i bk2: 148a 32739i bk3: 136a 32735i bk4: 108a 32805i bk5: 80a 32850i bk6: 112a 32796i bk7: 96a 32848i bk8: 112a 32860i bk9: 120a 32809i bk10: 100a 32866i bk11: 104a 32830i bk12: 120a 32816i bk13: 128a 32764i bk14: 156a 32700i bk15: 140a 32762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989879
Row_Buffer_Locality_read = 0.989879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244540
Bank_Level_Parallism_Col = 1.228505
Bank_Level_Parallism_Ready = 1.068285
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224605 

BW Util details:
bwutil = 0.119472 
total_CMD = 33079 
util_bw = 3952 
Wasted_Col = 1886 
Wasted_Row = 199 
Idle = 27042 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1505 
rwq = 0 
CCDLc_limit_alone = 1505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31048 
Read = 1976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1976 
total_req = 1976 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1976 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.059736 
Either_Row_CoL_Bus_Util = 0.061398 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000492 
queue_avg = 0.235467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.235467
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33079 n_nop=31283 n_act=36 n_pre=20 n_ref_event=0 n_req=1740 n_rd=1740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1052
n_activity=9572 dram_eff=0.3636
bk0: 128a 32786i bk1: 124a 32753i bk2: 128a 32774i bk3: 120a 32788i bk4: 96a 32823i bk5: 128a 32786i bk6: 92a 32877i bk7: 92a 32839i bk8: 96a 32878i bk9: 108a 32834i bk10: 104a 32853i bk11: 100a 32862i bk12: 136a 32802i bk13: 104a 32864i bk14: 88a 32877i bk15: 96a 32862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988506
Row_Buffer_Locality_read = 0.988506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161238
Bank_Level_Parallism_Col = 1.146604
Bank_Level_Parallism_Ready = 1.041355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146604 

BW Util details:
bwutil = 0.105203 
total_CMD = 33079 
util_bw = 3480 
Wasted_Col = 1895 
Wasted_Row = 223 
Idle = 27481 

BW Util Bottlenecks: 
RCDc_limit = 445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1515 
rwq = 0 
CCDLc_limit_alone = 1515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33079 
n_nop = 31283 
Read = 1740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1740 
total_req = 1740 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1740 
Row_Bus_Util =  0.001693 
CoL_Bus_Util = 0.052601 
Either_Row_CoL_Bus_Util = 0.054294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.126969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1586, Miss = 962, Miss_rate = 0.607, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[1]: Access = 1439, Miss = 899, Miss_rate = 0.625, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 1139, Miss_rate = 0.666, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[3]: Access = 1404, Miss = 892, Miss_rate = 0.635, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[4]: Access = 1576, Miss = 977, Miss_rate = 0.620, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[5]: Access = 1538, Miss = 976, Miss_rate = 0.635, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[6]: Access = 1628, Miss = 1042, Miss_rate = 0.640, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[7]: Access = 1680, Miss = 1053, Miss_rate = 0.627, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[8]: Access = 1700, Miss = 1184, Miss_rate = 0.696, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[9]: Access = 1671, Miss = 1117, Miss_rate = 0.668, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[10]: Access = 1582, Miss = 981, Miss_rate = 0.620, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[11]: Access = 1557, Miss = 986, Miss_rate = 0.633, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[12]: Access = 1509, Miss = 942, Miss_rate = 0.624, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[13]: Access = 1565, Miss = 947, Miss_rate = 0.605, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 864, Miss_rate = 0.572, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 1548, Miss = 1108, Miss_rate = 0.716, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[16]: Access = 1588, Miss = 1005, Miss_rate = 0.633, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[17]: Access = 1591, Miss = 1095, Miss_rate = 0.688, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[18]: Access = 1474, Miss = 895, Miss_rate = 0.607, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[19]: Access = 1708, Miss = 1130, Miss_rate = 0.662, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[20]: Access = 1614, Miss = 987, Miss_rate = 0.612, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[21]: Access = 1687, Miss = 1114, Miss_rate = 0.660, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[22]: Access = 1545, Miss = 958, Miss_rate = 0.620, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[23]: Access = 1528, Miss = 923, Miss_rate = 0.604, Pending_hits = 282, Reservation_fails = 0
L2_total_cache_accesses = 37940
L2_total_cache_misses = 24176
L2_total_cache_miss_rate = 0.6372
L2_total_cache_pending_hits = 7870
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16951
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=37940
icnt_total_pkts_simt_to_mem=37940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.20063
	minimum = 5
	maximum = 87
Network latency average = 9.20063
	minimum = 5
	maximum = 87
Slowest packet = 1808
Flit latency average = 9.20063
	minimum = 5
	maximum = 87
Slowest flit = 1808
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0778256
	minimum = 0.0437333 (at node 19)
	maximum = 0.0912533 (at node 30)
Accepted packet rate average = 0.0778256
	minimum = 0.0437333 (at node 19)
	maximum = 0.0912533 (at node 30)
Injected flit rate average = 0.0778256
	minimum = 0.0437333 (at node 19)
	maximum = 0.0912533 (at node 30)
Accepted flit rate average= 0.0778256
	minimum = 0.0437333 (at node 19)
	maximum = 0.0912533 (at node 30)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.20063 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Network latency average = 9.20063 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Flit latency average = 9.20063 (1 samples)
	minimum = 5 (1 samples)
	maximum = 87 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0778256 (1 samples)
	minimum = 0.0437333 (1 samples)
	maximum = 0.0912533 (1 samples)
Accepted packet rate average = 0.0778256 (1 samples)
	minimum = 0.0437333 (1 samples)
	maximum = 0.0912533 (1 samples)
Injected flit rate average = 0.0778256 (1 samples)
	minimum = 0.0437333 (1 samples)
	maximum = 0.0912533 (1 samples)
Accepted flit rate average = 0.0778256 (1 samples)
	minimum = 0.0437333 (1 samples)
	maximum = 0.0912533 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 353076 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)
gpgpu_silicon_slowdown = 2725000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92984c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929830..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd929848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92982c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5573515f6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 18722
gpu_sim_insn = 12710760
gpu_ipc =     678.9211
gpu_tot_sim_cycle = 37472
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     678.4138
gpu_tot_issued_cta = 94
gpu_occupancy = 20.9394% 
gpu_tot_occupancy = 20.9492% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0265
partiton_level_parallism_total  =       2.0250
partiton_level_parallism_util =       4.2600
partiton_level_parallism_util_total  =       4.0148
L2_BW  =      91.8893 GB/Sec
L2_BW_total  =      91.8206 GB/Sec
gpu_total_sim_rate=368427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2490, 2492, 2489, 2489, 2490, 2490, 2492, 2490, 2490, 2492, 2491, 2492, 2492, 2492, 2492, 2491, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15686	W0_Idle:252133	W0_Scoreboard:1913445	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:188444	WS1:188488	WS2:188466	WS3:187664	
dual_issue_nums: WS0:14831	WS1:14809	WS2:14820	WS3:14670	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 351 
max_icnt2mem_latency = 89 
maxmrqlatency = 58 
max_icnt2sh_latency = 57 
averagemflatency = 234 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:30769 	4623 	3681 	2999 	2385 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45894 	29986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22568 	35359 	14179 	3442 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33579 	36137 	5893 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        92        56        64        80        64        60        52        56        52        72        60        80        64        36        52 
dram[1]:        76        60        64        72        80        64        56        60        92        88        64        52        64        84        92        68 
dram[2]:        80        56        52        68        76        72        72        76        80        52        64        72        64        56        76        76 
dram[3]:        64        48        72        52        72        68        68        76        68        76        48        88        60        60        76        92 
dram[4]:        80        72        76        72        68        84        64        48        76        76        96        88        72        76        80        76 
dram[5]:        68        40        56        56        68        64        76        76        60        56        56        68        68        76        60        72 
dram[6]:        60        60        72        68        60        68        56        76        52        68        52        64        56        56        56        68 
dram[7]:        56        68        72        48        80        72        76        84        56        56        68        72        64        80        88        72 
dram[8]:        84        84        56        52        72        68        68        92        88        64        72        64        76        68        64        72 
dram[9]:        48        56        72        76        72        76       100        68        56        48        72        64        76        72        76        60 
dram[10]:        64        68        84        56        68        48        72        64        60        68        64        56        96        80        84        72 
dram[11]:        64        56        72        76        68        80        72        52        60        68        60        68        76        60        48        56 
maximum service time to same row:
dram[0]:     10551     10546     11373     11442     12069     11995     12610     12997     13052     13460     14256     14511     15173     15026     15648     15777 
dram[1]:     10612     10436     11461     11453     11985     12077     12598     12598     13676     13054     13654     14526     15149     15159     15762     15724 
dram[2]:     10414     10413     11456     11445     11991     12072     13300     12842     13451     13807     14545     14436     15143     15300     15722     15644 
dram[3]:     10633     10621     11448     11457     12076     11881     12691     13051     13630     13816     14499     14515     15062     15130     16069     15652 
dram[4]:     10548     10656     11465     11466     11979     12084     12707     12468     13675     13465     14504     14479     15115     15114     15461     15463 
dram[5]:     10425     10571     11275     11463     12004     11872     12693     12625     13616     13620     14532     14541     15154     15143     16159     15782 
dram[6]:     10629     10118     11440     11456     12064     12072     12844     13027     13481     13628     14772     13652     14861     15035     16178     15654 
dram[7]:     10570     10852     11380     11677     12237     11983     13054     12462     13663     13850     14526     14423     15150     14859     15754     15712 
dram[8]:     10427     10631     11452     11558     12063     12065     12710     12697     13849     13751     14525     14536     15038     14863     15641     15659 
dram[9]:     10419     10561     11456     11661     12088     11988     12691     12716     13058     13722     14536     14429     15025     15152     15716     15934 
dram[10]:     10631     10622     11368     11666     12077     12434     12463     12705     13860     13679     13654     14257     15140     15148     15730     15755 
dram[11]:     10846     10629     11449     11273     11876     12008     12996     13119     13471     13667     14502     14537     15030     15039     15784     15758 
average row accesses per activate:
dram[0]: 48.799999 66.599998 35.799999 39.500000 64.000000 63.000000 70.666664 58.666668 65.333336 58.666668 69.333336 54.666668 80.000000 81.333336 38.666668 54.666668 
dram[1]: 55.799999 51.799999 34.500000 56.400002 81.333336 55.000000 66.666664 72.000000 86.666664 68.000000 74.666664 76.000000 69.333336 72.000000 96.000000 72.000000 
dram[2]: 54.000000 41.599998 34.333332 37.500000 61.000000 59.000000 77.333336 85.333336 70.666664 61.333332 74.666664 74.666664 61.333332 53.333332 84.000000 76.000000 
dram[3]: 56.599998 43.000000 47.500000 53.599998 53.000000 58.000000 68.000000 82.666664 73.333336 82.666664 60.000000 78.666664 70.666664 73.333336 85.333336 81.333336 
dram[4]: 68.599998 63.799999 47.833332 42.666668 65.000000 78.000000 66.666664 62.666668 86.666664 93.333336 89.333336 82.666664 82.666664 89.333336 89.333336 77.333336 
dram[5]: 59.400002 37.599998 41.500000 39.833332 81.333336 54.000000 77.333336 85.333336 56.000000 52.000000 64.000000 73.333336 80.000000 93.333336 65.333336 73.333336 
dram[6]: 48.400002 47.000000 36.500000 40.833332 52.000000 80.000000 80.000000 78.666664 58.666668 73.333336 70.666664 73.333336 66.666664 64.000000 62.666668 76.000000 
dram[7]: 49.599998 57.000000 48.799999 33.166668 66.000000 63.000000 90.666664 84.000000 74.666664 69.333336 85.333336 73.333336 74.666664 88.000000 89.333336 82.666664 
dram[8]: 47.400002 56.000000 42.833332 42.799999 67.000000 53.000000 73.333336 82.666664 92.000000 80.000000 65.333336 64.000000 74.666664 73.333336 89.333336 74.666664 
dram[9]: 44.400002 51.000000 55.799999 53.799999 64.000000 59.000000 96.000000 80.000000 62.666668 56.000000 72.000000 77.333336 89.333336 74.666664 85.333336 72.000000 
dram[10]: 51.799999 55.599998 44.333332 49.000000 57.000000 41.000000 84.000000 74.666664 68.000000 72.000000 77.333336 64.000000 84.000000 76.000000 96.000000 88.000000 
dram[11]: 44.400002 48.400002 44.666668 45.500000 59.000000 64.000000 64.000000 61.333332 53.333332 70.666664 64.000000 62.666668 81.333336 72.000000 57.333332 72.000000 
average row locality = 44618/710 = 62.842255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       244       333       179       237       256       252       212       176       196       176       208       164       240       244       116       164 
dram[1]:       279       259       207       282       244       220       200       216       260       204       224       228       208       216       288       216 
dram[2]:       270       208       206       225       244       236       232       256       212       184       224       224       184       160       252       228 
dram[3]:       283       215       285       268       212       232       204       248       220       248       180       236       212       220       256       244 
dram[4]:       343       319       287       256       260       312       200       188       260       280       268       248       248       268       268       232 
dram[5]:       297       188       249       239       244       216       232       256       168       156       192       220       240       280       196       220 
dram[6]:       242       235       219       245       208       240       240       236       176       220       212       220       200       192       188       228 
dram[7]:       248       285       244       199       264       252       272       252       224       208       256       220       224       264       268       248 
dram[8]:       237       280       257       214       268       212       220       248       276       240       196       192       224       220       268       224 
dram[9]:       222       255       279       269       256       236       288       240       188       168       216       232       268       224       256       216 
dram[10]:       259       278       266       294       228       164       252       224       204       216       232       192       252       228       288       264 
dram[11]:       222       242       268       273       236       256       192       184       160       212       192       188       244       216       172       216 
total dram reads = 44618
bank skew: 343/116 = 2.96
chip skew: 4237/3397 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        429       431       471       455       384       386       393       412       392       381       406       412       376       361       401       394
dram[1]:        392       419       441       433       371       393       375       400       375       391       395       365       382       359       367       382
dram[2]:        457       523       445       418       383       407       376       374       403       419       374       372       380       435       374       383
dram[3]:        429       459       425       451       372       396       372       383       373       405       380       370       360       346       371       388
dram[4]:        416       426       448       446       386       375       382       378       364       364       377       369       339       357       368       370
dram[5]:        501       506       412       447       385       397       380       377       436       420       382       356       347       352       348       376
dram[6]:        470       444       489       429       358       404       358       377       403       382       379       385       386       384       380       377
dram[7]:        458       423       428       440       382       411       370       393       368       381       369       365       358       362       342       347
dram[8]:        424       462       416       433       398       399       371       367       359       386       396       418       364       352       367       355
dram[9]:        444       456       435       431       409       381       389       383       421       423       367       380       365       391       344       350
dram[10]:        473       439       428       422       401       412       366       370       379       377       371       405       365       387       350       358
dram[11]:        415       421       485       443       386       380       449       406       422       385       367       421       383       366       354       380
maximum mf latency per bank:
dram[0]:        308       312       297       302       310       304       288       293       288       294       287       284       292       305       281       289
dram[1]:        296       301       299       315       318       300       287       295       311       282       287       301       289       289       294       290
dram[2]:        326       320       306       311       308       313       307       298       282       285       284       284       286       290       282       285
dram[3]:        301       316       297       315       317       316       305       284       295       286       294       288       281       287       290       296
dram[4]:        351       325       311       297       340       305       296       303       279       283       296       286       295       287       300       302
dram[5]:        329       298       322       300       312       306       294       302       287       295       280       286       285       291       298       297
dram[6]:        319       295       326       330       302       311       294       298       290       283       294       301       292       286       288       288
dram[7]:        314       325       306       299       318       331       298       309       300       280       299       284       293       290       291       301
dram[8]:        316       316       325       322       327       328       295       317       292       295       284       282       279       276       305       287
dram[9]:        300       299       322       308       312       311       299       306       288       306       280       282       286       291       282       278
dram[10]:        325       317       306       301       303       303       300       308       289       296       288       282       293       302       287       289
dram[11]:        309       296       292       311       311       310       293       297       281       279       279       282       291       278       285       289
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62579 n_act=75 n_pre=59 n_ref_event=93953806101152 n_req=3397 n_rd=3397 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1028
n_activity=17877 dram_eff=0.38
bk0: 244a 65481i bk1: 333a 65216i bk2: 179a 65602i bk3: 237a 65461i bk4: 256a 65375i bk5: 252a 65381i bk6: 212a 65581i bk7: 176a 65642i bk8: 196a 65651i bk9: 176a 65660i bk10: 208a 65577i bk11: 164a 65699i bk12: 240a 65550i bk13: 244a 65520i bk14: 116a 65805i bk15: 164a 65685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982632
Row_Buffer_Locality_read = 0.982632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218578
Bank_Level_Parallism_Col = 0.668257
Bank_Level_Parallism_Ready = 1.056487
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102770 
total_CMD = 66109 
util_bw = 6794 
Wasted_Col = 3747 
Wasted_Row = 580 
Idle = 54988 

BW Util Bottlenecks: 
RCDc_limit = 1001 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2920 
rwq = 0 
CCDLc_limit_alone = 2920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62579 
Read = 3397 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 93953806101152 
n_req = 3397 
total_req = 3397 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3397 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.051385 
Either_Row_CoL_Bus_Util = 0.053397 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000283 
queue_avg = 0.239226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.239226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62228 n_act=74 n_pre=58 n_ref_event=0 n_req=3751 n_rd=3751 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1135
n_activity=18961 dram_eff=0.3957
bk0: 279a 65347i bk1: 259a 65380i bk2: 207a 65443i bk3: 282a 65304i bk4: 244a 65496i bk5: 220a 65516i bk6: 200a 65597i bk7: 216a 65554i bk8: 260a 65477i bk9: 204a 65592i bk10: 224a 65560i bk11: 228a 65504i bk12: 208a 65594i bk13: 216a 65586i bk14: 288a 65471i bk15: 216a 65564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984537
Row_Buffer_Locality_read = 0.984537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244477
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.084421
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113479 
total_CMD = 66109 
util_bw = 7502 
Wasted_Col = 3987 
Wasted_Row = 512 
Idle = 54108 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3251 
rwq = 0 
CCDLc_limit_alone = 3251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62228 
Read = 3751 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3751 
total_req = 3751 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3751 
Row_Bus_Util =  0.001997 
CoL_Bus_Util = 0.056740 
Either_Row_CoL_Bus_Util = 0.058706 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000515 
queue_avg = 0.268193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.268193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62428 n_act=76 n_pre=60 n_ref_event=0 n_req=3545 n_rd=3545 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1072
n_activity=18311 dram_eff=0.3872
bk0: 270a 65435i bk1: 208a 65570i bk2: 206a 65534i bk3: 225a 65434i bk4: 244a 65538i bk5: 236a 65445i bk6: 232a 65497i bk7: 256a 65445i bk8: 212a 65620i bk9: 184a 65624i bk10: 224a 65580i bk11: 224a 65571i bk12: 184a 65640i bk13: 160a 65693i bk14: 252a 65552i bk15: 228a 65558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983075
Row_Buffer_Locality_read = 0.983075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216810
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.046800
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107247 
total_CMD = 66109 
util_bw = 7090 
Wasted_Col = 3734 
Wasted_Row = 612 
Idle = 54673 

BW Util Bottlenecks: 
RCDc_limit = 975 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2956 
rwq = 0 
CCDLc_limit_alone = 2956 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62428 
Read = 3545 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3545 
total_req = 3545 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3545 
Row_Bus_Util =  0.002057 
CoL_Bus_Util = 0.053624 
Either_Row_CoL_Bus_Util = 0.055681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.2313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62213 n_act=75 n_pre=59 n_ref_event=0 n_req=3763 n_rd=3763 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=18814 dram_eff=0.4
bk0: 283a 65386i bk1: 215a 65423i bk2: 285a 65377i bk3: 268a 65393i bk4: 212a 65563i bk5: 232a 65471i bk6: 204a 65569i bk7: 248a 65498i bk8: 220a 65552i bk9: 248a 65459i bk10: 180a 65659i bk11: 236a 65545i bk12: 212a 65567i bk13: 220a 65550i bk14: 256a 65523i bk15: 244a 65504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984321
Row_Buffer_Locality_read = 0.984321
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235234
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.073533
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113842 
total_CMD = 66109 
util_bw = 7526 
Wasted_Col = 3964 
Wasted_Row = 583 
Idle = 54036 

BW Util Bottlenecks: 
RCDc_limit = 957 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3140 
rwq = 0 
CCDLc_limit_alone = 3140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62213 
Read = 3763 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3763 
total_req = 3763 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3763 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.056921 
Either_Row_CoL_Bus_Util = 0.058933 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000257 
queue_avg = 0.257877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.257877
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=61737 n_act=76 n_pre=60 n_ref_event=0 n_req=4237 n_rd=4237 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=20137 dram_eff=0.4208
bk0: 343a 65126i bk1: 319a 65239i bk2: 287a 65326i bk3: 256a 65421i bk4: 260a 65368i bk5: 312a 65275i bk6: 200a 65612i bk7: 188a 65641i bk8: 260a 65483i bk9: 280a 65462i bk10: 268a 65384i bk11: 248a 65488i bk12: 248a 65522i bk13: 268a 65442i bk14: 268a 65508i bk15: 232a 65493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985839
Row_Buffer_Locality_read = 0.985839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268299
Bank_Level_Parallism_Col = 1.242763
Bank_Level_Parallism_Ready = 1.073585
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241165 

BW Util details:
bwutil = 0.128182 
total_CMD = 66109 
util_bw = 8474 
Wasted_Col = 4147 
Wasted_Row = 549 
Idle = 52939 

BW Util Bottlenecks: 
RCDc_limit = 966 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3338 
rwq = 0 
CCDLc_limit_alone = 3338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 61737 
Read = 4237 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4237 
total_req = 4237 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4237 
Row_Bus_Util =  0.002057 
CoL_Bus_Util = 0.064091 
Either_Row_CoL_Bus_Util = 0.066133 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000229 
queue_avg = 0.393955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.393955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62382 n_act=75 n_pre=59 n_ref_event=0 n_req=3593 n_rd=3593 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1087
n_activity=18516 dram_eff=0.3881
bk0: 297a 65361i bk1: 188a 65641i bk2: 249a 65527i bk3: 239a 65422i bk4: 244a 65486i bk5: 216a 65493i bk6: 232a 65487i bk7: 256a 65440i bk8: 168a 65681i bk9: 156a 65739i bk10: 192a 65644i bk11: 220a 65556i bk12: 240a 65590i bk13: 280a 65484i bk14: 196a 65640i bk15: 220a 65554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983579
Row_Buffer_Locality_read = 0.983579
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208486
Bank_Level_Parallism_Col = 1.178623
Bank_Level_Parallism_Ready = 1.046415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178623 

BW Util details:
bwutil = 0.108699 
total_CMD = 66109 
util_bw = 7186 
Wasted_Col = 3875 
Wasted_Row = 540 
Idle = 54508 

BW Util Bottlenecks: 
RCDc_limit = 909 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3130 
rwq = 0 
CCDLc_limit_alone = 3130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62382 
Read = 3593 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3593 
total_req = 3593 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3593 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.054350 
Either_Row_CoL_Bus_Util = 0.056377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.230801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62474 n_act=75 n_pre=59 n_ref_event=0 n_req=3501 n_rd=3501 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1059
n_activity=18341 dram_eff=0.3818
bk0: 242a 65426i bk1: 235a 65516i bk2: 219a 65528i bk3: 245a 65437i bk4: 208a 65580i bk5: 240a 65417i bk6: 240a 65537i bk7: 236a 65493i bk8: 176a 65672i bk9: 220a 65592i bk10: 212a 65634i bk11: 220a 65577i bk12: 200a 65635i bk13: 192a 65672i bk14: 188a 65654i bk15: 228a 65579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983148
Row_Buffer_Locality_read = 0.983148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199075
Bank_Level_Parallism_Col = 1.180961
Bank_Level_Parallism_Ready = 1.049358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180538 

BW Util details:
bwutil = 0.105916 
total_CMD = 66109 
util_bw = 7002 
Wasted_Col = 3770 
Wasted_Row = 641 
Idle = 54696 

BW Util Bottlenecks: 
RCDc_limit = 956 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2964 
rwq = 0 
CCDLc_limit_alone = 2964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62474 
Read = 3501 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3501 
total_req = 3501 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3501 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.052958 
Either_Row_CoL_Bus_Util = 0.054985 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.201879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.201879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62048 n_act=75 n_pre=59 n_ref_event=0 n_req=3928 n_rd=3928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1188
n_activity=19339 dram_eff=0.4062
bk0: 248a 65446i bk1: 285a 65380i bk2: 244a 65505i bk3: 199a 65556i bk4: 264a 65493i bk5: 252a 65476i bk6: 272a 65478i bk7: 252a 65416i bk8: 224a 65485i bk9: 208a 65551i bk10: 256a 65504i bk11: 220a 65553i bk12: 224a 65555i bk13: 264a 65431i bk14: 268a 65420i bk15: 248a 65456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984980
Row_Buffer_Locality_read = 0.984980
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241865
Bank_Level_Parallism_Col = 1.218610
Bank_Level_Parallism_Ready = 1.059048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217945 

BW Util details:
bwutil = 0.118834 
total_CMD = 66109 
util_bw = 7856 
Wasted_Col = 3996 
Wasted_Row = 562 
Idle = 53695 

BW Util Bottlenecks: 
RCDc_limit = 902 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3278 
rwq = 0 
CCDLc_limit_alone = 3278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62048 
Read = 3928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3928 
total_req = 3928 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3928 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.059417 
Either_Row_CoL_Bus_Util = 0.061429 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000246 
queue_avg = 0.266348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.266348
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62199 n_act=75 n_pre=59 n_ref_event=0 n_req=3776 n_rd=3776 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1142
n_activity=19114 dram_eff=0.3951
bk0: 237a 65510i bk1: 280a 65356i bk2: 257a 65395i bk3: 214a 65585i bk4: 268a 65368i bk5: 212a 65468i bk6: 220a 65536i bk7: 248a 65390i bk8: 276a 65384i bk9: 240a 65489i bk10: 196a 65595i bk11: 192a 65627i bk12: 224a 65596i bk13: 220a 65580i bk14: 268a 65487i bk15: 224a 65578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234815
Bank_Level_Parallism_Col = 1.216430
Bank_Level_Parallism_Ready = 1.057423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216137 

BW Util details:
bwutil = 0.114236 
total_CMD = 66109 
util_bw = 7552 
Wasted_Col = 3953 
Wasted_Row = 614 
Idle = 53990 

BW Util Bottlenecks: 
RCDc_limit = 944 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3163 
rwq = 0 
CCDLc_limit_alone = 3163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62199 
Read = 3776 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3776 
total_req = 3776 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3776 
Row_Bus_Util =  0.002027 
CoL_Bus_Util = 0.057118 
Either_Row_CoL_Bus_Util = 0.059145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.280839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.280839
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62165 n_act=74 n_pre=58 n_ref_event=0 n_req=3813 n_rd=3813 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=19161 dram_eff=0.398
bk0: 222a 65485i bk1: 255a 65441i bk2: 279a 65421i bk3: 269a 65403i bk4: 256a 65491i bk5: 236a 65461i bk6: 288a 65412i bk7: 240a 65514i bk8: 188a 65625i bk9: 168a 65674i bk10: 216a 65603i bk11: 232a 65558i bk12: 268a 65542i bk13: 224a 65556i bk14: 256a 65535i bk15: 216a 65601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984789
Row_Buffer_Locality_read = 0.984789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219691
Bank_Level_Parallism_Col = 1.194211
Bank_Level_Parallism_Ready = 1.058962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193026 

BW Util details:
bwutil = 0.115355 
total_CMD = 66109 
util_bw = 7626 
Wasted_Col = 3877 
Wasted_Row = 544 
Idle = 54062 

BW Util Bottlenecks: 
RCDc_limit = 877 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3163 
rwq = 0 
CCDLc_limit_alone = 3163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62165 
Read = 3813 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3813 
total_req = 3813 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3813 
Row_Bus_Util =  0.001997 
CoL_Bus_Util = 0.057677 
Either_Row_CoL_Bus_Util = 0.059659 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000254 
queue_avg = 0.202801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.202801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62133 n_act=76 n_pre=60 n_ref_event=0 n_req=3841 n_rd=3841 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1162
n_activity=18726 dram_eff=0.4102
bk0: 259a 65416i bk1: 278a 65336i bk2: 266a 65456i bk3: 294a 65265i bk4: 228a 65467i bk5: 164a 65597i bk6: 252a 65471i bk7: 224a 65560i bk8: 204a 65632i bk9: 216a 65549i bk10: 232a 65505i bk11: 192a 65614i bk12: 252a 65446i bk13: 228a 65499i bk14: 288a 65376i bk15: 264a 65500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984379
Row_Buffer_Locality_read = 0.984379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274441
Bank_Level_Parallism_Col = 1.243650
Bank_Level_Parallism_Ready = 1.071020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241598 

BW Util details:
bwutil = 0.116202 
total_CMD = 66109 
util_bw = 7682 
Wasted_Col = 3826 
Wasted_Row = 509 
Idle = 54092 

BW Util Bottlenecks: 
RCDc_limit = 926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3094 
rwq = 0 
CCDLc_limit_alone = 3094 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62133 
Read = 3841 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3841 
total_req = 3841 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3841 
Row_Bus_Util =  0.002057 
CoL_Bus_Util = 0.058101 
Either_Row_CoL_Bus_Util = 0.060143 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000252 
queue_avg = 0.314526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.314526
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=66109 n_nop=62500 n_act=76 n_pre=60 n_ref_event=0 n_req=3473 n_rd=3473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1051
n_activity=18468 dram_eff=0.3761
bk0: 222a 65540i bk1: 242a 65491i bk2: 268a 65405i bk3: 273a 65379i bk4: 236a 65452i bk5: 256a 65436i bk6: 192a 65623i bk7: 184a 65594i bk8: 160a 65746i bk9: 212a 65596i bk10: 192a 65626i bk11: 188a 65667i bk12: 244a 65549i bk13: 216a 65615i bk14: 172a 65696i bk15: 216a 65621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982724
Row_Buffer_Locality_read = 0.982724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211677
Bank_Level_Parallism_Col = 1.179784
Bank_Level_Parallism_Ready = 1.044579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179784 

BW Util details:
bwutil = 0.105069 
total_CMD = 66109 
util_bw = 6946 
Wasted_Col = 3738 
Wasted_Row = 543 
Idle = 54882 

BW Util Bottlenecks: 
RCDc_limit = 913 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2986 
rwq = 0 
CCDLc_limit_alone = 2986 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66109 
n_nop = 62500 
Read = 3473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3473 
total_req = 3473 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3473 
Row_Bus_Util =  0.002057 
CoL_Bus_Util = 0.052534 
Either_Row_CoL_Bus_Util = 0.054592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.183939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.183939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3039, Miss = 1796, Miss_rate = 0.591, Pending_hits = 648, Reservation_fails = 0
L2_cache_bank[1]: Access = 2982, Miss = 1722, Miss_rate = 0.577, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[2]: Access = 3298, Miss = 2118, Miss_rate = 0.642, Pending_hits = 736, Reservation_fails = 0
L2_cache_bank[3]: Access = 2914, Miss = 1758, Miss_rate = 0.603, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[4]: Access = 3095, Miss = 1746, Miss_rate = 0.564, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[5]: Access = 3177, Miss = 1932, Miss_rate = 0.608, Pending_hits = 674, Reservation_fails = 0
L2_cache_bank[6]: Access = 3137, Miss = 1993, Miss_rate = 0.635, Pending_hits = 656, Reservation_fails = 0
L2_cache_bank[7]: Access = 3239, Miss = 1906, Miss_rate = 0.588, Pending_hits = 697, Reservation_fails = 0
L2_cache_bank[8]: Access = 3583, Miss = 2316, Miss_rate = 0.646, Pending_hits = 814, Reservation_fails = 0
L2_cache_bank[9]: Access = 3310, Miss = 2078, Miss_rate = 0.628, Pending_hits = 702, Reservation_fails = 0
L2_cache_bank[10]: Access = 3112, Miss = 1836, Miss_rate = 0.590, Pending_hits = 656, Reservation_fails = 0
L2_cache_bank[11]: Access = 3082, Miss = 1900, Miss_rate = 0.616, Pending_hits = 675, Reservation_fails = 0
L2_cache_bank[12]: Access = 2987, Miss = 1788, Miss_rate = 0.599, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 3101, Miss = 1850, Miss_rate = 0.597, Pending_hits = 645, Reservation_fails = 0
L2_cache_bank[14]: Access = 3036, Miss = 1692, Miss_rate = 0.557, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[15]: Access = 3399, Miss = 2336, Miss_rate = 0.687, Pending_hits = 828, Reservation_fails = 0
L2_cache_bank[16]: Access = 3147, Miss = 1906, Miss_rate = 0.606, Pending_hits = 652, Reservation_fails = 0
L2_cache_bank[17]: Access = 3127, Miss = 2000, Miss_rate = 0.640, Pending_hits = 703, Reservation_fails = 0
L2_cache_bank[18]: Access = 3008, Miss = 1750, Miss_rate = 0.582, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[19]: Access = 3514, Miss = 2204, Miss_rate = 0.627, Pending_hits = 772, Reservation_fails = 0
L2_cache_bank[20]: Access = 3147, Miss = 1847, Miss_rate = 0.587, Pending_hits = 658, Reservation_fails = 0
L2_cache_bank[21]: Access = 3290, Miss = 2124, Miss_rate = 0.646, Pending_hits = 764, Reservation_fails = 0
L2_cache_bank[22]: Access = 3055, Miss = 1820, Miss_rate = 0.596, Pending_hits = 646, Reservation_fails = 0
L2_cache_bank[23]: Access = 3101, Miss = 1794, Miss_rate = 0.579, Pending_hits = 622, Reservation_fails = 0
L2_total_cache_accesses = 75880
L2_total_cache_misses = 46212
L2_total_cache_miss_rate = 0.6090
L2_total_cache_pending_hits = 16172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33544
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1277
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=75880
icnt_total_pkts_simt_to_mem=75880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.37558
	minimum = 5
	maximum = 81
Network latency average = 9.37558
	minimum = 5
	maximum = 81
Slowest packet = 77598
Flit latency average = 9.37558
	minimum = 5
	maximum = 81
Slowest flit = 77598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.077942
	minimum = 0.0437987 (at node 10)
	maximum = 0.100577 (at node 36)
Accepted packet rate average = 0.077942
	minimum = 0.0437987 (at node 10)
	maximum = 0.100577 (at node 36)
Injected flit rate average = 0.077942
	minimum = 0.0437987 (at node 10)
	maximum = 0.100577 (at node 36)
Accepted flit rate average= 0.077942
	minimum = 0.0437987 (at node 10)
	maximum = 0.100577 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.28811 (2 samples)
	minimum = 5 (2 samples)
	maximum = 84 (2 samples)
Network latency average = 9.28811 (2 samples)
	minimum = 5 (2 samples)
	maximum = 84 (2 samples)
Flit latency average = 9.28811 (2 samples)
	minimum = 5 (2 samples)
	maximum = 84 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0778838 (2 samples)
	minimum = 0.043766 (2 samples)
	maximum = 0.0959151 (2 samples)
Accepted packet rate average = 0.0778838 (2 samples)
	minimum = 0.043766 (2 samples)
	maximum = 0.0959151 (2 samples)
Injected flit rate average = 0.0778838 (2 samples)
	minimum = 0.043766 (2 samples)
	maximum = 0.0959151 (2 samples)
Accepted flit rate average = 0.0778838 (2 samples)
	minimum = 0.043766 (2 samples)
	maximum = 0.0959151 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 368427 (inst/sec)
gpgpu_simulation_rate = 543 (cycle/sec)
gpgpu_silicon_slowdown = 2609576x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92984c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929830..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd929848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92982c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5573515f6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 18561
gpu_sim_insn = 12710760
gpu_ipc =     684.8101
gpu_tot_sim_cycle = 56033
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     680.5325
gpu_tot_issued_cta = 141
gpu_occupancy = 20.9167% 
gpu_tot_occupancy = 20.9385% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0441
partiton_level_parallism_total  =       2.0313
partiton_level_parallism_util =       3.9045
partiton_level_parallism_util_total  =       3.9774
L2_BW  =      92.6864 GB/Sec
L2_BW_total  =      92.1074 GB/Sec
gpu_total_sim_rate=370216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3736, 3738, 3735, 3735, 3736, 3736, 3738, 3736, 3735, 3737, 3736, 3108, 3108, 3108, 3108, 3107, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23225	W0_Idle:378195	W0_Scoreboard:2855099	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:282655	WS1:282705	WS2:282677	WS3:281486	
dual_issue_nums: WS0:22252	WS1:22227	WS2:22241	WS3:22010	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 351 
max_icnt2mem_latency = 89 
maxmrqlatency = 58 
max_icnt2sh_latency = 57 
averagemflatency = 231 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:46030 	6903 	5300 	4069 	3679 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70741 	43079 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34896 	53904 	19914 	4604 	502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51681 	53030 	8723 	386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        64        56        56        72        60        80        68        44        80 
dram[1]:        76        60        64        72        88        64        64        68        92        88        64        88        64        84        92        68 
dram[2]:        80        68        52        68        76        72        76        76        80        60        64        72        68        68        76        76 
dram[3]:        76        68        72        72        72        68        68        76        68        80        52        88        60        60        76        92 
dram[4]:        80        72        80        72        72        88        68        64        76        76        96        88        72        76        80        76 
dram[5]:        76        60        56        64        80        76        76        76        72        60        56        68        68        76        68        72 
dram[6]:        76        60        72        68        60        68        84        76        56        76        68        64        68        56        56        68 
dram[7]:        60        68        72        64        80        72        80        84        84        60        68        72        72        80        88        72 
dram[8]:        84        84        64        52        72        68        68        92        88        64        72        64        84        68        88        72 
dram[9]:        52        72        72        76        72        76       100        88        60        48        72        76        76        72        76        72 
dram[10]:        64        76        84        88        88        60        72        64        60        68        68        76        96        80        84        72 
dram[11]:        68        64        72        76        68        84        84        52        60        68        60        68        76        60        56        76 
maximum service time to same row:
dram[0]:     10551     10546     11373     11442     12069     11995     12610     12997     13052     13460     14256     14511     15173     15026     15648     15777 
dram[1]:     10612     10436     11461     11453     11985     12077     12598     12598     13676     13054     13654     14526     15149     15159     15762     15724 
dram[2]:     10414     10413     11456     11445     11991     12072     13300     12842     13451     13807     14545     14436     15143     15300     15722     15644 
dram[3]:     10633     10621     11448     11457     12076     11881     12691     13051     13630     13816     14499     14515     15062     15130     16069     15652 
dram[4]:     10548     10656     11465     11466     11979     12084     12707     12468     13675     13465     14504     14479     15115     15114     15461     15463 
dram[5]:     10425     10571     11275     11463     12004     11872     12693     12625     13616     13620     14532     14541     15154     15143     16159     15782 
dram[6]:     10629     10118     11440     11456     12064     12072     12844     13027     13481     13628     14772     13652     14861     15035     16178     15654 
dram[7]:     10570     10852     11380     11677     12237     11983     13054     12462     13663     13850     14526     14423     15150     14859     15754     15712 
dram[8]:     10427     10631     11452     11558     12063     12065     12710     12697     13849     13751     14525     14536     15038     14863     15641     15659 
dram[9]:     10419     10561     11456     11661     12088     11988     12691     12716     13058     13722     14536     14429     15025     15152     15716     15934 
dram[10]:     10631     10622     11368     11666     12077     12434     12463     12705     13860     13679     13654     14257     15140     15148     15730     15755 
dram[11]:     10846     10629     11449     11273     11876     12008     12996     13119     13471     13667     14502     14537     15030     15039     15784     15758 
average row accesses per activate:
dram[0]: 44.571430 64.142860 41.571430 44.125000 56.000000 58.000000 63.200001 61.599998 62.400002 52.000000 64.000000 57.599998 69.599998 66.400002 44.799999 63.200001 
dram[1]: 55.285713 50.714287 38.375000 56.285713 64.666664 56.000000 60.000000 62.400002 71.199997 64.000000 64.000000 68.000000 54.400002 60.799999 80.000000 62.400002 
dram[2]: 55.714287 50.285713 35.250000 42.125000 62.000000 64.000000 68.800003 75.199997 57.599998 53.599998 62.400002 68.000000 64.800003 57.599998 67.199997 61.599998 
dram[3]: 51.857143 47.000000 42.444443 44.625000 50.000000 60.000000 65.599998 68.800003 64.800003 80.800003 51.200001 66.400002 66.400002 64.800003 75.199997 72.800003 
dram[4]: 62.714287 55.285713 50.375000 46.500000 62.666668 74.000000 69.599998 64.000000 72.000000 76.000000 76.800003 73.599998 72.800003 77.599998 77.599998 70.400002 
dram[5]: 52.750000 41.142857 45.125000 44.875000 72.000000 61.333332 71.199997 73.599998 58.400002 52.799999 59.200001 60.000000 70.400002 81.599998 66.400002 67.199997 
dram[6]: 56.857143 45.000000 40.875000 40.625000 57.333332 60.000000 70.400002 67.199997 63.200001 72.800003 59.200001 60.799999 65.599998 56.000000 61.599998 70.400002 
dram[7]: 52.000000 52.714287 51.428570 39.375000 62.000000 60.666668 77.599998 70.400002 62.400002 64.000000 74.400002 66.400002 65.599998 76.800003 78.400002 72.800003 
dram[8]: 41.250000 47.625000 48.125000 47.714287 67.333336 59.333332 67.199997 72.800003 76.000000 67.199997 73.599998 59.200001 74.400002 72.000000 80.000000 67.199997 
dram[9]: 43.714287 51.285713 55.285713 52.714287 69.333336 61.333332 79.199997 74.400002 63.200001 58.400002 60.000000 70.400002 77.599998 69.599998 72.000000 62.400002 
dram[10]: 49.571430 52.375000 46.250000 38.299999 66.666664 50.666668 68.000000 67.199997 64.000000 57.599998 69.599998 67.199997 76.000000 72.800003 79.199997 71.199997 
dram[11]: 48.857143 52.285713 39.000000 43.777779 56.666668 66.666664 68.800003 55.200001 50.400002 60.799999 53.599998 51.200001 66.400002 60.799999 54.400002 68.800003 
average row locality = 66189/1109 = 59.683498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       312       449       291       353       336       348       316       308       312       260       320       288       348       332       224       316 
dram[1]:       387       355       307       394       388       336       300       312       356       320       320       340       272       304       400       312 
dram[2]:       390       352       282       337       372       384       344       376       288       268       312       340       324       288       336       308 
dram[3]:       363       376       381       356       300       360       328       344       324       404       256       332       332       324       376       364 
dram[4]:       439       387       403       372       376       444       348       320       360       380       384       368       364       388       388       352 
dram[5]:       421       288       361       359       432       368       356       368       292       264       296       300       352       408       332       336 
dram[6]:       398       315       327       325       344       360       352       336       316       364       296       304       328       280       308       352 
dram[7]:       364       369       360       315       372       364       388       352       312       320       372       332       328       384       392       364 
dram[8]:       330       381       385       334       404       356       336       364       380       336       368       296       372       360       400       336 
dram[9]:       306       359       387       369       416       368       396       372       316       292       300       352       388       348       360       312 
dram[10]:       347       419       370       382       400       304       340       336       320       288       348       336       380       364       396       356 
dram[11]:       342       366       388       393       340       400       344       276       252       304       268       256       332       304       272       344 
total dram reads = 66182
bank skew: 449/224 = 2.00
chip skew: 6073/5113 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 28
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        466       450       437       444       408       394       399       403       394       396       398       391       386       367       384       373
dram[1]:        411       449       434       439       370       384       369       382       391       385       385       364       378       365       371       374
dram[2]:        478       502       461       430       387       390       387       391       408       430       385       385       363       412       374       390
dram[3]:        455       452       434       461       370       385       362       390       367       384       401       371       364       346       364       380
dram[4]:        454       468       446       441       389       390       363       372       366       373       367       373       352       369       358       369
dram[5]:        508       499       423       449       374       376       386       381       414       395       402       364       346       351       353       365
dram[6]:        472       455       482       430       357       397       364       379       378       377       382       391       379       385       370       374
dram[7]:        481       449       419       441       377       400       367       398       377       378       367       369       359       357       349       348
dram[8]:        453       493       417       420       387       395       368       362       368       384       377       401       358       361       365       366
dram[9]:        460       479       438       444       397       372       383       385       410       414       373       380       369       378       359       363
dram[10]:        512       458       430       421       393       391       378       369       380       386       381       392       364       376       354       369
dram[11]:        424       425       476       438       383       388       411       387       411       381       388       418       381       374       365       368
maximum mf latency per bank:
dram[0]:        308       312       297       302       310       304       300       297       288       294       287       284       292       305       285       289
dram[1]:        296       301       299       315       318       300       294       295       311       282       287       301       289       289       294       290
dram[2]:        326       320       306       311       308       313       307       298       282       285       287       284       286       295       282       285
dram[3]:        301       316       297       315       317       316       305       284       295       291       294       288       281       287       290       296
dram[4]:        351       325       311       297       340       305       296       303       282       284       296       286       295       287       300       302
dram[5]:        329       298       322       311       312       306       294       302       287       295       289       286       290       305       298       297
dram[6]:        319       295       326       330       312       311       294       298       290       293       294       301       292       286       288       288
dram[7]:        314       325       306       299       318       331       298       309       300       284       299       285       293       301       291       301
dram[8]:        316       316       325       322       327       328       295       317       292       295       284       282       279       286       305       299
dram[9]:        300       299       322       308       312       311       299       306       293       306       281       287       286       294       283       285
dram[10]:        325       317       306       301       338       332       300       308       289       296       288       282       296       302       289       290
dram[11]:        309       296       293       311       311       310       294       297       303       281       282       282       291       290       285       289
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93545 n_act=107 n_pre=91 n_ref_event=93953806101152 n_req=5113 n_rd=5113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1034
n_activity=27083 dram_eff=0.3776
bk0: 312a 98035i bk1: 449a 97683i bk2: 291a 98068i bk3: 353a 97923i bk4: 336a 97928i bk5: 348a 97882i bk6: 316a 98037i bk7: 308a 98071i bk8: 312a 98127i bk9: 260a 98200i bk10: 320a 98052i bk11: 288a 98146i bk12: 348a 98026i bk13: 332a 97998i bk14: 224a 98295i bk15: 316a 98055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982202
Row_Buffer_Locality_read = 0.982202
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218605
Bank_Level_Parallism_Col = 0.668257
Bank_Level_Parallism_Ready = 1.056294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103444 
total_CMD = 98855 
util_bw = 10226 
Wasted_Col = 5533 
Wasted_Row = 905 
Idle = 82191 

BW Util Bottlenecks: 
RCDc_limit = 1389 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4437 
rwq = 0 
CCDLc_limit_alone = 4437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 93545 
Read = 5113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 93953806101152 
n_req = 5113 
total_req = 5113 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5113 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.051722 
Either_Row_CoL_Bus_Util = 0.053715 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000188 
queue_avg = 0.225067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.225067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93256 n_act=107 n_pre=91 n_ref_event=0 n_req=5403 n_rd=5403 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1093
n_activity=28009 dram_eff=0.3858
bk0: 387a 97858i bk1: 355a 97879i bk2: 307a 97964i bk3: 394a 97765i bk4: 388a 97850i bk5: 336a 98007i bk6: 300a 98106i bk7: 312a 98062i bk8: 356a 97991i bk9: 320a 98075i bk10: 320a 98052i bk11: 340a 97955i bk12: 272a 98173i bk13: 304a 98120i bk14: 400a 97933i bk15: 312a 98067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983158
Row_Buffer_Locality_read = 0.983158
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225369
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.071006
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109312 
total_CMD = 98855 
util_bw = 10806 
Wasted_Col = 5780 
Wasted_Row = 847 
Idle = 81422 

BW Util Bottlenecks: 
RCDc_limit = 1338 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4712 
rwq = 0 
CCDLc_limit_alone = 4712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 93256 
Read = 5403 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5403 
total_req = 5403 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5403 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.054656 
Either_Row_CoL_Bus_Util = 0.056639 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000357 
queue_avg = 0.238845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.238845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93354 n_act=108 n_pre=92 n_ref_event=0 n_req=5301 n_rd=5301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1072
n_activity=27836 dram_eff=0.3809
bk0: 390a 97910i bk1: 352a 97988i bk2: 282a 98078i bk3: 337a 97895i bk4: 372a 97990i bk5: 384a 97854i bk6: 344a 97946i bk7: 376a 97858i bk8: 288a 98176i bk9: 268a 98154i bk10: 312a 98081i bk11: 340a 98055i bk12: 324a 98100i bk13: 288a 98056i bk14: 336a 98089i bk15: 308a 98108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982645
Row_Buffer_Locality_read = 0.982645
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.046946
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107248 
total_CMD = 98855 
util_bw = 10602 
Wasted_Col = 5651 
Wasted_Row = 930 
Idle = 81672 

BW Util Bottlenecks: 
RCDc_limit = 1388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4541 
rwq = 0 
CCDLc_limit_alone = 4541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 93354 
Read = 5301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5301 
total_req = 5301 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5301 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.053624 
Either_Row_CoL_Bus_Util = 0.055647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.223368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.223368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93125 n_act=110 n_pre=94 n_ref_event=0 n_req=5522 n_rd=5520 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1118
n_activity=28177 dram_eff=0.3924
bk0: 363a 97911i bk1: 376a 97712i bk2: 381a 97861i bk3: 356a 97852i bk4: 300a 98051i bk5: 360a 97899i bk6: 328a 98006i bk7: 344a 97985i bk8: 324a 98042i bk9: 404a 97826i bk10: 256a 98199i bk11: 332a 98029i bk12: 332a 98027i bk13: 324a 98057i bk14: 376a 97989i bk15: 364a 97972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982977
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.219627
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.061099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111841 
total_CMD = 98855 
util_bw = 11056 
Wasted_Col = 5971 
Wasted_Row = 939 
Idle = 80889 

BW Util Bottlenecks: 
RCDc_limit = 1361 
RCDWRc_limit = 18 
WTRc_limit = 30 
RTWc_limit = 4 
CCDLc_limit = 4770 
rwq = 0 
CCDLc_limit_alone = 4770 
WTRc_limit_alone = 30 
RTWc_limit_alone = 4 

Commands details: 
total_CMD = 98855 
n_nop = 93125 
Read = 5520 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 5522 
total_req = 5528 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 5528 
Row_Bus_Util =  0.002064 
CoL_Bus_Util = 0.055920 
Either_Row_CoL_Bus_Util = 0.057964 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000349 
queue_avg = 0.254899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.254899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=92583 n_act=108 n_pre=92 n_ref_event=0 n_req=6073 n_rd=6073 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1229
n_activity=29566 dram_eff=0.4108
bk0: 439a 97625i bk1: 387a 97784i bk2: 403a 97795i bk3: 372a 97872i bk4: 376a 97795i bk5: 444a 97644i bk6: 348a 97962i bk7: 320a 98079i bk8: 360a 97970i bk9: 380a 97946i bk10: 384a 97815i bk11: 368a 97926i bk12: 364a 97993i bk13: 388a 97894i bk14: 388a 97969i bk15: 352a 97900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984851
Row_Buffer_Locality_read = 0.984851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258012
Bank_Level_Parallism_Col = 1.227253
Bank_Level_Parallism_Ready = 1.066151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224919 

BW Util details:
bwutil = 0.122867 
total_CMD = 98855 
util_bw = 12146 
Wasted_Col = 6095 
Wasted_Row = 815 
Idle = 79799 

BW Util Bottlenecks: 
RCDc_limit = 1373 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5001 
rwq = 0 
CCDLc_limit_alone = 5001 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 92583 
Read = 6073 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6073 
total_req = 6073 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6073 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.061433 
Either_Row_CoL_Bus_Util = 0.063446 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000159 
queue_avg = 0.357493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.357493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93116 n_act=109 n_pre=93 n_ref_event=0 n_req=5534 n_rd=5533 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.112
n_activity=28401 dram_eff=0.3899
bk0: 421a 97741i bk1: 288a 98161i bk2: 361a 98001i bk3: 359a 97822i bk4: 432a 97722i bk5: 368a 97860i bk6: 356a 97940i bk7: 368a 97930i bk8: 292a 98154i bk9: 264a 98217i bk10: 296a 98142i bk11: 300a 98092i bk12: 352a 98043i bk13: 408a 97870i bk14: 332a 98048i bk15: 336a 98016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983195
Row_Buffer_Locality_read = 0.983373
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.202428
Bank_Level_Parallism_Col = 1.176056
Bank_Level_Parallism_Ready = 1.041501
write_to_read_ratio_blp_rw_average = 0.001031
GrpLevelPara = 1.176056 

BW Util details:
bwutil = 0.112023 
total_CMD = 98855 
util_bw = 11074 
Wasted_Col = 5960 
Wasted_Row = 914 
Idle = 80907 

BW Util Bottlenecks: 
RCDc_limit = 1311 
RCDWRc_limit = 9 
WTRc_limit = 28 
RTWc_limit = 7 
CCDLc_limit = 4891 
rwq = 0 
CCDLc_limit_alone = 4891 
WTRc_limit_alone = 28 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 98855 
n_nop = 93116 
Read = 5533 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5534 
total_req = 5537 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5537 
Row_Bus_Util =  0.002043 
CoL_Bus_Util = 0.056011 
Either_Row_CoL_Bus_Util = 0.058055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.260978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.260978
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93350 n_act=108 n_pre=92 n_ref_event=0 n_req=5305 n_rd=5305 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1073
n_activity=27853 dram_eff=0.3809
bk0: 398a 97820i bk1: 315a 98041i bk2: 327a 98001i bk3: 325a 97951i bk4: 344a 97990i bk5: 360a 97821i bk6: 352a 97999i bk7: 336a 97975i bk8: 316a 98072i bk9: 364a 97988i bk10: 296a 98174i bk11: 304a 98107i bk12: 328a 98053i bk13: 280a 98190i bk14: 308a 98138i bk15: 352a 98012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982658
Row_Buffer_Locality_read = 0.982658
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194353
Bank_Level_Parallism_Col = 1.172711
Bank_Level_Parallism_Ready = 1.045395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172433 

BW Util details:
bwutil = 0.107329 
total_CMD = 98855 
util_bw = 10610 
Wasted_Col = 5810 
Wasted_Row = 955 
Idle = 81480 

BW Util Bottlenecks: 
RCDc_limit = 1374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 93350 
Read = 5305 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5305 
total_req = 5305 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5305 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.053664 
Either_Row_CoL_Bus_Util = 0.055688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.198392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.198392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=92971 n_act=107 n_pre=91 n_ref_event=0 n_req=5688 n_rd=5688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1151
n_activity=28134 dram_eff=0.4044
bk0: 364a 97878i bk1: 369a 97840i bk2: 360a 97995i bk3: 315a 98014i bk4: 372a 97994i bk5: 364a 97927i bk6: 388a 97911i bk7: 352a 97918i bk8: 312a 97975i bk9: 320a 98009i bk10: 372a 97983i bk11: 332a 98046i bk12: 328a 98005i bk13: 384a 97828i bk14: 392a 97818i bk15: 364a 97858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984001
Row_Buffer_Locality_read = 0.984001
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253210
Bank_Level_Parallism_Col = 1.223004
Bank_Level_Parallism_Ready = 1.063785
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219192 

BW Util details:
bwutil = 0.115078 
total_CMD = 98855 
util_bw = 11376 
Wasted_Col = 5798 
Wasted_Row = 796 
Idle = 80885 

BW Util Bottlenecks: 
RCDc_limit = 1269 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4820 
rwq = 0 
CCDLc_limit_alone = 4820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 92971 
Read = 5688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5688 
total_req = 5688 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5688 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.057539 
Either_Row_CoL_Bus_Util = 0.059522 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000340 
queue_avg = 0.263305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.263305
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=92915 n_act=109 n_pre=93 n_ref_event=0 n_req=5738 n_rd=5738 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=28783 dram_eff=0.3987
bk0: 330a 97959i bk1: 381a 97817i bk2: 385a 97802i bk3: 334a 98038i bk4: 404a 97763i bk5: 356a 97816i bk6: 336a 97994i bk7: 364a 97851i bk8: 380a 97886i bk9: 336a 97988i bk10: 368a 97964i bk11: 296a 98131i bk12: 372a 97898i bk13: 360a 97938i bk14: 400a 97920i bk15: 336a 98047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983792
Row_Buffer_Locality_read = 0.983792
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.236151
Bank_Level_Parallism_Col = 1.217459
Bank_Level_Parallism_Ready = 1.066353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215454 

BW Util details:
bwutil = 0.116089 
total_CMD = 98855 
util_bw = 11476 
Wasted_Col = 5934 
Wasted_Row = 968 
Idle = 80477 

BW Util Bottlenecks: 
RCDc_limit = 1406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4759 
rwq = 0 
CCDLc_limit_alone = 4759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 92915 
Read = 5738 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5738 
total_req = 5738 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5738 
Row_Bus_Util =  0.002043 
CoL_Bus_Util = 0.058045 
Either_Row_CoL_Bus_Util = 0.060088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.271853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.271853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93019 n_act=106 n_pre=90 n_ref_event=0 n_req=5641 n_rd=5641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1141
n_activity=28662 dram_eff=0.3936
bk0: 306a 97989i bk1: 359a 97964i bk2: 387a 97914i bk3: 369a 97850i bk4: 416a 97837i bk5: 368a 97873i bk6: 396a 97915i bk7: 372a 97907i bk8: 316a 98080i bk9: 292a 98155i bk10: 300a 98121i bk11: 352a 98008i bk12: 388a 98002i bk13: 348a 97994i bk14: 360a 98014i bk15: 312a 98109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984045
Row_Buffer_Locality_read = 0.984045
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218237
Bank_Level_Parallism_Col = 1.193007
Bank_Level_Parallism_Ready = 1.054040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191469 

BW Util details:
bwutil = 0.114127 
total_CMD = 98855 
util_bw = 11282 
Wasted_Col = 5738 
Wasted_Row = 864 
Idle = 80971 

BW Util Bottlenecks: 
RCDc_limit = 1245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4759 
rwq = 0 
CCDLc_limit_alone = 4759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98855 
n_nop = 93019 
Read = 5641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 5641 
total_req = 5641 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 5641 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.057063 
Either_Row_CoL_Bus_Util = 0.059036 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000171 
queue_avg = 0.209499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.209499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=92961 n_act=111 n_pre=95 n_ref_event=0 n_req=5687 n_rd=5686 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1151
n_activity=28220 dram_eff=0.4033
bk0: 347a 97946i bk1: 419a 97715i bk2: 370a 97947i bk3: 382a 97707i bk4: 400a 97801i bk5: 304a 97969i bk6: 340a 97992i bk7: 336a 98032i bk8: 320a 98109i bk9: 288a 98127i bk10: 348a 97967i bk11: 336a 98033i bk12: 380a 97827i bk13: 364a 97905i bk14: 396a 97859i bk15: 356a 97987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983295
Row_Buffer_Locality_read = 0.983468
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.265365
Bank_Level_Parallism_Col = 1.229976
Bank_Level_Parallism_Ready = 1.062873
write_to_read_ratio_blp_rw_average = 0.001751
GrpLevelPara = 1.228390 

BW Util details:
bwutil = 0.115118 
total_CMD = 98855 
util_bw = 11380 
Wasted_Col = 5732 
Wasted_Row = 777 
Idle = 80966 

BW Util Bottlenecks: 
RCDc_limit = 1324 
RCDWRc_limit = 6 
WTRc_limit = 11 
RTWc_limit = 12 
CCDLc_limit = 4660 
rwq = 0 
CCDLc_limit_alone = 4660 
WTRc_limit_alone = 11 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 98855 
n_nop = 92961 
Read = 5686 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 5687 
total_req = 5690 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 5690 
Row_Bus_Util =  0.002084 
CoL_Bus_Util = 0.057559 
Either_Row_CoL_Bus_Util = 0.059623 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000339 
queue_avg = 0.291316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.291316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98855 n_nop=93456 n_act=111 n_pre=95 n_ref_event=0 n_req=5184 n_rd=5181 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.1051
n_activity=27677 dram_eff=0.3753
bk0: 342a 97985i bk1: 366a 97909i bk2: 388a 97742i bk3: 393a 97697i bk4: 340a 97940i bk5: 400a 97851i bk6: 344a 98029i bk7: 276a 98116i bk8: 252a 98228i bk9: 304a 98118i bk10: 268a 98171i bk11: 256a 98236i bk12: 332a 98054i bk13: 304a 98121i bk14: 272a 98210i bk15: 344a 98052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981674
Row_Buffer_Locality_read = 0.982243
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.210638
Bank_Level_Parallism_Col = 1.177097
Bank_Level_Parallism_Ready = 1.042516
write_to_read_ratio_blp_rw_average = 0.010810
GrpLevelPara = 1.175819 

BW Util details:
bwutil = 0.105063 
total_CMD = 98855 
util_bw = 10386 
Wasted_Col = 5671 
Wasted_Row = 878 
Idle = 81920 

BW Util Bottlenecks: 
RCDc_limit = 1325 
RCDWRc_limit = 21 
WTRc_limit = 14 
RTWc_limit = 88 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4517 
WTRc_limit_alone = 14 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 98855 
n_nop = 93456 
Read = 5181 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 5184 
total_req = 5193 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 5193 
Row_Bus_Util =  0.002084 
CoL_Bus_Util = 0.052531 
Either_Row_CoL_Bus_Util = 0.054615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.202853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.202853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4540, Miss = 2652, Miss_rate = 0.584, Pending_hits = 957, Reservation_fails = 0
L2_cache_bank[1]: Access = 4606, Miss = 2582, Miss_rate = 0.561, Pending_hits = 885, Reservation_fails = 0
L2_cache_bank[2]: Access = 4786, Miss = 2974, Miss_rate = 0.621, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[3]: Access = 4284, Miss = 2554, Miss_rate = 0.596, Pending_hits = 876, Reservation_fails = 0
L2_cache_bank[4]: Access = 4757, Miss = 2590, Miss_rate = 0.544, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[5]: Access = 4825, Miss = 2844, Miss_rate = 0.589, Pending_hits = 999, Reservation_fails = 0
L2_cache_bank[6]: Access = 4516, Miss = 2798, Miss_rate = 0.620, Pending_hits = 909, Reservation_fails = 0
L2_cache_bank[7]: Access = 4896, Miss = 2868, Miss_rate = 0.586, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[8]: Access = 5218, Miss = 3240, Miss_rate = 0.621, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[9]: Access = 4940, Miss = 2990, Miss_rate = 0.605, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[10]: Access = 4773, Miss = 2784, Miss_rate = 0.583, Pending_hits = 966, Reservation_fails = 0
L2_cache_bank[11]: Access = 4761, Miss = 2892, Miss_rate = 0.607, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[12]: Access = 4590, Miss = 2700, Miss_rate = 0.588, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[13]: Access = 4625, Miss = 2742, Miss_rate = 0.593, Pending_hits = 929, Reservation_fails = 0
L2_cache_bank[14]: Access = 4471, Miss = 2436, Miss_rate = 0.545, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[15]: Access = 4965, Miss = 3352, Miss_rate = 0.675, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[16]: Access = 4696, Miss = 2822, Miss_rate = 0.601, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[17]: Access = 4916, Miss = 3046, Miss_rate = 0.620, Pending_hits = 1063, Reservation_fails = 0
L2_cache_bank[18]: Access = 4488, Miss = 2570, Miss_rate = 0.573, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[19]: Access = 5299, Miss = 3212, Miss_rate = 0.606, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[20]: Access = 4786, Miss = 2685, Miss_rate = 0.561, Pending_hits = 967, Reservation_fails = 0
L2_cache_bank[21]: Access = 4916, Miss = 3136, Miss_rate = 0.638, Pending_hits = 1097, Reservation_fails = 0
L2_cache_bank[22]: Access = 4498, Miss = 2648, Miss_rate = 0.589, Pending_hits = 926, Reservation_fails = 0
L2_cache_bank[23]: Access = 4668, Miss = 2689, Miss_rate = 0.576, Pending_hits = 915, Reservation_fails = 0
L2_total_cache_accesses = 113820
L2_total_cache_misses = 67806
L2_total_cache_miss_rate = 0.5957
L2_total_cache_pending_hits = 23446
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49718
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1301
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=113820
icnt_total_pkts_simt_to_mem=113820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.67215
	minimum = 5
	maximum = 79
Network latency average = 8.67215
	minimum = 5
	maximum = 79
Slowest packet = 153479
Flit latency average = 8.67215
	minimum = 5
	maximum = 79
Slowest flit = 153479
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0786181
	minimum = 0.0441787 (at node 1)
	maximum = 0.0963849 (at node 45)
Accepted packet rate average = 0.0786181
	minimum = 0.0441787 (at node 1)
	maximum = 0.0963849 (at node 45)
Injected flit rate average = 0.0786181
	minimum = 0.0441787 (at node 1)
	maximum = 0.0963849 (at node 45)
Accepted flit rate average= 0.0786181
	minimum = 0.0441787 (at node 1)
	maximum = 0.0963849 (at node 45)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.08279 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.3333 (3 samples)
Network latency average = 9.08279 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.3333 (3 samples)
Flit latency average = 9.08279 (3 samples)
	minimum = 5 (3 samples)
	maximum = 82.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0781286 (3 samples)
	minimum = 0.0439036 (3 samples)
	maximum = 0.0960717 (3 samples)
Accepted packet rate average = 0.0781286 (3 samples)
	minimum = 0.0439036 (3 samples)
	maximum = 0.0960717 (3 samples)
Injected flit rate average = 0.0781286 (3 samples)
	minimum = 0.0439036 (3 samples)
	maximum = 0.0960717 (3 samples)
Accepted flit rate average = 0.0781286 (3 samples)
	minimum = 0.0439036 (3 samples)
	maximum = 0.0960717 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 370216 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
gpgpu_silicon_slowdown = 2604779x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92984c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929830..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd929848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92982c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5573515f6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 18515
gpu_sim_insn = 12710760
gpu_ipc =     686.5115
gpu_tot_sim_cycle = 74548
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     682.0175
gpu_tot_issued_cta = 188
gpu_occupancy = 20.9183% 
gpu_tot_occupancy = 20.9335% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0491
partiton_level_parallism_total  =       2.0357
partiton_level_parallism_util =       3.5264
partiton_level_parallism_util_total  =       3.8541
L2_BW  =      92.9166 GB/Sec
L2_BW_total  =      92.3084 GB/Sec
gpu_total_sim_rate=371117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4982, 4984, 4981, 4981, 4982, 4982, 4984, 4982, 3735, 3737, 3736, 3108, 3108, 3108, 3108, 3107, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30755	W0_Idle:498803	W0_Scoreboard:3793419	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:376872	WS1:376910	WS2:376900	WS3:375304	
dual_issue_nums: WS0:29670	WS1:29651	WS2:29656	WS3:29352	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 351 
max_icnt2mem_latency = 93 
maxmrqlatency = 58 
max_icnt2sh_latency = 57 
averagemflatency = 230 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:61961 	9157 	6729 	4957 	4764 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97237 	54523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	48252 	72757 	24727 	5432 	592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70096 	70716 	10522 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        68        64        56        96        80        80        72        80        80 
dram[1]:        76        60        72        72        88        68        68        68        92        88        64        88        68        84        92        68 
dram[2]:        80        76        56        68        76        72        76        76        80        60        64        72        72        68        76        76 
dram[3]:        76        92        72        72        72        80        68        76        68        80        56        88        72        60        76        92 
dram[4]:        80        72        80        72        72        88        80        68        76        76        96        88        72        76        80        76 
dram[5]:        76        84        64        64        80        76        76        76        72        60        56        68        68        76        68        72 
dram[6]:        80        60        72        68        96        92        84        76        84        76        68        64        68        56        68        68 
dram[7]:        64        68        72        64        92        72        80        84        84        80        68        72        72        80        88        72 
dram[8]:        84        84        64        76        72        68        68        92        88        64       112        64        84        72        88        72 
dram[9]:        68        72        72        76        72        76       100        88        68        80        72        76        80        80        76        72 
dram[10]:        64        76        84        88        88        72        72        64        60        80        68        76        96       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        60        68        60        68        76        84        56        76 
maximum service time to same row:
dram[0]:     10551     10546     11373     11442     12069     11995     12610     12997     13052     13460     14256     14511     15173     15026     15648     15777 
dram[1]:     10612     10436     11461     11453     11985     12077     12598     12598     13676     13054     13654     14526     15149     15159     15762     15724 
dram[2]:     10414     10413     11456     11445     11991     12072     13300     12842     13451     13807     14545     14436     15143     15300     15722     15644 
dram[3]:     10633     10621     11448     11457     12076     11881     12691     13051     13630     13816     14499     14515     15062     15130     16069     15652 
dram[4]:     10548     10656     11465     11466     11979     12084     12707     12468     13675     13465     14504     14479     15115     15114     15461     15463 
dram[5]:     10425     10571     11275     11463     12004     11872     12693     12625     13616     13620     14532     14541     15154     15143     16159     15782 
dram[6]:     10629     10118     11440     11456     12064     12072     12844     13027     13481     13628     14772     13652     14861     15035     16178     15654 
dram[7]:     10570     10852     11380     11677     12237     11983     13054     12462     13663     13850     14526     14423     15150     14859     15754     15712 
dram[8]:     10427     10631     11452     11558     12063     12065     12710     12697     13849     13751     14525     14536     15038     14863     15641     15659 
dram[9]:     10419     10561     11456     11661     12088     11988     12691     12716     13058     13722     14536     14429     15025     15152     15716     15934 
dram[10]:     10631     10622     11368     11666     12077     12434     12463     12705     13860     13679     13654     14257     15140     15148     15730     15755 
dram[11]:     10846     10629     11449     11273     11876     12008     12996     13119     13471     13667     14502     14537     15030     15039     15784     15758 
average row accesses per activate:
dram[0]: 47.111111 60.555557 43.000000 47.700001 55.000000 57.000000 66.285713 58.285713 60.000000 45.714287 67.428574 57.714287 60.000000 66.285713 50.285713 66.857140 
dram[1]: 59.444443 50.111111 46.299999 57.111111 59.000000 63.500000 55.428570 60.571430 68.000000 60.571430 61.714287 66.857140 55.428570 54.285713 76.000000 59.428570 
dram[2]: 57.111111 52.444443 39.799999 44.500000 59.000000 63.500000 66.285713 64.571426 57.714287 59.428570 54.857143 62.285713 65.142860 53.142857 61.142857 57.714287 
dram[3]: 51.444443 46.400002 40.583332 40.181820 51.500000 63.500000 62.857143 70.285713 66.857140 70.857140 52.000000 61.142857 66.285713 57.142857 71.428574 67.428574 
dram[4]: 63.888889 55.000000 52.299999 50.000000 63.000000 67.000000 62.857143 61.714287 66.285713 72.571426 68.571426 66.857140 65.142860 70.285713 73.714287 67.428574 
dram[5]: 45.727272 51.111111 46.900002 45.900002 74.500000 58.000000 70.285713 73.142860 57.714287 52.571430 56.000000 55.428570 64.000000 78.285713 58.857143 65.714287 
dram[6]: 54.444443 43.444443 39.500000 42.099998 65.000000 62.000000 64.000000 60.000000 59.428570 66.857140 55.428570 55.428570 65.714287 56.571430 60.000000 64.571426 
dram[7]: 53.333332 53.888889 52.444443 41.500000 65.000000 59.000000 69.142860 66.285713 58.285713 66.285713 69.714287 64.000000 66.857140 75.428574 75.428574 65.714287 
dram[8]: 45.400002 52.099998 50.500000 52.666668 66.000000 55.500000 66.285713 68.000000 69.142860 64.571426 68.000000 55.428570 68.571426 63.428570 78.857140 61.714287 
dram[9]: 48.222221 51.000000 52.333332 52.555557 70.500000 65.000000 72.000000 66.857140 59.428570 52.571430 54.857143 60.571430 76.571426 68.000000 63.428570 60.000000 
dram[10]: 47.888889 51.099998 45.400002 36.923077 67.500000 58.500000 65.714287 66.857140 60.000000 61.714287 70.857140 65.142860 73.142860 74.857140 68.571426 65.142860 
dram[11]: 50.888889 54.000000 41.000000 42.250000 56.000000 64.000000 65.142860 56.571430 52.571430 59.428570 50.285713 53.142857 61.714287 62.857143 53.142857 66.285713 
average row locality = 87800/1498 = 58.611481
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       545       387       477       440       456       464       408       420       320       472       404       420       464       352       468 
dram[1]:       535       451       463       514       472       508       388       424       476       424       432       468       388       380       532       416 
dram[2]:       514       472       398       445       472       508       464       452       404       416       384       436       456       372       428       404 
dram[3]:       463       464       486       441       412       508       440       492       468       496       364       428       464       400       500       472 
dram[4]:       575       495       523       500       504       536       440       432       464       508       480       468       456       492       516       472 
dram[5]:       501       460       469       459       596       464       492       512       404       368       392       388       448       548       412       460 
dram[6]:       490       391       395       421       520       496       448       420       416       468       388       388       460       396       420       452 
dram[7]:       480       485       472       415       520       472       484       464       408       464       488       448       468       528       528       460 
dram[8]:       454       521       505       474       528       444       464       476       484       452       476       388       480       444       552       432 
dram[9]:       434       459       471       473       564       520       504       468       416       368       384       424       536       476       444       420 
dram[10]:       431       511       454       479       540       468       460       468       420       432       496       456       512       524       480       456 
dram[11]:       458       486       490       506       448       512       456       396       368       416       352       372       432       440       372       464 
total dram reads = 87792
bank skew: 596/320 = 1.86
chip skew: 7861/6921 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        466       461       440       443       414       389       386       395       385       406       395       388       392       363       380       369
dram[1]:        400       454       430       449       370       373       369       384       391       385       380       371       366       369       370       378
dram[2]:        472       496       451       436       390       394       391       398       391       417       388       390       365       403       371       393
dram[3]:        457       465       429       473       373       392       369       387       364       377       410       381       366       355       367       379
dram[4]:        460       478       454       447       384       391       367       371       366       376       364       375       356       371       354       363
dram[5]:        514       467       433       456       373       371       384       382       412       396       394       388       347       353       356       362
dram[6]:        479       475       505       426       359       388       372       384       381       375       394       396       374       378       367       371
dram[7]:        491       445       429       439       365       393       372       392       394       383       361       366       354       355       362       356
dram[8]:        440       491       420       417       375       391       371       369       363       374       371       390       360       357       362       373
dram[9]:        452       487       453       452       392       369       383       385       405       408       375       382       365       377       361       367
dram[10]:        527       460       445       435       381       372       378       369       375       377       374       387       359       374       362       378
dram[11]:        430       427       485       439       386       403       402       385       420       378       399       410       381       374       362       363
maximum mf latency per bank:
dram[0]:        308       312       297       302       310       304       300       297       288       294       293       284       292       305       285       289
dram[1]:        296       301       299       315       318       300       296       295       311       282       287       301       289       289       294       299
dram[2]:        326       320       306       311       308       313       307       309       282       288       287       284       304       295       283       285
dram[3]:        301       316       297       315       317       316       305       303       295       291       294       288       284       287       290       296
dram[4]:        351       325       311       297       340       305       296       303       284       284       296       286       295       287       300       302
dram[5]:        329       298       322       311       312       306       294       302       287       296       289       286       290       305       298       297
dram[6]:        319       300       326       330       312       311       294       298       297       293       294       301       292       286       288       288
dram[7]:        314       325       306       299       318       331       298       309       300       289       299       294       293       301       291       301
dram[8]:        316       316       325       322       327       328       316       317       292       295       284       282       279       286       305       299
dram[9]:        300       299       322       308       312       311       299       306       298       306       281       287       286       294       283       285
dram[10]:        325       317       306       301       338       332       300       308       290       296       288       282       296       302       289       292
dram[11]:        309       296       293       311       311       310       294       297       303       281       282       282       291       290       285       289
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=124338 n_act=139 n_pre=123 n_ref_event=93953806101152 n_req=6921 n_rd=6921 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1052
n_activity=37165 dram_eff=0.3724
bk0: 424a 130437i bk1: 545a 130130i bk2: 387a 130495i bk3: 477a 130270i bk4: 440a 130329i bk5: 456a 130326i bk6: 464a 130350i bk7: 408a 130505i bk8: 420a 130513i bk9: 320a 130667i bk10: 472a 130305i bk11: 404a 130538i bk12: 420a 130471i bk13: 464a 130370i bk14: 352a 130641i bk15: 468a 130377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982228
Row_Buffer_Locality_read = 0.982228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203318
Bank_Level_Parallism_Col = 0.668257
Bank_Level_Parallism_Ready = 1.048809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105246 
total_CMD = 131520 
util_bw = 13842 
Wasted_Col = 7617 
Wasted_Row = 1208 
Idle = 108853 

BW Util Bottlenecks: 
RCDc_limit = 1767 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6212 
rwq = 0 
CCDLc_limit_alone = 6212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 124338 
Read = 6921 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 93953806101152 
n_req = 6921 
total_req = 6921 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 6921 
Row_Bus_Util =  0.001992 
CoL_Bus_Util = 0.052623 
Either_Row_CoL_Bus_Util = 0.054608 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000139 
queue_avg = 0.223715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.223715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123990 n_act=139 n_pre=123 n_ref_event=0 n_req=7271 n_rd=7271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1106
n_activity=38409 dram_eff=0.3786
bk0: 535a 130171i bk1: 451a 130315i bk2: 463a 130278i bk3: 514a 130132i bk4: 472a 130276i bk5: 508a 130303i bk6: 388a 130558i bk7: 424a 130424i bk8: 476a 130363i bk9: 424a 130491i bk10: 432a 130464i bk11: 468a 130295i bk12: 388a 130555i bk13: 380a 130613i bk14: 532a 130297i bk15: 416a 130445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983083
Row_Buffer_Locality_read = 0.983083
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208050
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.063496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110569 
total_CMD = 131520 
util_bw = 14542 
Wasted_Col = 7891 
Wasted_Row = 1187 
Idle = 107900 

BW Util Bottlenecks: 
RCDc_limit = 1778 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6449 
rwq = 0 
CCDLc_limit_alone = 6449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 123990 
Read = 7271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7271 
total_req = 7271 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7271 
Row_Bus_Util =  0.001992 
CoL_Bus_Util = 0.055284 
Either_Row_CoL_Bus_Util = 0.057254 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000398 
queue_avg = 0.229342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.229342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=124232 n_act=140 n_pre=124 n_ref_event=0 n_req=7025 n_rd=7025 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1068
n_activity=37718 dram_eff=0.3725
bk0: 514a 130305i bk1: 472a 130388i bk2: 398a 130486i bk3: 445a 130286i bk4: 472a 130441i bk5: 508a 130235i bk6: 464a 130321i bk7: 452a 130289i bk8: 404a 130577i bk9: 416a 130471i bk10: 384a 130575i bk11: 436a 130453i bk12: 456a 130448i bk13: 372a 130513i bk14: 428a 130506i bk15: 404a 130558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982349
Row_Buffer_Locality_read = 0.982349
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195654
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.039693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106828 
total_CMD = 131520 
util_bw = 14050 
Wasted_Col = 7632 
Wasted_Row = 1227 
Idle = 108611 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6198 
rwq = 0 
CCDLc_limit_alone = 6198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 124232 
Read = 7025 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7025 
total_req = 7025 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7025 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.053414 
Either_Row_CoL_Bus_Util = 0.055414 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000137 
queue_avg = 0.213937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.213937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123944 n_act=144 n_pre=128 n_ref_event=0 n_req=7300 n_rd=7298 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1111
n_activity=38021 dram_eff=0.3843
bk0: 463a 130311i bk1: 464a 130159i bk2: 486a 130243i bk3: 441a 130265i bk4: 412a 130439i bk5: 508a 130234i bk6: 440a 130419i bk7: 492a 130275i bk8: 468a 130374i bk9: 496a 130261i bk10: 364a 130593i bk11: 428a 130423i bk12: 464a 130390i bk13: 400a 130519i bk14: 500a 130402i bk15: 472a 130386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982466
Row_Buffer_Locality_read = 0.982735
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.212636
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.054302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111101 
total_CMD = 131520 
util_bw = 14612 
Wasted_Col = 7908 
Wasted_Row = 1265 
Idle = 107735 

BW Util Bottlenecks: 
RCDc_limit = 1771 
RCDWRc_limit = 18 
WTRc_limit = 30 
RTWc_limit = 4 
CCDLc_limit = 6391 
rwq = 0 
CCDLc_limit_alone = 6391 
WTRc_limit_alone = 30 
RTWc_limit_alone = 4 

Commands details: 
total_CMD = 131520 
n_nop = 123944 
Read = 7298 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 7300 
total_req = 7306 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 7306 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.055550 
Either_Row_CoL_Bus_Util = 0.057603 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000264 
queue_avg = 0.237568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.237568
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123396 n_act=140 n_pre=124 n_ref_event=0 n_req=7861 n_rd=7861 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1195
n_activity=39435 dram_eff=0.3987
bk0: 575a 129948i bk1: 495a 130190i bk2: 523a 130174i bk3: 500a 130255i bk4: 504a 130168i bk5: 536a 130078i bk6: 440a 130386i bk7: 432a 130465i bk8: 464a 130378i bk9: 508a 130259i bk10: 480a 130240i bk11: 468a 130314i bk12: 456a 130420i bk13: 492a 130337i bk14: 516a 130325i bk15: 472a 130264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984226
Row_Buffer_Locality_read = 0.984226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235718
Bank_Level_Parallism_Col = 1.205677
Bank_Level_Parallism_Ready = 1.058480
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203744 

BW Util details:
bwutil = 0.119541 
total_CMD = 131520 
util_bw = 15722 
Wasted_Col = 8179 
Wasted_Row = 1129 
Idle = 106490 

BW Util Bottlenecks: 
RCDc_limit = 1773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6759 
rwq = 0 
CCDLc_limit_alone = 6759 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 123396 
Read = 7861 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7861 
total_req = 7861 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7861 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.059770 
Either_Row_CoL_Bus_Util = 0.061770 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000123 
queue_avg = 0.314728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.314728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123871 n_act=142 n_pre=126 n_ref_event=0 n_req=7375 n_rd=7373 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1122
n_activity=38228 dram_eff=0.3862
bk0: 501a 130175i bk1: 460a 130397i bk2: 469a 130417i bk3: 459a 130278i bk4: 596a 130025i bk5: 464a 130310i bk6: 492a 130260i bk7: 512a 130219i bk8: 404a 130558i bk9: 368a 130596i bk10: 392a 130580i bk11: 388a 130525i bk12: 448a 130445i bk13: 548a 130182i bk14: 412a 130511i bk15: 460a 130383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982915
Row_Buffer_Locality_read = 0.983182
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.200908
Bank_Level_Parallism_Col = 1.172875
Bank_Level_Parallism_Ready = 1.040753
write_to_read_ratio_blp_rw_average = 0.001552
GrpLevelPara = 1.172875 

BW Util details:
bwutil = 0.112241 
total_CMD = 131520 
util_bw = 14762 
Wasted_Col = 7932 
Wasted_Row = 1225 
Idle = 107601 

BW Util Bottlenecks: 
RCDc_limit = 1712 
RCDWRc_limit = 18 
WTRc_limit = 47 
RTWc_limit = 15 
CCDLc_limit = 6521 
rwq = 0 
CCDLc_limit_alone = 6521 
WTRc_limit_alone = 47 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 131520 
n_nop = 123871 
Read = 7373 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7375 
total_req = 7381 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7381 
Row_Bus_Util =  0.002038 
CoL_Bus_Util = 0.056121 
Either_Row_CoL_Bus_Util = 0.058158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.244609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.244609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=124287 n_act=140 n_pre=124 n_ref_event=0 n_req=6969 n_rd=6969 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.106
n_activity=37326 dram_eff=0.3734
bk0: 490a 130235i bk1: 391a 130498i bk2: 395a 130487i bk3: 421a 130379i bk4: 520a 130262i bk5: 496a 130158i bk6: 448a 130421i bk7: 420a 130422i bk8: 416a 130494i bk9: 468a 130380i bk10: 388a 130618i bk11: 388a 130524i bk12: 460a 130430i bk13: 396a 130589i bk14: 420a 130522i bk15: 452a 130425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982207
Row_Buffer_Locality_read = 0.982207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188416
Bank_Level_Parallism_Col = 1.164564
Bank_Level_Parallism_Ready = 1.039432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164300 

BW Util details:
bwutil = 0.105976 
total_CMD = 131520 
util_bw = 13938 
Wasted_Col = 7730 
Wasted_Row = 1279 
Idle = 108573 

BW Util Bottlenecks: 
RCDc_limit = 1785 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6278 
rwq = 0 
CCDLc_limit_alone = 6278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 124287 
Read = 6969 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 6969 
total_req = 6969 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 6969 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.052988 
Either_Row_CoL_Bus_Util = 0.054995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.203657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.203657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123676 n_act=139 n_pre=123 n_ref_event=0 n_req=7584 n_rd=7584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1153
n_activity=38582 dram_eff=0.3931
bk0: 480a 130286i bk1: 485a 130199i bk2: 472a 130373i bk3: 415a 130464i bk4: 520a 130359i bk5: 472a 130350i bk6: 484a 130363i bk7: 464a 130330i bk8: 408a 130400i bk9: 464a 130317i bk10: 488a 130383i bk11: 448a 130415i bk12: 468a 130343i bk13: 528a 130140i bk14: 528a 130153i bk15: 460a 130249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983782
Row_Buffer_Locality_read = 0.983782
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240545
Bank_Level_Parallism_Col = 1.210404
Bank_Level_Parallism_Ready = 1.059180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.207528 

BW Util details:
bwutil = 0.115328 
total_CMD = 131520 
util_bw = 15168 
Wasted_Col = 7751 
Wasted_Row = 1102 
Idle = 107499 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6519 
rwq = 0 
CCDLc_limit_alone = 6519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 123676 
Read = 7584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7584 
total_req = 7584 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7584 
Row_Bus_Util =  0.001992 
CoL_Bus_Util = 0.057664 
Either_Row_CoL_Bus_Util = 0.059641 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000255 
queue_avg = 0.254912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.254912
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123680 n_act=141 n_pre=125 n_ref_event=0 n_req=7574 n_rd=7574 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1152
n_activity=39217 dram_eff=0.3863
bk0: 454a 130332i bk1: 521a 130120i bk2: 505a 130186i bk3: 474a 130411i bk4: 528a 130156i bk5: 444a 130264i bk6: 464a 130359i bk7: 476a 130260i bk8: 484a 130275i bk9: 452a 130358i bk10: 476a 130361i bk11: 388a 130567i bk12: 480a 130333i bk13: 444a 130409i bk14: 552a 130247i bk15: 432a 130485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983496
Row_Buffer_Locality_read = 0.983496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211671
Bank_Level_Parallism_Col = 1.191500
Bank_Level_Parallism_Ready = 1.057659
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189985 

BW Util details:
bwutil = 0.115176 
total_CMD = 131520 
util_bw = 15148 
Wasted_Col = 8082 
Wasted_Row = 1301 
Idle = 106989 

BW Util Bottlenecks: 
RCDc_limit = 1846 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6512 
rwq = 0 
CCDLc_limit_alone = 6512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 123680 
Read = 7574 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 7574 
total_req = 7574 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 7574 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.057588 
Either_Row_CoL_Bus_Util = 0.059611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.243111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.243111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123900 n_act=138 n_pre=122 n_ref_event=0 n_req=7361 n_rd=7361 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1119
n_activity=38561 dram_eff=0.3818
bk0: 434a 130353i bk1: 459a 130352i bk2: 471a 130377i bk3: 473a 130261i bk4: 564a 130161i bk5: 520a 130153i bk6: 504a 130325i bk7: 468a 130320i bk8: 416a 130494i bk9: 368a 130638i bk10: 384a 130585i bk11: 424a 130453i bk12: 536a 130326i bk13: 476a 130369i bk14: 444a 130505i bk15: 420a 130469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983426
Row_Buffer_Locality_read = 0.983426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202867
Bank_Level_Parallism_Col = 1.177877
Bank_Level_Parallism_Ready = 1.047794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175999 

BW Util details:
bwutil = 0.111937 
total_CMD = 131520 
util_bw = 14722 
Wasted_Col = 7751 
Wasted_Row = 1212 
Idle = 107835 

BW Util Bottlenecks: 
RCDc_limit = 1653 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6454 
rwq = 0 
CCDLc_limit_alone = 6454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131520 
n_nop = 123900 
Read = 7361 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 7361 
total_req = 7361 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 7361 
Row_Bus_Util =  0.001977 
CoL_Bus_Util = 0.055969 
Either_Row_CoL_Bus_Util = 0.057938 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000131 
queue_avg = 0.216788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.216788
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=123659 n_act=144 n_pre=128 n_ref_event=0 n_req=7588 n_rd=7587 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1154
n_activity=38651 dram_eff=0.3928
bk0: 431a 130393i bk1: 511a 130150i bk2: 454a 130407i bk3: 479a 130136i bk4: 540a 130159i bk5: 468a 130289i bk6: 460a 130360i bk7: 468a 130361i bk8: 420a 130529i bk9: 432a 130438i bk10: 496a 130296i bk11: 456a 130381i bk12: 512a 130182i bk13: 524a 130190i bk14: 480a 130324i bk15: 456a 130393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983131
Row_Buffer_Locality_read = 0.983261
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.237742
Bank_Level_Parallism_Col = 1.202556
Bank_Level_Parallism_Ready = 1.054758
write_to_read_ratio_blp_rw_average = 0.001303
GrpLevelPara = 1.201376 

BW Util details:
bwutil = 0.115435 
total_CMD = 131520 
util_bw = 15182 
Wasted_Col = 7930 
Wasted_Row = 1079 
Idle = 107329 

BW Util Bottlenecks: 
RCDc_limit = 1741 
RCDWRc_limit = 6 
WTRc_limit = 11 
RTWc_limit = 12 
CCDLc_limit = 6537 
rwq = 0 
CCDLc_limit_alone = 6537 
WTRc_limit_alone = 11 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 131520 
n_nop = 123659 
Read = 7587 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 7588 
total_req = 7591 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 7591 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.057717 
Either_Row_CoL_Bus_Util = 0.059770 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000254 
queue_avg = 0.276049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.276049
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=131520 n_nop=124268 n_act=144 n_pre=128 n_ref_event=0 n_req=6971 n_rd=6968 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.1061
n_activity=37980 dram_eff=0.3676
bk0: 458a 130354i bk1: 486a 130291i bk2: 490a 130163i bk3: 506a 130072i bk4: 448a 130348i bk5: 512a 130251i bk6: 456a 130444i bk7: 396a 130497i bk8: 368a 130642i bk9: 416a 130510i bk10: 352a 130609i bk11: 372a 130632i bk12: 432a 130485i bk13: 440a 130410i bk14: 372a 130619i bk15: 464a 130442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981638
Row_Buffer_Locality_read = 0.982061
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.191797
Bank_Level_Parallism_Col = 1.162819
Bank_Level_Parallism_Ready = 1.038797
write_to_read_ratio_blp_rw_average = 0.008021
GrpLevelPara = 1.161870 

BW Util details:
bwutil = 0.106144 
total_CMD = 131520 
util_bw = 13960 
Wasted_Col = 7757 
Wasted_Row = 1271 
Idle = 108532 

BW Util Bottlenecks: 
RCDc_limit = 1748 
RCDWRc_limit = 21 
WTRc_limit = 14 
RTWc_limit = 88 
CCDLc_limit = 6249 
rwq = 0 
CCDLc_limit_alone = 6243 
WTRc_limit_alone = 14 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 131520 
n_nop = 124268 
Read = 6968 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 6971 
total_req = 6980 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 6980 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.053072 
Either_Row_CoL_Bus_Util = 0.055140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.195332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.195332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6195, Miss = 3592, Miss_rate = 0.580, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[1]: Access = 6168, Miss = 3450, Miss_rate = 0.559, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[2]: Access = 6394, Miss = 3906, Miss_rate = 0.611, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[3]: Access = 5858, Miss = 3490, Miss_rate = 0.596, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[4]: Access = 6374, Miss = 3426, Miss_rate = 0.537, Pending_hits = 1191, Reservation_fails = 0
L2_cache_bank[5]: Access = 6351, Miss = 3732, Miss_rate = 0.588, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[6]: Access = 6164, Miss = 3730, Miss_rate = 0.605, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[7]: Access = 6448, Miss = 3714, Miss_rate = 0.576, Pending_hits = 1332, Reservation_fails = 0
L2_cache_bank[8]: Access = 6795, Miss = 4152, Miss_rate = 0.611, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[9]: Access = 6487, Miss = 3866, Miss_rate = 0.596, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[10]: Access = 6421, Miss = 3658, Miss_rate = 0.570, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[11]: Access = 6358, Miss = 3868, Miss_rate = 0.608, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[12]: Access = 6049, Miss = 3464, Miss_rate = 0.573, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[13]: Access = 6158, Miss = 3642, Miss_rate = 0.591, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[14]: Access = 5993, Miss = 3224, Miss_rate = 0.538, Pending_hits = 1147, Reservation_fails = 0
L2_cache_bank[15]: Access = 6699, Miss = 4460, Miss_rate = 0.666, Pending_hits = 1563, Reservation_fails = 0
L2_cache_bank[16]: Access = 6135, Miss = 3694, Miss_rate = 0.602, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[17]: Access = 6517, Miss = 4010, Miss_rate = 0.615, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[18]: Access = 5999, Miss = 3382, Miss_rate = 0.564, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[19]: Access = 6848, Miss = 4120, Miss_rate = 0.602, Pending_hits = 1438, Reservation_fails = 0
L2_cache_bank[20]: Access = 6370, Miss = 3546, Miss_rate = 0.557, Pending_hits = 1257, Reservation_fails = 0
L2_cache_bank[21]: Access = 6580, Miss = 4176, Miss_rate = 0.635, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[22]: Access = 6091, Miss = 3548, Miss_rate = 0.582, Pending_hits = 1247, Reservation_fails = 0
L2_cache_bank[23]: Access = 6308, Miss = 3576, Miss_rate = 0.567, Pending_hits = 1263, Reservation_fails = 0
L2_total_cache_accesses = 151760
L2_total_cache_misses = 89426
L2_total_cache_miss_rate = 0.5893
L2_total_cache_pending_hits = 31068
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65927
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1309
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=151760
icnt_total_pkts_simt_to_mem=151760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.01401
	minimum = 5
	maximum = 91
Network latency average = 8.01401
	minimum = 5
	maximum = 91
Slowest packet = 229208
Flit latency average = 8.01401
	minimum = 5
	maximum = 91
Slowest flit = 229208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0788134
	minimum = 0.0442884 (at node 0)
	maximum = 0.0936538 (at node 43)
Accepted packet rate average = 0.0788134
	minimum = 0.0442884 (at node 0)
	maximum = 0.0936538 (at node 43)
Injected flit rate average = 0.0788134
	minimum = 0.0442884 (at node 0)
	maximum = 0.0936538 (at node 43)
Accepted flit rate average= 0.0788134
	minimum = 0.0442884 (at node 0)
	maximum = 0.0936538 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.81559 (4 samples)
	minimum = 5 (4 samples)
	maximum = 84.5 (4 samples)
Network latency average = 8.81559 (4 samples)
	minimum = 5 (4 samples)
	maximum = 84.5 (4 samples)
Flit latency average = 8.81559 (4 samples)
	minimum = 5 (4 samples)
	maximum = 84.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0782998 (4 samples)
	minimum = 0.0439998 (4 samples)
	maximum = 0.0954672 (4 samples)
Accepted packet rate average = 0.0782998 (4 samples)
	minimum = 0.0439998 (4 samples)
	maximum = 0.0954672 (4 samples)
Injected flit rate average = 0.0782998 (4 samples)
	minimum = 0.0439998 (4 samples)
	maximum = 0.0954672 (4 samples)
Accepted flit rate average = 0.0782998 (4 samples)
	minimum = 0.0439998 (4 samples)
	maximum = 0.0954672 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 371117 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
gpgpu_silicon_slowdown = 2604779x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92984c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffd929830..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd929848..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd92982c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffd9298e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5573515f6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 17891
gpu_sim_insn = 12070574
gpu_ipc =     674.6730
gpu_tot_sim_cycle = 92439
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     680.5960
gpu_tot_issued_cta = 235
gpu_occupancy = 20.6172% 
gpu_tot_occupancy = 20.8731% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9197
partiton_level_parallism_total  =       2.0133
partiton_level_parallism_util =       3.7405
partiton_level_parallism_util_total  =       3.8326
L2_BW  =      87.0460 GB/Sec
L2_BW_total  =      91.2899 GB/Sec
gpu_total_sim_rate=372269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6168, 6170, 6166, 6166, 6167, 6168, 6170, 6168, 4921, 4923, 4922, 4293, 4294, 4294, 4294, 4293, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38441	W0_Idle:621820	W0_Scoreboard:4682485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:466220	WS1:466268	WS2:466252	WS3:464280	
dual_issue_nums: WS0:36642	WS1:36618	WS2:36626	WS3:36248	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 351 
max_icnt2mem_latency = 93 
maxmrqlatency = 58 
max_icnt2sh_latency = 57 
averagemflatency = 230 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 9 
mrq_lat_table:76620 	11228 	8261 	6017 	5931 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120137 	65968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60014 	88993 	29840 	6637 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	87732 	85310 	12612 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        68        88        68        64        80        96        80        80        72        80        80 
dram[1]:        80        76        84        80        88        84        68        68        92        88        64        88        68        84        92        68 
dram[2]:        88        76        60        68        76        72        76        76        80       104        64        72        72        68        76        76 
dram[3]:        76        92        72        72        72        80        68        76        76        80        56        88        72        60        76        92 
dram[4]:        80        72        84        72        80        88        80        72        76        76        96        88        72        76        80        76 
dram[5]:        76        88        68        68        80        76        76        76        72        60        76        68        68        88        68        72 
dram[6]:        80        68        72        68        96        92        84        76        84        84        68        64        68        72        68        68 
dram[7]:       100        72        72        76        92        72        80        84        84        80        68        72        88        84        88        76 
dram[8]:        84        84        64        76        72        68        68        92        88        76       112        64        84        72        88        72 
dram[9]:        68        72        72        76        72        76       100        88        68        80        84        76        80        80        76        72 
dram[10]:        64        76        84        88        88        72        72        84        68        80        92        76        96       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        64        68        60        88        76        84        60        76 
maximum service time to same row:
dram[0]:     10551     10546     11373     11442     12069     11995     12610     12997     13052     13460     14256     14511     15173     15026     15648     15777 
dram[1]:     10612     10436     11461     11453     11985     12077     12598     12598     13676     13054     13654     14526     15149     15159     15762     15724 
dram[2]:     10414     10413     11456     11445     11991     12072     13300     12842     13451     13807     14545     14436     15143     15300     15722     15644 
dram[3]:     10633     10621     11448     11457     12076     11881     12691     13051     13630     13816     14499     14515     15062     15130     16069     15652 
dram[4]:     10548     10656     11465     11466     11979     12084     12707     12468     13675     13465     14504     14479     15115     15114     15461     15463 
dram[5]:     10425     10571     11275     11463     12004     11872     12693     12625     13616     13620     14532     14541     15154     15143     16159     15782 
dram[6]:     10629     10118     11440     11456     12064     12072     12844     13027     13481     13628     14772     13652     14861     15035     16178     15654 
dram[7]:     10570     10852     11380     11677     12237     11983     13054     12462     13663     13850     14526     14423     15150     14859     15754     15712 
dram[8]:     10427     10631     11452     11558     12063     12065     12710     12697     13849     13751     14525     14536     15038     14863     15641     15659 
dram[9]:     10419     10561     11456     11661     12088     11988     12691     12716     13058     13722     14536     14429     15025     15152     15716     15934 
dram[10]:     10631     10622     11368     11666     12077     12434     12463     12705     13860     13679     13654     14257     15140     15148     15730     15755 
dram[11]:     10846     10629     11449     11273     11876     12008     12996     13119     13471     13667     14502     14537     15030     15039     15784     15758 
average row accesses per activate:
dram[0]: 48.000000 55.727272 44.636364 46.416668 56.000000 55.200001 61.777779 55.111111 60.444443 49.333332 66.666664 56.000000 58.666668 62.222221 48.888889 64.888885 
dram[1]: 58.090908 52.272728 44.916668 57.636364 55.599998 58.000000 53.333332 61.333332 69.777779 57.777779 60.888889 64.888885 58.222221 54.222221 69.333336 60.000000 
dram[2]: 56.545456 53.454544 41.166668 45.416668 54.799999 58.799999 64.444443 62.666668 56.888889 57.777779 53.333332 59.555557 61.333332 54.222221 56.000000 55.555557 
dram[3]: 53.000000 47.666668 44.500000 42.615383 48.799999 60.799999 61.333332 64.000000 67.111115 67.111115 55.555557 59.555557 66.666664 52.888889 63.111111 67.555557 
dram[4]: 63.545456 51.545456 53.583332 50.333332 58.799999 58.400002 61.777779 63.555557 60.000000 68.000000 66.222221 66.222221 61.777779 62.222221 71.111115 67.555557 
dram[5]: 40.133335 49.750000 48.750000 49.583332 72.888885 54.799999 67.111115 66.666664 53.333332 53.333332 58.222221 55.111111 63.555557 77.777779 57.777779 61.777779 
dram[6]: 52.545456 46.090908 44.583332 43.750000 60.799999 57.599998 60.000000 54.666668 56.444443 67.555557 50.666668 53.777779 64.000000 54.666668 58.666668 62.666668 
dram[7]: 59.636364 53.181820 52.727272 45.583332 60.400002 58.799999 64.444443 64.000000 57.333332 64.444443 66.222221 65.777779 61.333332 73.777779 76.444443 60.444443 
dram[8]: 48.166668 54.416668 52.416668 51.818180 63.200001 52.400002 63.111111 69.777779 65.333336 62.666668 64.444443 53.777779 62.222221 62.222221 75.111115 60.888889 
dram[9]: 48.909092 54.454544 51.181820 55.727272 63.200001 60.000000 67.111115 61.777779 57.777779 56.000000 61.777779 60.888889 72.444443 66.666664 64.444443 56.000000 
dram[10]: 49.727272 52.916668 46.833332 41.066666 61.200001 53.599998 63.555557 65.333336 64.444443 62.222221 66.222221 63.555557 69.333336 67.111115 64.000000 63.555557 
dram[11]: 49.636364 56.181820 43.714287 44.500000 55.599998 60.200001 61.777779 54.666668 51.555557 57.777779 51.111111 57.333332 57.777779 62.222221 50.222221 60.444443 
average row locality = 108350/1883 = 57.541157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       528       613       491       557       504       552       556       496       544       444       600       504       528       560       440       584 
dram[1]:       639       575       539       634       556       580       480       552       628       520       548       584       524       488       624       540 
dram[2]:       622       588       494       545       548       588       580       564       512       520       480       536       552       488       504       500 
dram[3]:       583       572       622       553       488       608       552       576       604       604       500       536       600       476       568       608 
dram[4]:       699       567       643       604       588       584       556       572       540       612       596       596       556       560       640       608 
dram[5]:       599       596       585       595       656       548       604       600       480       480       524       496       572       700       520       556 
dram[6]:       578       507       535       525       608       576       540       492       508       608       456       484       576       492       528       564 
dram[7]:       656       585       580       547       604       588       580       576       516       580       596       592       552       664       688       544 
dram[8]:       578       653       629       570       632       524       568       628       588       564       580       484       560       560       676       548 
dram[9]:       538       599       563       613       632       600       604       556       520       504       556       548       652       600       580       504 
dram[10]:       547       635       562       615       612       536       572       588       580       560       596       572       624       604       576       572 
dram[11]:       546       618       610       622       556       602       556       492       464       520       460       516       520       560       452       544 
total dram reads = 108340
bank skew: 700/440 = 1.59
chip skew: 9521/8501 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 40
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        472       478       434       438       405       381       382       391       389       392       387       382       380       362       375       364
dram[1]:        408       459       424       444       363       371       376       378       385       382       370       366       364       360       372       375
dram[2]:        473       489       456       427       382       387       395       393       384       402       381       392       363       390       370       390
dram[3]:        450       462       418       462       369       385       365       386       363       376       397       374       367       356       375       371
dram[4]:        469       499       446       436       376       389       367       362       363       372       360       364       362       370       348       357
dram[5]:        509       451       423       438       373       370       388       384       404       382       375       376       349       349       360       364
dram[6]:        488       464       485       419       364       383       381       388       373       367       390       386       371       372       365       368
dram[7]:        470       448       423       423       366       383       371       388       395       372       361       357       358       355       362       356
dram[8]:        445       483       411       416       376       387       367       365       363       370       369       377       360       367       359       368
dram[9]:        444       474       450       449       386       366       384       391       394       392       368       380       363       378       363       363
dram[10]:        522       459       432       426       380       373       375       373       367       375       371       385       357       375       360       377
dram[11]:        431       423       478       429       378       394       409       398       407       380       387       395       382       373       361       365
maximum mf latency per bank:
dram[0]:        308       312       297       302       310       304       303       297       288       298       293       284       292       305       289       289
dram[1]:        296       301       299       315       318       300       296       299       311       285       287       301       289       289       294       299
dram[2]:        326       320       306       311       308       313       313       309       290       290       287       284       304       295       283       285
dram[3]:        301       316       297       315       317       316       305       303       295       291       294       288       284       287       290       296
dram[4]:        351       325       311       297       340       305       315       303       285       284       296       286       295       287       300       302
dram[5]:        329       298       322       311       312       306       299       302       287       296       289       287       290       305       298       297
dram[6]:        319       300       326       330       312       311       298       298       297       293       294       301       292       286       288       288
dram[7]:        314       325       306       299       318       331       298       309       300       289       299       294       293       301       291       301
dram[8]:        316       316       325       322       327       328       316       317       292       295       284       282       279       286       305       299
dram[9]:        300       299       322       308       312       311       302       306       298       306       285       291       286       305       283       285
dram[10]:        325       317       306       301       338       332       300       308       290       296       288       282       296       302       289       292
dram[11]:        309       296       293       311       312       310       319       321       303       281       290       291       291       290       285       289
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=154260 n_act=170 n_pre=154 n_ref_event=93953806101152 n_req=8501 n_rd=8501 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1043
n_activity=45949 dram_eff=0.37
bk0: 528a 161756i bk1: 613a 161537i bk2: 491a 161781i bk3: 557a 161629i bk4: 504a 161747i bk5: 552a 161675i bk6: 556a 161679i bk7: 496a 161830i bk8: 544a 161778i bk9: 444a 161900i bk10: 600a 161541i bk11: 504a 161831i bk12: 528a 161800i bk13: 560a 161708i bk14: 440a 161978i bk15: 584a 161680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981884
Row_Buffer_Locality_read = 0.981884
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196804
Bank_Level_Parallism_Col = 0.668257
Bank_Level_Parallism_Ready = 1.048324
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104253 
total_CMD = 163084 
util_bw = 17002 
Wasted_Col = 9379 
Wasted_Row = 1564 
Idle = 135139 

BW Util Bottlenecks: 
RCDc_limit = 2189 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7595 
rwq = 0 
CCDLc_limit_alone = 7595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 154260 
Read = 8501 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 93953806101152 
n_req = 8501 
total_req = 8501 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8501 
Row_Bus_Util =  0.001987 
CoL_Bus_Util = 0.052127 
Either_Row_CoL_Bus_Util = 0.054107 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000113 
queue_avg = 0.211744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.211744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153750 n_act=171 n_pre=155 n_ref_event=0 n_req=9011 n_rd=9011 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1105
n_activity=47626 dram_eff=0.3784
bk0: 639a 161484i bk1: 575a 161559i bk2: 539a 161653i bk3: 634a 161397i bk4: 556a 161601i bk5: 580a 161644i bk6: 480a 161845i bk7: 552a 161660i bk8: 628a 161561i bk9: 520a 161813i bk10: 548a 161747i bk11: 584a 161572i bk12: 524a 161815i bk13: 488a 161897i bk14: 624a 161660i bk15: 540a 161735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982799
Row_Buffer_Locality_read = 0.982799
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210876
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.061876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.110507 
total_CMD = 163084 
util_bw = 18022 
Wasted_Col = 9691 
Wasted_Row = 1504 
Idle = 133867 

BW Util Bottlenecks: 
RCDc_limit = 2182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7936 
rwq = 0 
CCDLc_limit_alone = 7936 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 153750 
Read = 9011 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9011 
total_req = 9011 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9011 
Row_Bus_Util =  0.001999 
CoL_Bus_Util = 0.055254 
Either_Row_CoL_Bus_Util = 0.057234 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000321 
queue_avg = 0.236866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.236866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=154136 n_act=172 n_pre=156 n_ref_event=0 n_req=8621 n_rd=8621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1057
n_activity=46466 dram_eff=0.3711
bk0: 622a 161602i bk1: 588a 161643i bk2: 494a 161812i bk3: 545a 161600i bk4: 548a 161808i bk5: 588a 161584i bk6: 580a 161598i bk7: 564a 161510i bk8: 512a 161896i bk9: 520a 161768i bk10: 480a 161909i bk11: 536a 161763i bk12: 552a 161750i bk13: 488a 161793i bk14: 504a 161879i bk15: 500a 161859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981905
Row_Buffer_Locality_read = 0.981905
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192269
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.041734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105725 
total_CMD = 163084 
util_bw = 17242 
Wasted_Col = 9500 
Wasted_Row = 1565 
Idle = 134777 

BW Util Bottlenecks: 
RCDc_limit = 2239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7689 
rwq = 0 
CCDLc_limit_alone = 7689 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 154136 
Read = 8621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8621 
total_req = 8621 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8621 
Row_Bus_Util =  0.002011 
CoL_Bus_Util = 0.052862 
Either_Row_CoL_Bus_Util = 0.054867 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000112 
queue_avg = 0.214221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.214221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153692 n_act=176 n_pre=160 n_ref_event=0 n_req=9052 n_rd=9050 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1111
n_activity=47262 dram_eff=0.3833
bk0: 583a 161587i bk1: 572a 161457i bk2: 622a 161477i bk3: 553a 161539i bk4: 488a 161793i bk5: 608a 161542i bk6: 552a 161720i bk7: 576a 161621i bk8: 604a 161630i bk9: 604a 161530i bk10: 500a 161837i bk11: 536a 161686i bk12: 600a 161619i bk13: 476a 161869i bk14: 568a 161795i bk15: 608a 161652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982324
Row_Buffer_Locality_read = 0.982541
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.208150
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053950
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111084 
total_CMD = 163084 
util_bw = 18116 
Wasted_Col = 9763 
Wasted_Row = 1617 
Idle = 133588 

BW Util Bottlenecks: 
RCDc_limit = 2173 
RCDWRc_limit = 18 
WTRc_limit = 30 
RTWc_limit = 4 
CCDLc_limit = 7887 
rwq = 0 
CCDLc_limit_alone = 7887 
WTRc_limit_alone = 30 
RTWc_limit_alone = 4 

Commands details: 
total_CMD = 163084 
n_nop = 153692 
Read = 9050 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9052 
total_req = 9058 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9058 
Row_Bus_Util =  0.002060 
CoL_Bus_Util = 0.055542 
Either_Row_CoL_Bus_Util = 0.057590 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000213 
queue_avg = 0.228208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.228208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153236 n_act=172 n_pre=156 n_ref_event=0 n_req=9521 n_rd=9521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1168
n_activity=48077 dram_eff=0.3961
bk0: 699a 161231i bk1: 567a 161542i bk2: 643a 161409i bk3: 604a 161555i bk4: 588a 161473i bk5: 584a 161478i bk6: 556a 161618i bk7: 572a 161605i bk8: 540a 161744i bk9: 612a 161567i bk10: 596a 161499i bk11: 596a 161530i bk12: 556a 161716i bk13: 560a 161711i bk14: 640a 161594i bk15: 608a 161508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983615
Row_Buffer_Locality_read = 0.983615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.236122
Bank_Level_Parallism_Col = 1.207805
Bank_Level_Parallism_Ready = 1.060040
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206212 

BW Util details:
bwutil = 0.116762 
total_CMD = 163084 
util_bw = 19042 
Wasted_Col = 9968 
Wasted_Row = 1452 
Idle = 132622 

BW Util Bottlenecks: 
RCDc_limit = 2151 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8242 
rwq = 0 
CCDLc_limit_alone = 8242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 153236 
Read = 9521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 9521 
total_req = 9521 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 9521 
Row_Bus_Util =  0.002011 
CoL_Bus_Util = 0.058381 
Either_Row_CoL_Bus_Util = 0.060386 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000102 
queue_avg = 0.302298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.302298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153621 n_act=176 n_pre=160 n_ref_event=0 n_req=9115 n_rd=9111 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1119
n_activity=47379 dram_eff=0.3853
bk0: 599a 161401i bk1: 596a 161591i bk2: 585a 161664i bk3: 595a 161508i bk4: 656a 161452i bk5: 548a 161629i bk6: 604a 161550i bk7: 600a 161552i bk8: 480a 161928i bk9: 480a 161847i bk10: 524a 161812i bk11: 496a 161792i bk12: 572a 161723i bk13: 700a 161392i bk14: 520a 161819i bk15: 556a 161712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982446
Row_Buffer_Locality_read = 0.982878
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.205147
Bank_Level_Parallism_Col = 1.175839
Bank_Level_Parallism_Ready = 1.040736
write_to_read_ratio_blp_rw_average = 0.004387
GrpLevelPara = 1.175677 

BW Util details:
bwutil = 0.111930 
total_CMD = 163084 
util_bw = 18254 
Wasted_Col = 9808 
Wasted_Row = 1530 
Idle = 133492 

BW Util Bottlenecks: 
RCDc_limit = 2099 
RCDWRc_limit = 28 
WTRc_limit = 66 
RTWc_limit = 64 
CCDLc_limit = 8065 
rwq = 0 
CCDLc_limit_alone = 8065 
WTRc_limit_alone = 66 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 163084 
n_nop = 153621 
Read = 9111 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9115 
total_req = 9127 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9127 
Row_Bus_Util =  0.002060 
CoL_Bus_Util = 0.055965 
Either_Row_CoL_Bus_Util = 0.058025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.237387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.237387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=154179 n_act=172 n_pre=156 n_ref_event=0 n_req=8577 n_rd=8577 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1052
n_activity=46128 dram_eff=0.3719
bk0: 578a 161579i bk1: 507a 161769i bk2: 535a 161667i bk3: 525a 161643i bk4: 608a 161616i bk5: 576a 161522i bk6: 540a 161760i bk7: 492a 161779i bk8: 508a 161815i bk9: 608a 161542i bk10: 456a 162012i bk11: 484a 161803i bk12: 576a 161676i bk13: 492a 161913i bk14: 528a 161831i bk15: 564a 161743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981812
Row_Buffer_Locality_read = 0.981812
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192140
Bank_Level_Parallism_Col = 1.167187
Bank_Level_Parallism_Ready = 1.042880
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166588 

BW Util details:
bwutil = 0.105185 
total_CMD = 163084 
util_bw = 17154 
Wasted_Col = 9540 
Wasted_Row = 1604 
Idle = 134786 

BW Util Bottlenecks: 
RCDc_limit = 2182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7769 
rwq = 0 
CCDLc_limit_alone = 7769 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 154179 
Read = 8577 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8577 
total_req = 8577 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8577 
Row_Bus_Util =  0.002011 
CoL_Bus_Util = 0.052593 
Either_Row_CoL_Bus_Util = 0.054604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.213215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.213215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153312 n_act=171 n_pre=155 n_ref_event=0 n_req=9448 n_rd=9448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1159
n_activity=48004 dram_eff=0.3936
bk0: 656a 161461i bk1: 585a 161447i bk2: 580a 161701i bk3: 547a 161705i bk4: 604a 161710i bk5: 588a 161641i bk6: 580a 161678i bk7: 576a 161618i bk8: 516a 161707i bk9: 580a 161536i bk10: 596a 161699i bk11: 592a 161618i bk12: 552a 161688i bk13: 664a 161383i bk14: 688a 161344i bk15: 544a 161612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983594
Row_Buffer_Locality_read = 0.983594
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240111
Bank_Level_Parallism_Col = 1.208480
Bank_Level_Parallism_Ready = 1.059465
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205805 

BW Util details:
bwutil = 0.115867 
total_CMD = 163084 
util_bw = 18896 
Wasted_Col = 9589 
Wasted_Row = 1357 
Idle = 133242 

BW Util Bottlenecks: 
RCDc_limit = 2009 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8085 
rwq = 0 
CCDLc_limit_alone = 8085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 153312 
Read = 9448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9448 
total_req = 9448 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9448 
Row_Bus_Util =  0.001999 
CoL_Bus_Util = 0.057933 
Either_Row_CoL_Bus_Util = 0.059920 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000205 
queue_avg = 0.251386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.251386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153412 n_act=173 n_pre=157 n_ref_event=0 n_req=9342 n_rd=9342 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1146
n_activity=48199 dram_eff=0.3876
bk0: 578a 161566i bk1: 653a 161353i bk2: 629a 161424i bk3: 570a 161721i bk4: 632a 161461i bk5: 524a 161610i bk6: 568a 161655i bk7: 628a 161410i bk8: 588a 161599i bk9: 564a 161581i bk10: 580a 161684i bk11: 484a 161860i bk12: 560a 161687i bk13: 560a 161683i bk14: 676a 161518i bk15: 548a 161765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983194
Row_Buffer_Locality_read = 0.983194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213998
Bank_Level_Parallism_Col = 1.192864
Bank_Level_Parallism_Ready = 1.061297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190804 

BW Util details:
bwutil = 0.114567 
total_CMD = 163084 
util_bw = 18684 
Wasted_Col = 9962 
Wasted_Row = 1629 
Idle = 132809 

BW Util Bottlenecks: 
RCDc_limit = 2252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8058 
rwq = 0 
CCDLc_limit_alone = 8058 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 153412 
Read = 9342 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 9342 
total_req = 9342 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 9342 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.057283 
Either_Row_CoL_Bus_Util = 0.059307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.240312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.240312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153593 n_act=170 n_pre=154 n_ref_event=0 n_req=9169 n_rd=9169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1124
n_activity=47509 dram_eff=0.386
bk0: 538a 161638i bk1: 599a 161597i bk2: 563a 161704i bk3: 613a 161493i bk4: 632a 161518i bk5: 600a 161501i bk6: 604a 161623i bk7: 556a 161633i bk8: 520a 161806i bk9: 504a 161847i bk10: 556a 161722i bk11: 548a 161692i bk12: 652a 161611i bk13: 600a 161612i bk14: 580a 161760i bk15: 504a 161815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983204
Row_Buffer_Locality_read = 0.983204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208001
Bank_Level_Parallism_Col = 1.183599
Bank_Level_Parallism_Ready = 1.050692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181926 

BW Util details:
bwutil = 0.112445 
total_CMD = 163084 
util_bw = 18338 
Wasted_Col = 9600 
Wasted_Row = 1535 
Idle = 133611 

BW Util Bottlenecks: 
RCDc_limit = 2064 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7969 
rwq = 0 
CCDLc_limit_alone = 7969 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163084 
n_nop = 153593 
Read = 9169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 9169 
total_req = 9169 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 9169 
Row_Bus_Util =  0.001987 
CoL_Bus_Util = 0.056223 
Either_Row_CoL_Bus_Util = 0.058197 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000211 
queue_avg = 0.236841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.236841
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=153395 n_act=176 n_pre=160 n_ref_event=0 n_req=9352 n_rd=9351 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1147
n_activity=47989 dram_eff=0.3899
bk0: 547a 161683i bk1: 635a 161416i bk2: 562a 161709i bk3: 615a 161385i bk4: 612a 161542i bk5: 536a 161658i bk6: 572a 161674i bk7: 588a 161641i bk8: 580a 161745i bk9: 560a 161661i bk10: 596a 161591i bk11: 572a 161646i bk12: 624a 161473i bk13: 604a 161537i bk14: 576a 161650i bk15: 572a 161660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982891
Row_Buffer_Locality_read = 0.982996
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.227200
Bank_Level_Parallism_Col = 1.194635
Bank_Level_Parallism_Ready = 1.052772
write_to_read_ratio_blp_rw_average = 0.001056
GrpLevelPara = 1.193559 

BW Util details:
bwutil = 0.114726 
total_CMD = 163084 
util_bw = 18710 
Wasted_Col = 9834 
Wasted_Row = 1419 
Idle = 133121 

BW Util Bottlenecks: 
RCDc_limit = 2171 
RCDWRc_limit = 6 
WTRc_limit = 11 
RTWc_limit = 12 
CCDLc_limit = 8087 
rwq = 0 
CCDLc_limit_alone = 8087 
WTRc_limit_alone = 11 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 163084 
n_nop = 153395 
Read = 9351 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9352 
total_req = 9355 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9355 
Row_Bus_Util =  0.002060 
CoL_Bus_Util = 0.057363 
Either_Row_CoL_Bus_Util = 0.059411 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000206 
queue_avg = 0.262460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.26246
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=163084 n_nop=154099 n_act=176 n_pre=160 n_ref_event=0 n_req=8641 n_rd=8638 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.1061
n_activity=46732 dram_eff=0.3702
bk0: 546a 161712i bk1: 618a 161533i bk2: 610a 161430i bk3: 622a 161325i bk4: 556a 161619i bk5: 602a 161608i bk6: 556a 161728i bk7: 492a 161800i bk8: 464a 161981i bk9: 520a 161812i bk10: 460a 161912i bk11: 516a 161835i bk12: 520a 161794i bk13: 560a 161689i bk14: 452a 161990i bk15: 544a 161803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981484
Row_Buffer_Locality_read = 0.981825
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.196186
Bank_Level_Parallism_Col = 1.166241
Bank_Level_Parallism_Ready = 1.038684
write_to_read_ratio_blp_rw_average = 0.006485
GrpLevelPara = 1.165473 

BW Util details:
bwutil = 0.106080 
total_CMD = 163084 
util_bw = 17300 
Wasted_Col = 9548 
Wasted_Row = 1558 
Idle = 134678 

BW Util Bottlenecks: 
RCDc_limit = 2167 
RCDWRc_limit = 21 
WTRc_limit = 14 
RTWc_limit = 88 
CCDLc_limit = 7703 
rwq = 0 
CCDLc_limit_alone = 7697 
WTRc_limit_alone = 14 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 163084 
n_nop = 154099 
Read = 8638 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 8641 
total_req = 8650 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 8650 
Row_Bus_Util =  0.002060 
CoL_Bus_Util = 0.053040 
Either_Row_CoL_Bus_Util = 0.055094 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000111 
queue_avg = 0.202497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.202497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7512, Miss = 4380, Miss_rate = 0.583, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[1]: Access = 7541, Miss = 4242, Miss_rate = 0.563, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[2]: Access = 7781, Miss = 4750, Miss_rate = 0.610, Pending_hits = 1550, Reservation_fails = 0
L2_cache_bank[3]: Access = 7361, Miss = 4386, Miss_rate = 0.596, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[4]: Access = 7699, Miss = 4166, Miss_rate = 0.541, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[5]: Access = 7775, Miss = 4588, Miss_rate = 0.590, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[6]: Access = 7615, Miss = 4610, Miss_rate = 0.605, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[7]: Access = 7910, Miss = 4586, Miss_rate = 0.580, Pending_hits = 1559, Reservation_fails = 0
L2_cache_bank[8]: Access = 8250, Miss = 5052, Miss_rate = 0.612, Pending_hits = 1669, Reservation_fails = 0
L2_cache_bank[9]: Access = 7800, Miss = 4626, Miss_rate = 0.593, Pending_hits = 1550, Reservation_fails = 0
L2_cache_bank[10]: Access = 7747, Miss = 4460, Miss_rate = 0.576, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[11]: Access = 7850, Miss = 4814, Miss_rate = 0.613, Pending_hits = 1585, Reservation_fails = 0
L2_cache_bank[12]: Access = 7384, Miss = 4224, Miss_rate = 0.572, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[13]: Access = 7564, Miss = 4490, Miss_rate = 0.594, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[14]: Access = 7440, Miss = 4016, Miss_rate = 0.540, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[15]: Access = 8260, Miss = 5532, Miss_rate = 0.670, Pending_hits = 1856, Reservation_fails = 0
L2_cache_bank[16]: Access = 7616, Miss = 4606, Miss_rate = 0.605, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[17]: Access = 7939, Miss = 4866, Miss_rate = 0.613, Pending_hits = 1648, Reservation_fails = 0
L2_cache_bank[18]: Access = 7509, Miss = 4270, Miss_rate = 0.569, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[19]: Access = 8338, Miss = 5040, Miss_rate = 0.604, Pending_hits = 1706, Reservation_fails = 0
L2_cache_bank[20]: Access = 7846, Miss = 4342, Miss_rate = 0.553, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[21]: Access = 8106, Miss = 5144, Miss_rate = 0.635, Pending_hits = 1736, Reservation_fails = 0
L2_cache_bank[22]: Access = 7688, Miss = 4496, Miss_rate = 0.585, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[23]: Access = 7574, Miss = 4298, Miss_rate = 0.567, Pending_hits = 1470, Reservation_fails = 0
L2_total_cache_accesses = 186105
L2_total_cache_misses = 109984
L2_total_cache_miss_rate = 0.5910
L2_total_cache_pending_hits = 36688
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81338
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=186105
icnt_total_pkts_simt_to_mem=186105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.37596
	minimum = 5
	maximum = 67
Network latency average = 8.37596
	minimum = 5
	maximum = 67
Slowest packet = 305135
Flit latency average = 8.37596
	minimum = 5
	maximum = 67
Slowest flit = 305135
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0738339
	minimum = 0.0355486 (at node 10)
	maximum = 0.0892628 (at node 50)
Accepted packet rate average = 0.0738339
	minimum = 0.0355486 (at node 10)
	maximum = 0.0892628 (at node 50)
Injected flit rate average = 0.0738339
	minimum = 0.0355486 (at node 10)
	maximum = 0.0892628 (at node 50)
Accepted flit rate average= 0.0738339
	minimum = 0.0355486 (at node 10)
	maximum = 0.0892628 (at node 50)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.72767 (5 samples)
	minimum = 5 (5 samples)
	maximum = 81 (5 samples)
Network latency average = 8.72767 (5 samples)
	minimum = 5 (5 samples)
	maximum = 81 (5 samples)
Flit latency average = 8.72767 (5 samples)
	minimum = 5 (5 samples)
	maximum = 81 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0774066 (5 samples)
	minimum = 0.0423095 (5 samples)
	maximum = 0.0942263 (5 samples)
Accepted packet rate average = 0.0774066 (5 samples)
	minimum = 0.0423095 (5 samples)
	maximum = 0.0942263 (5 samples)
Injected flit rate average = 0.0774066 (5 samples)
	minimum = 0.0423095 (5 samples)
	maximum = 0.0942263 (5 samples)
Accepted flit rate average = 0.0774066 (5 samples)
	minimum = 0.0423095 (5 samples)
	maximum = 0.0942263 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 372269 (inst/sec)
gpgpu_simulation_rate = 546 (cycle/sec)
gpgpu_silicon_slowdown = 2595238x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
