#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  4 16:03:38 2021
# Process ID: 1392
# Current directory: D:/JerryYang/led_display_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3348 D:\JerryYang\led_display_ctrl\led_display_ctrl.xpr
# Log file: D:/JerryYang/led_display_ctrl/vivado.log
# Journal file: D:/JerryYang/led_display_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/JerryYang/led_display_ctrl/led_display_ctrl.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp_Packages/Exp4/JerryYang/led_display_ctrl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  4 16:04:12 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 843.504 ; gain = 15.117
run 10 us
led_c*/led_dp signal wrong at index 00000166
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3625 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 00000206
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 5225 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000002a6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 6825 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000005ea
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15185 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000005eb
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15195 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000005ec
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15205 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000005ed
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15215 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000068a
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16785 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000068b
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16795 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000068c
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16805 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000068d
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16815 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000068e
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16825 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000072a
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 18385 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000072b
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 18395 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000072c
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 18405 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000072d
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 18415 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 0000072e
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 18425 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 10 us
led_c*/led_dp signal wrong at index 000007ce
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 20025 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000bb6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 30025 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:05:23 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:05:23 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1721.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1721.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1871.449 ; gain = 988.922
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:08:39 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:08:39 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:18:27 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:18:27 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:22:47 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:22:47 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:25:04 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:25:04 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:32:43 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:32:43 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:35:39 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:35:39 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 16:43:39 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 16:43:39 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
led_c*/led_dp signal wrong at index 0000001e
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 345 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
led_c*/led_dp signal wrong at index 0000001f
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 355 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000020
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 365 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000021
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 375 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000022
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 385 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000023
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 395 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000024
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 405 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 00000025
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 415 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000be
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1945 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000bf
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1955 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000c0
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1965 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000c1
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1975 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000c2
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1985 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 100 us
led_c*/led_dp signal wrong at index 000000c3
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1995 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c4
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 2005 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c5
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 2015 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
led_c*/led_dp signal wrong at index 00000166
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3625 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000206
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 5225 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000002a6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 6825 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005ea
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15185 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005eb
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15195 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
led_c*/led_dp signal wrong at index 0000001e
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 345 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
led_c*/led_dp signal wrong at index 0000001f
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 355 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000020
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 365 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000021
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 375 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000022
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 385 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000023
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 395 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000024
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 405 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000025
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 415 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000be
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1945 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000bf
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1955 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c0
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1965 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c1
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1975 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c2
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1985 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c3
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 1995 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c4
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 2005 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000000c5
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 2015 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 0000015e
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3545 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 0000015f
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3555 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000160
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3565 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000161
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3575 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000162
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3585 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000163
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3595 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000164
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3605 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000165
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3615 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000546
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 13545 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000547
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 13555 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000548
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 13565 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005e6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15145 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005e7
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15155 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005e8
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15165 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005e9
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15175 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005ea
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15185 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000686
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16745 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000687
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16755 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000688
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 16765 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 17:12:08 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 17:12:08 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  4 17:19:12 2021] Launched synth_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/synth_1/runme.log
[Sat Dec  4 17:19:12 2021] Launched impl_1...
Run output will be captured here: D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/JerryYang/led_display_ctrl/led_display_ctrl.runs/impl_1/led_display_ctrl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_display_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v" Line 1. Module led_display_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_display_ctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
led_c*/led_dp signal wrong at index 00000166
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3625 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 00000206
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 5225 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000002a6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 6825 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005ea
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15185 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
run 1000 us
led_c*/led_dp signal wrong at index 000005eb
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 15195 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4bfb99f767248869df8c79573d19a06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JerryYang/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
led_c*/led_dp signal wrong at index 00000166
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
$finish called at time : 3625 ns : File "D:/JerryYang/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v" Line 111
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 17:56:08 2021...
