
23_REG_Pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000360  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000524  0800052c  0001052c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000524  08000524  00010524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000528  08000528  00010528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  0001052c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  0800052c  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  0800052c  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0001052c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000ad6  00000000  00000000  0001055c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000020b  00000000  00000000  00011032  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000088  00000000  00000000  00011240  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  000112c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000045b  00000000  00000000  00011328  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000455  00000000  00000000  00011783  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00011bd8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000110  00000000  00000000  00011c54  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00011d64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800050c 	.word	0x0800050c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	0800050c 	.word	0x0800050c

08000204 <Rcc_Config>:

#include "stm32f4xx.h"

void Rcc_Config()
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0

	//HSE aktif et
	RCC -> CR |= (1 << 16); //hseon bitini enable ettik
 8000208:	4a2c      	ldr	r2, [pc, #176]	; (80002bc <Rcc_Config+0xb8>)
 800020a:	4b2c      	ldr	r3, [pc, #176]	; (80002bc <Rcc_Config+0xb8>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000212:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & (1 << 17)))
 8000214:	bf00      	nop
 8000216:	4b29      	ldr	r3, [pc, #164]	; (80002bc <Rcc_Config+0xb8>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0f9      	beq.n	8000216 <Rcc_Config+0x12>
		;

	//Gücü aktifleþtirdik ve voltaj regülatörünü seçtik
	RCC -> APB1ENR |= 1 << 28;
 8000222:	4a26      	ldr	r2, [pc, #152]	; (80002bc <Rcc_Config+0xb8>)
 8000224:	4b25      	ldr	r3, [pc, #148]	; (80002bc <Rcc_Config+0xb8>)
 8000226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800022c:	6413      	str	r3, [r2, #64]	; 0x40
	PWR -> CR |= (3 << 14);
 800022e:	4a24      	ldr	r2, [pc, #144]	; (80002c0 <Rcc_Config+0xbc>)
 8000230:	4b23      	ldr	r3, [pc, #140]	; (80002c0 <Rcc_Config+0xbc>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000238:	6013      	str	r3, [r2, #0]

	//Flash ayarlarýný yaptýk Prefetch enable | instruction cache enable | data cache enable | latency 5
	FLASH -> ACR |= ((1 << 8) | (1 << 9) | (1 << 10) | (5 << 0));
 800023a:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <Rcc_Config+0xc0>)
 800023c:	4b21      	ldr	r3, [pc, #132]	; (80002c4 <Rcc_Config+0xc0>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000244:	f043 0305 	orr.w	r3, r3, #5
 8000248:	6013      	str	r3, [r2, #0]

	RCC -> CFGR &= ~(1 << 4);
 800024a:	4a1c      	ldr	r2, [pc, #112]	; (80002bc <Rcc_Config+0xb8>)
 800024c:	4b1b      	ldr	r3, [pc, #108]	; (80002bc <Rcc_Config+0xb8>)
 800024e:	689b      	ldr	r3, [r3, #8]
 8000250:	f023 0310 	bic.w	r3, r3, #16
 8000254:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= 5 << 10;
 8000256:	4a19      	ldr	r2, [pc, #100]	; (80002bc <Rcc_Config+0xb8>)
 8000258:	4b18      	ldr	r3, [pc, #96]	; (80002bc <Rcc_Config+0xb8>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000260:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= 4 << 13;
 8000262:	4a16      	ldr	r2, [pc, #88]	; (80002bc <Rcc_Config+0xb8>)
 8000264:	4b15      	ldr	r3, [pc, #84]	; (80002bc <Rcc_Config+0xb8>)
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800026c:	6093      	str	r3, [r2, #8]


	// Pll m,n,p deðerlerini girdik
	RCC -> PLLCFGR |= (4 << 0 | 168 << 6 | 2 << 16);
 800026e:	4a13      	ldr	r2, [pc, #76]	; (80002bc <Rcc_Config+0xb8>)
 8000270:	4b12      	ldr	r3, [pc, #72]	; (80002bc <Rcc_Config+0xb8>)
 8000272:	685b      	ldr	r3, [r3, #4]
 8000274:	f443 330a 	orr.w	r3, r3, #141312	; 0x22800
 8000278:	f443 7301 	orr.w	r3, r3, #516	; 0x204
 800027c:	6053      	str	r3, [r2, #4]

	//pll aktifleþtirildi
	RCC -> CR |= 1 << 24;
 800027e:	4a0f      	ldr	r2, [pc, #60]	; (80002bc <Rcc_Config+0xb8>)
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <Rcc_Config+0xb8>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000288:	6013      	str	r3, [r2, #0]
	while (!(RCC -> CR & (1 << 25)))
 800028a:	bf00      	nop
 800028c:	4b0b      	ldr	r3, [pc, #44]	; (80002bc <Rcc_Config+0xb8>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000294:	2b00      	cmp	r3, #0
 8000296:	d0f9      	beq.n	800028c <Rcc_Config+0x88>
		;

	//Source olarak pll kullandýk
	RCC -> CFGR |= 2 << 0;
 8000298:	4a08      	ldr	r2, [pc, #32]	; (80002bc <Rcc_Config+0xb8>)
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <Rcc_Config+0xb8>)
 800029c:	689b      	ldr	r3, [r3, #8]
 800029e:	f043 0302 	orr.w	r3, r3, #2
 80002a2:	6093      	str	r3, [r2, #8]
	while (!(RCC -> CFGR & (2 << 2)))
 80002a4:	bf00      	nop
 80002a6:	4b05      	ldr	r3, [pc, #20]	; (80002bc <Rcc_Config+0xb8>)
 80002a8:	689b      	ldr	r3, [r3, #8]
 80002aa:	f003 0308 	and.w	r3, r3, #8
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d0f9      	beq.n	80002a6 <Rcc_Config+0xa2>
		;

}
 80002b2:	bf00      	nop
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40023800 	.word	0x40023800
 80002c0:	40007000 	.word	0x40007000
 80002c4:	40023c00 	.word	0x40023c00

080002c8 <GPIO_Config>:

void GPIO_Config()
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	RCC -> AHB1ENR |= 1 << 0;
 80002cc:	4a0e      	ldr	r2, [pc, #56]	; (8000308 <GPIO_Config+0x40>)
 80002ce:	4b0e      	ldr	r3, [pc, #56]	; (8000308 <GPIO_Config+0x40>)
 80002d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA -> MODER |= 2 << 2;
 80002d8:	4a0c      	ldr	r2, [pc, #48]	; (800030c <GPIO_Config+0x44>)
 80002da:	4b0c      	ldr	r3, [pc, #48]	; (800030c <GPIO_Config+0x44>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f043 0308 	orr.w	r3, r3, #8
 80002e2:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= 2 << 10;
 80002e4:	4a09      	ldr	r2, [pc, #36]	; (800030c <GPIO_Config+0x44>)
 80002e6:	4b09      	ldr	r3, [pc, #36]	; (800030c <GPIO_Config+0x44>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOA -> AFR[0] |= 1 << 4 | 1 << 20;
 80002f0:	4a06      	ldr	r2, [pc, #24]	; (800030c <GPIO_Config+0x44>)
 80002f2:	4b06      	ldr	r3, [pc, #24]	; (800030c <GPIO_Config+0x44>)
 80002f4:	6a1b      	ldr	r3, [r3, #32]
 80002f6:	f043 1310 	orr.w	r3, r3, #1048592	; 0x100010
 80002fa:	6213      	str	r3, [r2, #32]

}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40023800 	.word	0x40023800
 800030c:	40020000 	.word	0x40020000

08000310 <Timer_Config>:

void Timer_Config()
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= 1 << 0;
 8000314:	4a35      	ldr	r2, [pc, #212]	; (80003ec <Timer_Config+0xdc>)
 8000316:	4b35      	ldr	r3, [pc, #212]	; (80003ec <Timer_Config+0xdc>)
 8000318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6413      	str	r3, [r2, #64]	; 0x40

	TIM2 -> CR1 |= 0 << 4; // set upcounter
 8000320:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000324:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	6013      	str	r3, [r2, #0]
	TIM2 -> CR1 |= 0 << 5; // Center-aligned mode set edge-aligned mode
 800032c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000330:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	6013      	str	r3, [r2, #0]
	TIM2 -> CR1 |= 0 << 8; // clock division 1
 8000338:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800033c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	6013      	str	r3, [r2, #0]

	TIM2 -> CCMR1 |= 0 << 0; // 2nd channel configured as output
 8000344:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	6193      	str	r3, [r2, #24]
	TIM2 -> CCMR1 |= 0 << 8;
 8000350:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000358:	699b      	ldr	r3, [r3, #24]
 800035a:	6193      	str	r3, [r2, #24]
	TIM2 -> CCMR1 |= 6 << 4;
 800035c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000360:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800036a:	6193      	str	r3, [r2, #24]
	TIM2 -> CCMR1 |= 6 << 12; // output selected mode pwm mode 2
 800036c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800037a:	6193      	str	r3, [r2, #24]

	TIM2 -> CCER |= 1 << 0;
 800037c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000380:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000384:	6a1b      	ldr	r3, [r3, #32]
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	6213      	str	r3, [r2, #32]
	TIM2 -> CCER |= 1 << 4;
 800038c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000390:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000394:	6a1b      	ldr	r3, [r3, #32]
 8000396:	f043 0310 	orr.w	r3, r3, #16
 800039a:	6213      	str	r3, [r2, #32]

	TIM2 -> PSC |= 83;
 800039c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003a6:	f043 0353 	orr.w	r3, r3, #83	; 0x53
 80003aa:	6293      	str	r3, [r2, #40]	; 0x28
	TIM2 -> ARR |= 99;
 80003ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003b6:	f043 0363 	orr.w	r3, r3, #99	; 0x63
 80003ba:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM2 -> CCR1 = 2499;
 80003bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c0:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80003c4:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2 -> CCR2 = 7249;
 80003c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ca:	f641 4251 	movw	r2, #7249	; 0x1c51
 80003ce:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2 -> CR1 |= 1 << 0;
 80003d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f043 0301 	orr.w	r3, r3, #1
 80003de:	6013      	str	r3, [r2, #0]
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	40023800 	.word	0x40023800

080003f0 <main>:
int main(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

	Rcc_Config();
 80003f4:	f7ff ff06 	bl	8000204 <Rcc_Config>
	GPIO_Config();
 80003f8:	f7ff ff66 	bl	80002c8 <GPIO_Config>
  while (1)
  {

		Timer_Config();
 80003fc:	f7ff ff88 	bl	8000310 <Timer_Config>
 8000400:	e7fc      	b.n	80003fc <main+0xc>
	...

08000404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800043c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000408:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800040a:	e003      	b.n	8000414 <LoopCopyDataInit>

0800040c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800040e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000410:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000412:	3104      	adds	r1, #4

08000414 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000414:	480b      	ldr	r0, [pc, #44]	; (8000444 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000416:	4b0c      	ldr	r3, [pc, #48]	; (8000448 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000418:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800041a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800041c:	d3f6      	bcc.n	800040c <CopyDataInit>
  ldr  r2, =_sbss
 800041e:	4a0b      	ldr	r2, [pc, #44]	; (800044c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000420:	e002      	b.n	8000428 <LoopFillZerobss>

08000422 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000422:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000424:	f842 3b04 	str.w	r3, [r2], #4

08000428 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000428:	4b09      	ldr	r3, [pc, #36]	; (8000450 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800042a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800042c:	d3f9      	bcc.n	8000422 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800042e:	f000 f813 	bl	8000458 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000432:	f000 f847 	bl	80004c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000436:	f7ff ffdb 	bl	80003f0 <main>
  bx  lr    
 800043a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800043c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000440:	0800052c 	.word	0x0800052c
  ldr  r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000448:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 800044c:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000450:	2000001c 	.word	0x2000001c

08000454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000454:	e7fe      	b.n	8000454 <ADC_IRQHandler>
	...

08000458 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800045c:	4a16      	ldr	r2, [pc, #88]	; (80004b8 <SystemInit+0x60>)
 800045e:	4b16      	ldr	r3, [pc, #88]	; (80004b8 <SystemInit+0x60>)
 8000460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000464:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000468:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800046c:	4a13      	ldr	r2, [pc, #76]	; (80004bc <SystemInit+0x64>)
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <SystemInit+0x64>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f043 0301 	orr.w	r3, r3, #1
 8000476:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000478:	4b10      	ldr	r3, [pc, #64]	; (80004bc <SystemInit+0x64>)
 800047a:	2200      	movs	r2, #0
 800047c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800047e:	4a0f      	ldr	r2, [pc, #60]	; (80004bc <SystemInit+0x64>)
 8000480:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <SystemInit+0x64>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800048c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <SystemInit+0x64>)
 8000490:	4a0b      	ldr	r2, [pc, #44]	; (80004c0 <SystemInit+0x68>)
 8000492:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000494:	4a09      	ldr	r2, [pc, #36]	; (80004bc <SystemInit+0x64>)
 8000496:	4b09      	ldr	r3, [pc, #36]	; (80004bc <SystemInit+0x64>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800049e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <SystemInit+0x64>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004a6:	4b04      	ldr	r3, [pc, #16]	; (80004b8 <SystemInit+0x60>)
 80004a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004ac:	609a      	str	r2, [r3, #8]
#endif
}
 80004ae:	bf00      	nop
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	e000ed00 	.word	0xe000ed00
 80004bc:	40023800 	.word	0x40023800
 80004c0:	24003010 	.word	0x24003010

080004c4 <__libc_init_array>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	4e0d      	ldr	r6, [pc, #52]	; (80004fc <__libc_init_array+0x38>)
 80004c8:	4c0d      	ldr	r4, [pc, #52]	; (8000500 <__libc_init_array+0x3c>)
 80004ca:	1ba4      	subs	r4, r4, r6
 80004cc:	10a4      	asrs	r4, r4, #2
 80004ce:	2500      	movs	r5, #0
 80004d0:	42a5      	cmp	r5, r4
 80004d2:	d109      	bne.n	80004e8 <__libc_init_array+0x24>
 80004d4:	4e0b      	ldr	r6, [pc, #44]	; (8000504 <__libc_init_array+0x40>)
 80004d6:	4c0c      	ldr	r4, [pc, #48]	; (8000508 <__libc_init_array+0x44>)
 80004d8:	f000 f818 	bl	800050c <_init>
 80004dc:	1ba4      	subs	r4, r4, r6
 80004de:	10a4      	asrs	r4, r4, #2
 80004e0:	2500      	movs	r5, #0
 80004e2:	42a5      	cmp	r5, r4
 80004e4:	d105      	bne.n	80004f2 <__libc_init_array+0x2e>
 80004e6:	bd70      	pop	{r4, r5, r6, pc}
 80004e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004ec:	4798      	blx	r3
 80004ee:	3501      	adds	r5, #1
 80004f0:	e7ee      	b.n	80004d0 <__libc_init_array+0xc>
 80004f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004f6:	4798      	blx	r3
 80004f8:	3501      	adds	r5, #1
 80004fa:	e7f2      	b.n	80004e2 <__libc_init_array+0x1e>
 80004fc:	08000524 	.word	0x08000524
 8000500:	08000524 	.word	0x08000524
 8000504:	08000524 	.word	0x08000524
 8000508:	08000528 	.word	0x08000528

0800050c <_init>:
 800050c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050e:	bf00      	nop
 8000510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000512:	bc08      	pop	{r3}
 8000514:	469e      	mov	lr, r3
 8000516:	4770      	bx	lr

08000518 <_fini>:
 8000518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051a:	bf00      	nop
 800051c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051e:	bc08      	pop	{r3}
 8000520:	469e      	mov	lr, r3
 8000522:	4770      	bx	lr
