{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666639540045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666639540055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 16:25:39 2022 " "Processing started: Mon Oct 24 16:25:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666639540055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639540055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1-phi1-9 -c lab1-phi1-9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1-phi1-9 -c lab1-phi1-9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639540056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666639540695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666639540695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_vendas_bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_de_vendas_bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_vendas_BO-comportamento " "Found design unit 1: maquina_de_vendas_BO-comportamento" {  } { { "maquina_de_vendas_BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/maquina_de_vendas_BO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553951 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_vendas_BO " "Found entity 1: maquina_de_vendas_BO" {  } { { "maquina_de_vendas_BO.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/maquina_de_vendas_BO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639553951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_vendas_bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_de_vendas_bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_vendas_BC-comportamento " "Found design unit 1: maquina_de_vendas_BC-comportamento" {  } { { "maquina_de_vendas_BC.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/maquina_de_vendas_BC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553951 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_vendas_BC " "Found entity 1: maquina_de_vendas_BC" {  } { { "maquina_de_vendas_BC.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/maquina_de_vendas_BC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639553951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-comportamento " "Found design unit 1: main-comportamento" {  } { { "main.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553966 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639553966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639553966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "testbench.vhd 2 1 " "Using design file testbench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-comportamento " "Found design unit 1: testbench-comportamento" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639554004 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666639554004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666639554004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666639554013 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "valor_moeda_a testbench.vhd(26) " "VHDL Signal Declaration warning at testbench.vhd(26): used explicit default value for signal \"valor_moeda_a\" because signal was never assigned a value" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666639554014 "|testbench"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "valor_prod_s testbench.vhd(27) " "VHDL Signal Declaration warning at testbench.vhd(27): used explicit default value for signal \"valor_prod_s\" because signal was never assigned a value" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666639554014 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "libera_prod_d testbench.vhd(32) " "Verilog HDL or VHDL warning at testbench.vhd(32): object \"libera_prod_d\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666639554014 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst_main " "Elaborating entity \"main\" for hierarchy \"main:inst_main\"" {  } { { "testbench.vhd" "inst_main" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/testbench.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666639554015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_de_vendas_BC main:inst_main\|maquina_de_vendas_BC:BC " "Elaborating entity \"maquina_de_vendas_BC\" for hierarchy \"main:inst_main\|maquina_de_vendas_BC:BC\"" {  } { { "main.vhd" "BC" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/main.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666639554016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_de_vendas_BO main:inst_main\|maquina_de_vendas_BO:BO " "Elaborating entity \"maquina_de_vendas_BO\" for hierarchy \"main:inst_main\|maquina_de_vendas_BO:BO\"" {  } { { "main.vhd" "BO" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/exemplos/lab-phi1.9/main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666639554018 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1666639554484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666639554584 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 24 16:25:54 2022 " "Processing ended: Mon Oct 24 16:25:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666639554584 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666639554584 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666639554584 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639554584 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666639555248 ""}
