Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Tetris.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Tetris.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Tetris"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Tetris
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\vga_driver.v" into library work
Parsing module <vga_driver>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\shift_register.v" into library work
Parsing module <shift_register>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\randomizer.v" into library work
Parsing module <randomizer>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\game_clk.v" into library work
Parsing module <game_clock>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\chars.v" into library work
Parsing module <chars>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" into library work
Parsing module <calc_test_pos_rot>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" into library work
Parsing module <calc_cur_blk>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\BCD2SEVENSEGMENT.v" into library work
Parsing module <BCD2SEVENSEGMENT>.
Analyzing Verilog file "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" into library work
Parsing module <Tetris>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 139: Port rot is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 182: Port disabled is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 187: Port disabled is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 192: Port disabled is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 197: Port disabled is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 202: Port disabled is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 233: Port blk_color is not connected to this instance

Elaborating module <Tetris>.
WARNING:HDLCompiler:872 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 33: Using initial value of num2_pos_x since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 34: Using initial value of num2_pos_y since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 35: Using initial value of score_pos_x since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 36: Using initial value of score_pos_y since it is never assigned

Elaborating module <vga_driver>.

Elaborating module <game_clock>.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 116: Size mismatch in connection of port <score>. Formal port size is 12-bit while actual signal size is 9-bit.

Elaborating module <randomizer>.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\randomizer.v" Line 34: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <calc_cur_blk>.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 41: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 42: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 43: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 49: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 50: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 51: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 60: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 61: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 62: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 68: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 69: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 70: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 78: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 79: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 80: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 88: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 89: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 90: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 91: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 97: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 98: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 99: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 105: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 106: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 107: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 112: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 113: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 114: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 115: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 125: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 126: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 127: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 128: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 133: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 134: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 135: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 144: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 145: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 146: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 150: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 151: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 152: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 153: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 162: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 163: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 164: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 165: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 171: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 172: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 173: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 179: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 180: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 181: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 187: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 188: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 189: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 201: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 202: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 203: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 208: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 210: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 211: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 216: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 217: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 218: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 224: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 225: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 226: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v" Line 227: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 143: Size mismatch in connection of port <block_wide>. Formal port size is 4-bit while actual signal size is 32-bit.

Elaborating module <chars>.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 158: Size mismatch in connection of port <rownum>. Formal port size is 3-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 164: Size mismatch in connection of port <rownum>. Formal port size is 3-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 170: Size mismatch in connection of port <rownum>. Formal port size is 3-bit while actual signal size is 10-bit.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\debounce.v" Line 26: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <calc_test_pos_rot>.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" Line 40: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" Line 43: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" Line 53: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v" Line 56: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <BCD2SEVENSEGMENT>.
WARNING:HDLCompiler:189 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 254: Size mismatch in connection of port <bcd>. Formal port size is 4-bit while actual signal size is 32-bit.

Elaborating module <shift_register>.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 399: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 354: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 277: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 286: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 58: Net <next_pos_x[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 59: Net <next_pos_y[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 100: Net <digit1_1[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 101: Net <digit2_1[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 116: Net <digit_0_1> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" Line 139: Input port rot[1] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Tetris>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v".
        FONT_W = 10'b0000011001
        FONT_H = 10'b0000101000
        FONT_D = 10'b0000000101
        SECOND_BOARD_X = 10'b0010110010
        SECOND_BOARD_Y = 10'b0010110011
        MODE_IDLE = 3'b000
        MODE_PLAY = 3'b001
        MODE_PAUSE = 3'b010
        MODE_GAMEOVER = 3'b011
        BLOCK_WIDE = 4'b1010
        BLOCK_HEIGHT = 5'b10100
        BLOCK_SIZE = 10'b0000001111
        NEXT_BLK_X = 10'b0011110000
        NEXT_BLK_Y = 9'b010001100
WARNING:Xst:2898 - Port 'rot', unconnected in block instance 'calc_next_blk', is tied to GND.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 139: Output port <width> of the instance <calc_next_blk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 139: Output port <height> of the instance <calc_next_blk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 182: Output port <disabled> of the instance <debouncer_btn_rotate> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 187: Output port <disabled> of the instance <debouncer_btn_left> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 192: Output port <disabled> of the instance <debouncer_btn_right> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 197: Output port <disabled> of the instance <debouncer_btn_down> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 202: Output port <disabled> of the instance <debouncer_btn_p> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\Tetris.v" line 233: Output port <blk_color> of the instance <calc_test_blk> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <next_pos_x> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <next_pos_y> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <digit1_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <digit2_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <digit_0_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 7-bit register for signal <segment>.
    Found 16-bit register for signal <counter_400hz>.
    Found 3-bit register for signal <cur_piece>.
    Found 4-bit register for signal <cur_pos_x>.
    Found 5-bit register for signal <cur_pos_y>.
    Found 2-bit register for signal <cur_rot>.
    Found 1-bit register for signal <fallen_pieces<199>>.
    Found 1-bit register for signal <fallen_pieces<198>>.
    Found 1-bit register for signal <fallen_pieces<197>>.
    Found 1-bit register for signal <fallen_pieces<196>>.
    Found 1-bit register for signal <fallen_pieces<195>>.
    Found 1-bit register for signal <fallen_pieces<194>>.
    Found 1-bit register for signal <fallen_pieces<193>>.
    Found 1-bit register for signal <fallen_pieces<192>>.
    Found 1-bit register for signal <fallen_pieces<191>>.
    Found 1-bit register for signal <fallen_pieces<190>>.
    Found 1-bit register for signal <fallen_pieces<189>>.
    Found 1-bit register for signal <fallen_pieces<188>>.
    Found 1-bit register for signal <fallen_pieces<187>>.
    Found 1-bit register for signal <fallen_pieces<186>>.
    Found 1-bit register for signal <fallen_pieces<185>>.
    Found 1-bit register for signal <fallen_pieces<184>>.
    Found 1-bit register for signal <fallen_pieces<183>>.
    Found 1-bit register for signal <fallen_pieces<182>>.
    Found 1-bit register for signal <fallen_pieces<181>>.
    Found 1-bit register for signal <fallen_pieces<180>>.
    Found 1-bit register for signal <fallen_pieces<179>>.
    Found 1-bit register for signal <fallen_pieces<178>>.
    Found 1-bit register for signal <fallen_pieces<177>>.
    Found 1-bit register for signal <fallen_pieces<176>>.
    Found 1-bit register for signal <fallen_pieces<175>>.
    Found 1-bit register for signal <fallen_pieces<174>>.
    Found 1-bit register for signal <fallen_pieces<173>>.
    Found 1-bit register for signal <fallen_pieces<172>>.
    Found 1-bit register for signal <fallen_pieces<171>>.
    Found 1-bit register for signal <fallen_pieces<170>>.
    Found 1-bit register for signal <fallen_pieces<169>>.
    Found 1-bit register for signal <fallen_pieces<168>>.
    Found 1-bit register for signal <fallen_pieces<167>>.
    Found 1-bit register for signal <fallen_pieces<166>>.
    Found 1-bit register for signal <fallen_pieces<165>>.
    Found 1-bit register for signal <fallen_pieces<164>>.
    Found 1-bit register for signal <fallen_pieces<163>>.
    Found 1-bit register for signal <fallen_pieces<162>>.
    Found 1-bit register for signal <fallen_pieces<161>>.
    Found 1-bit register for signal <fallen_pieces<160>>.
    Found 1-bit register for signal <fallen_pieces<159>>.
    Found 1-bit register for signal <fallen_pieces<158>>.
    Found 1-bit register for signal <fallen_pieces<157>>.
    Found 1-bit register for signal <fallen_pieces<156>>.
    Found 1-bit register for signal <fallen_pieces<155>>.
    Found 1-bit register for signal <fallen_pieces<154>>.
    Found 1-bit register for signal <fallen_pieces<153>>.
    Found 1-bit register for signal <fallen_pieces<152>>.
    Found 1-bit register for signal <fallen_pieces<151>>.
    Found 1-bit register for signal <fallen_pieces<150>>.
    Found 1-bit register for signal <fallen_pieces<149>>.
    Found 1-bit register for signal <fallen_pieces<148>>.
    Found 1-bit register for signal <fallen_pieces<147>>.
    Found 1-bit register for signal <fallen_pieces<146>>.
    Found 1-bit register for signal <fallen_pieces<145>>.
    Found 1-bit register for signal <fallen_pieces<144>>.
    Found 1-bit register for signal <fallen_pieces<143>>.
    Found 1-bit register for signal <fallen_pieces<142>>.
    Found 1-bit register for signal <fallen_pieces<141>>.
    Found 1-bit register for signal <fallen_pieces<140>>.
    Found 1-bit register for signal <fallen_pieces<139>>.
    Found 1-bit register for signal <fallen_pieces<138>>.
    Found 1-bit register for signal <fallen_pieces<137>>.
    Found 1-bit register for signal <fallen_pieces<136>>.
    Found 1-bit register for signal <fallen_pieces<135>>.
    Found 1-bit register for signal <fallen_pieces<134>>.
    Found 1-bit register for signal <fallen_pieces<133>>.
    Found 1-bit register for signal <fallen_pieces<132>>.
    Found 1-bit register for signal <fallen_pieces<131>>.
    Found 1-bit register for signal <fallen_pieces<130>>.
    Found 1-bit register for signal <fallen_pieces<129>>.
    Found 1-bit register for signal <fallen_pieces<128>>.
    Found 1-bit register for signal <fallen_pieces<127>>.
    Found 1-bit register for signal <fallen_pieces<126>>.
    Found 1-bit register for signal <fallen_pieces<125>>.
    Found 1-bit register for signal <fallen_pieces<124>>.
    Found 1-bit register for signal <fallen_pieces<123>>.
    Found 1-bit register for signal <fallen_pieces<122>>.
    Found 1-bit register for signal <fallen_pieces<121>>.
    Found 1-bit register for signal <fallen_pieces<120>>.
    Found 1-bit register for signal <fallen_pieces<119>>.
    Found 1-bit register for signal <fallen_pieces<118>>.
    Found 1-bit register for signal <fallen_pieces<117>>.
    Found 1-bit register for signal <fallen_pieces<116>>.
    Found 1-bit register for signal <fallen_pieces<115>>.
    Found 1-bit register for signal <fallen_pieces<114>>.
    Found 1-bit register for signal <fallen_pieces<113>>.
    Found 1-bit register for signal <fallen_pieces<112>>.
    Found 1-bit register for signal <fallen_pieces<111>>.
    Found 1-bit register for signal <fallen_pieces<110>>.
    Found 1-bit register for signal <fallen_pieces<109>>.
    Found 1-bit register for signal <fallen_pieces<108>>.
    Found 1-bit register for signal <fallen_pieces<107>>.
    Found 1-bit register for signal <fallen_pieces<106>>.
    Found 1-bit register for signal <fallen_pieces<105>>.
    Found 1-bit register for signal <fallen_pieces<104>>.
    Found 1-bit register for signal <fallen_pieces<103>>.
    Found 1-bit register for signal <fallen_pieces<102>>.
    Found 1-bit register for signal <fallen_pieces<101>>.
    Found 1-bit register for signal <fallen_pieces<100>>.
    Found 1-bit register for signal <fallen_pieces<99>>.
    Found 1-bit register for signal <fallen_pieces<98>>.
    Found 1-bit register for signal <fallen_pieces<97>>.
    Found 1-bit register for signal <fallen_pieces<96>>.
    Found 1-bit register for signal <fallen_pieces<95>>.
    Found 1-bit register for signal <fallen_pieces<94>>.
    Found 1-bit register for signal <fallen_pieces<93>>.
    Found 1-bit register for signal <fallen_pieces<92>>.
    Found 1-bit register for signal <fallen_pieces<91>>.
    Found 1-bit register for signal <fallen_pieces<90>>.
    Found 1-bit register for signal <fallen_pieces<89>>.
    Found 1-bit register for signal <fallen_pieces<88>>.
    Found 1-bit register for signal <fallen_pieces<87>>.
    Found 1-bit register for signal <fallen_pieces<86>>.
    Found 1-bit register for signal <fallen_pieces<85>>.
    Found 1-bit register for signal <fallen_pieces<84>>.
    Found 1-bit register for signal <fallen_pieces<83>>.
    Found 1-bit register for signal <fallen_pieces<82>>.
    Found 1-bit register for signal <fallen_pieces<81>>.
    Found 1-bit register for signal <fallen_pieces<80>>.
    Found 1-bit register for signal <fallen_pieces<79>>.
    Found 1-bit register for signal <fallen_pieces<78>>.
    Found 1-bit register for signal <fallen_pieces<77>>.
    Found 1-bit register for signal <fallen_pieces<76>>.
    Found 1-bit register for signal <fallen_pieces<75>>.
    Found 1-bit register for signal <fallen_pieces<74>>.
    Found 1-bit register for signal <fallen_pieces<73>>.
    Found 1-bit register for signal <fallen_pieces<72>>.
    Found 1-bit register for signal <fallen_pieces<71>>.
    Found 1-bit register for signal <fallen_pieces<70>>.
    Found 1-bit register for signal <fallen_pieces<69>>.
    Found 1-bit register for signal <fallen_pieces<68>>.
    Found 1-bit register for signal <fallen_pieces<67>>.
    Found 1-bit register for signal <fallen_pieces<66>>.
    Found 1-bit register for signal <fallen_pieces<65>>.
    Found 1-bit register for signal <fallen_pieces<64>>.
    Found 1-bit register for signal <fallen_pieces<63>>.
    Found 1-bit register for signal <fallen_pieces<62>>.
    Found 1-bit register for signal <fallen_pieces<61>>.
    Found 1-bit register for signal <fallen_pieces<60>>.
    Found 1-bit register for signal <fallen_pieces<59>>.
    Found 1-bit register for signal <fallen_pieces<58>>.
    Found 1-bit register for signal <fallen_pieces<57>>.
    Found 1-bit register for signal <fallen_pieces<56>>.
    Found 1-bit register for signal <fallen_pieces<55>>.
    Found 1-bit register for signal <fallen_pieces<54>>.
    Found 1-bit register for signal <fallen_pieces<53>>.
    Found 1-bit register for signal <fallen_pieces<52>>.
    Found 1-bit register for signal <fallen_pieces<51>>.
    Found 1-bit register for signal <fallen_pieces<50>>.
    Found 1-bit register for signal <fallen_pieces<49>>.
    Found 1-bit register for signal <fallen_pieces<48>>.
    Found 1-bit register for signal <fallen_pieces<47>>.
    Found 1-bit register for signal <fallen_pieces<46>>.
    Found 1-bit register for signal <fallen_pieces<45>>.
    Found 1-bit register for signal <fallen_pieces<44>>.
    Found 1-bit register for signal <fallen_pieces<43>>.
    Found 1-bit register for signal <fallen_pieces<42>>.
    Found 1-bit register for signal <fallen_pieces<41>>.
    Found 1-bit register for signal <fallen_pieces<40>>.
    Found 1-bit register for signal <fallen_pieces<39>>.
    Found 1-bit register for signal <fallen_pieces<38>>.
    Found 1-bit register for signal <fallen_pieces<37>>.
    Found 1-bit register for signal <fallen_pieces<36>>.
    Found 1-bit register for signal <fallen_pieces<35>>.
    Found 1-bit register for signal <fallen_pieces<34>>.
    Found 1-bit register for signal <fallen_pieces<33>>.
    Found 1-bit register for signal <fallen_pieces<32>>.
    Found 1-bit register for signal <fallen_pieces<31>>.
    Found 1-bit register for signal <fallen_pieces<30>>.
    Found 1-bit register for signal <fallen_pieces<29>>.
    Found 1-bit register for signal <fallen_pieces<28>>.
    Found 1-bit register for signal <fallen_pieces<27>>.
    Found 1-bit register for signal <fallen_pieces<26>>.
    Found 1-bit register for signal <fallen_pieces<25>>.
    Found 1-bit register for signal <fallen_pieces<24>>.
    Found 1-bit register for signal <fallen_pieces<23>>.
    Found 1-bit register for signal <fallen_pieces<22>>.
    Found 1-bit register for signal <fallen_pieces<21>>.
    Found 1-bit register for signal <fallen_pieces<20>>.
    Found 1-bit register for signal <fallen_pieces<19>>.
    Found 1-bit register for signal <fallen_pieces<18>>.
    Found 1-bit register for signal <fallen_pieces<17>>.
    Found 1-bit register for signal <fallen_pieces<16>>.
    Found 1-bit register for signal <fallen_pieces<15>>.
    Found 1-bit register for signal <fallen_pieces<14>>.
    Found 1-bit register for signal <fallen_pieces<13>>.
    Found 1-bit register for signal <fallen_pieces<12>>.
    Found 1-bit register for signal <fallen_pieces<11>>.
    Found 1-bit register for signal <fallen_pieces<10>>.
    Found 1-bit register for signal <fallen_pieces<9>>.
    Found 1-bit register for signal <fallen_pieces<8>>.
    Found 1-bit register for signal <fallen_pieces<7>>.
    Found 1-bit register for signal <fallen_pieces<6>>.
    Found 1-bit register for signal <fallen_pieces<5>>.
    Found 1-bit register for signal <fallen_pieces<4>>.
    Found 1-bit register for signal <fallen_pieces<3>>.
    Found 1-bit register for signal <fallen_pieces<2>>.
    Found 1-bit register for signal <fallen_pieces<1>>.
    Found 1-bit register for signal <fallen_pieces<0>>.
    Found 1-bit register for signal <red_fallen_pieces<199>>.
    Found 1-bit register for signal <red_fallen_pieces<198>>.
    Found 1-bit register for signal <red_fallen_pieces<197>>.
    Found 1-bit register for signal <red_fallen_pieces<196>>.
    Found 1-bit register for signal <red_fallen_pieces<195>>.
    Found 1-bit register for signal <red_fallen_pieces<194>>.
    Found 1-bit register for signal <red_fallen_pieces<193>>.
    Found 1-bit register for signal <red_fallen_pieces<192>>.
    Found 1-bit register for signal <red_fallen_pieces<191>>.
    Found 1-bit register for signal <red_fallen_pieces<190>>.
    Found 1-bit register for signal <red_fallen_pieces<189>>.
    Found 1-bit register for signal <red_fallen_pieces<188>>.
    Found 1-bit register for signal <red_fallen_pieces<187>>.
    Found 1-bit register for signal <red_fallen_pieces<186>>.
    Found 1-bit register for signal <red_fallen_pieces<185>>.
    Found 1-bit register for signal <red_fallen_pieces<184>>.
    Found 1-bit register for signal <red_fallen_pieces<183>>.
    Found 1-bit register for signal <red_fallen_pieces<182>>.
    Found 1-bit register for signal <red_fallen_pieces<181>>.
    Found 1-bit register for signal <red_fallen_pieces<180>>.
    Found 1-bit register for signal <red_fallen_pieces<179>>.
    Found 1-bit register for signal <red_fallen_pieces<178>>.
    Found 1-bit register for signal <red_fallen_pieces<177>>.
    Found 1-bit register for signal <red_fallen_pieces<176>>.
    Found 1-bit register for signal <red_fallen_pieces<175>>.
    Found 1-bit register for signal <red_fallen_pieces<174>>.
    Found 1-bit register for signal <red_fallen_pieces<173>>.
    Found 1-bit register for signal <red_fallen_pieces<172>>.
    Found 1-bit register for signal <red_fallen_pieces<171>>.
    Found 1-bit register for signal <red_fallen_pieces<170>>.
    Found 1-bit register for signal <red_fallen_pieces<169>>.
    Found 1-bit register for signal <red_fallen_pieces<168>>.
    Found 1-bit register for signal <red_fallen_pieces<167>>.
    Found 1-bit register for signal <red_fallen_pieces<166>>.
    Found 1-bit register for signal <red_fallen_pieces<165>>.
    Found 1-bit register for signal <red_fallen_pieces<164>>.
    Found 1-bit register for signal <red_fallen_pieces<163>>.
    Found 1-bit register for signal <red_fallen_pieces<162>>.
    Found 1-bit register for signal <red_fallen_pieces<161>>.
    Found 1-bit register for signal <red_fallen_pieces<160>>.
    Found 1-bit register for signal <red_fallen_pieces<159>>.
    Found 1-bit register for signal <red_fallen_pieces<158>>.
    Found 1-bit register for signal <red_fallen_pieces<157>>.
    Found 1-bit register for signal <red_fallen_pieces<156>>.
    Found 1-bit register for signal <red_fallen_pieces<155>>.
    Found 1-bit register for signal <red_fallen_pieces<154>>.
    Found 1-bit register for signal <red_fallen_pieces<153>>.
    Found 1-bit register for signal <red_fallen_pieces<152>>.
    Found 1-bit register for signal <red_fallen_pieces<151>>.
    Found 1-bit register for signal <red_fallen_pieces<150>>.
    Found 1-bit register for signal <red_fallen_pieces<149>>.
    Found 1-bit register for signal <red_fallen_pieces<148>>.
    Found 1-bit register for signal <red_fallen_pieces<147>>.
    Found 1-bit register for signal <red_fallen_pieces<146>>.
    Found 1-bit register for signal <red_fallen_pieces<145>>.
    Found 1-bit register for signal <red_fallen_pieces<144>>.
    Found 1-bit register for signal <red_fallen_pieces<143>>.
    Found 1-bit register for signal <red_fallen_pieces<142>>.
    Found 1-bit register for signal <red_fallen_pieces<141>>.
    Found 1-bit register for signal <red_fallen_pieces<140>>.
    Found 1-bit register for signal <red_fallen_pieces<139>>.
    Found 1-bit register for signal <red_fallen_pieces<138>>.
    Found 1-bit register for signal <red_fallen_pieces<137>>.
    Found 1-bit register for signal <red_fallen_pieces<136>>.
    Found 1-bit register for signal <red_fallen_pieces<135>>.
    Found 1-bit register for signal <red_fallen_pieces<134>>.
    Found 1-bit register for signal <red_fallen_pieces<133>>.
    Found 1-bit register for signal <red_fallen_pieces<132>>.
    Found 1-bit register for signal <red_fallen_pieces<131>>.
    Found 1-bit register for signal <red_fallen_pieces<130>>.
    Found 1-bit register for signal <red_fallen_pieces<129>>.
    Found 1-bit register for signal <red_fallen_pieces<128>>.
    Found 1-bit register for signal <red_fallen_pieces<127>>.
    Found 1-bit register for signal <red_fallen_pieces<126>>.
    Found 1-bit register for signal <red_fallen_pieces<125>>.
    Found 1-bit register for signal <red_fallen_pieces<124>>.
    Found 1-bit register for signal <red_fallen_pieces<123>>.
    Found 1-bit register for signal <red_fallen_pieces<122>>.
    Found 1-bit register for signal <red_fallen_pieces<121>>.
    Found 1-bit register for signal <red_fallen_pieces<120>>.
    Found 1-bit register for signal <red_fallen_pieces<119>>.
    Found 1-bit register for signal <red_fallen_pieces<118>>.
    Found 1-bit register for signal <red_fallen_pieces<117>>.
    Found 1-bit register for signal <red_fallen_pieces<116>>.
    Found 1-bit register for signal <red_fallen_pieces<115>>.
    Found 1-bit register for signal <red_fallen_pieces<114>>.
    Found 1-bit register for signal <red_fallen_pieces<113>>.
    Found 1-bit register for signal <red_fallen_pieces<112>>.
    Found 1-bit register for signal <red_fallen_pieces<111>>.
    Found 1-bit register for signal <red_fallen_pieces<110>>.
    Found 1-bit register for signal <red_fallen_pieces<109>>.
    Found 1-bit register for signal <red_fallen_pieces<108>>.
    Found 1-bit register for signal <red_fallen_pieces<107>>.
    Found 1-bit register for signal <red_fallen_pieces<106>>.
    Found 1-bit register for signal <red_fallen_pieces<105>>.
    Found 1-bit register for signal <red_fallen_pieces<104>>.
    Found 1-bit register for signal <red_fallen_pieces<103>>.
    Found 1-bit register for signal <red_fallen_pieces<102>>.
    Found 1-bit register for signal <red_fallen_pieces<101>>.
    Found 1-bit register for signal <red_fallen_pieces<100>>.
    Found 1-bit register for signal <red_fallen_pieces<99>>.
    Found 1-bit register for signal <red_fallen_pieces<98>>.
    Found 1-bit register for signal <red_fallen_pieces<97>>.
    Found 1-bit register for signal <red_fallen_pieces<96>>.
    Found 1-bit register for signal <red_fallen_pieces<95>>.
    Found 1-bit register for signal <red_fallen_pieces<94>>.
    Found 1-bit register for signal <red_fallen_pieces<93>>.
    Found 1-bit register for signal <red_fallen_pieces<92>>.
    Found 1-bit register for signal <red_fallen_pieces<91>>.
    Found 1-bit register for signal <red_fallen_pieces<90>>.
    Found 1-bit register for signal <red_fallen_pieces<89>>.
    Found 1-bit register for signal <red_fallen_pieces<88>>.
    Found 1-bit register for signal <red_fallen_pieces<87>>.
    Found 1-bit register for signal <red_fallen_pieces<86>>.
    Found 1-bit register for signal <red_fallen_pieces<85>>.
    Found 1-bit register for signal <red_fallen_pieces<84>>.
    Found 1-bit register for signal <red_fallen_pieces<83>>.
    Found 1-bit register for signal <red_fallen_pieces<82>>.
    Found 1-bit register for signal <red_fallen_pieces<81>>.
    Found 1-bit register for signal <red_fallen_pieces<80>>.
    Found 1-bit register for signal <red_fallen_pieces<79>>.
    Found 1-bit register for signal <red_fallen_pieces<78>>.
    Found 1-bit register for signal <red_fallen_pieces<77>>.
    Found 1-bit register for signal <red_fallen_pieces<76>>.
    Found 1-bit register for signal <red_fallen_pieces<75>>.
    Found 1-bit register for signal <red_fallen_pieces<74>>.
    Found 1-bit register for signal <red_fallen_pieces<73>>.
    Found 1-bit register for signal <red_fallen_pieces<72>>.
    Found 1-bit register for signal <red_fallen_pieces<71>>.
    Found 1-bit register for signal <red_fallen_pieces<70>>.
    Found 1-bit register for signal <red_fallen_pieces<69>>.
    Found 1-bit register for signal <red_fallen_pieces<68>>.
    Found 1-bit register for signal <red_fallen_pieces<67>>.
    Found 1-bit register for signal <red_fallen_pieces<66>>.
    Found 1-bit register for signal <red_fallen_pieces<65>>.
    Found 1-bit register for signal <red_fallen_pieces<64>>.
    Found 1-bit register for signal <red_fallen_pieces<63>>.
    Found 1-bit register for signal <red_fallen_pieces<62>>.
    Found 1-bit register for signal <red_fallen_pieces<61>>.
    Found 1-bit register for signal <red_fallen_pieces<60>>.
    Found 1-bit register for signal <red_fallen_pieces<59>>.
    Found 1-bit register for signal <red_fallen_pieces<58>>.
    Found 1-bit register for signal <red_fallen_pieces<57>>.
    Found 1-bit register for signal <red_fallen_pieces<56>>.
    Found 1-bit register for signal <red_fallen_pieces<55>>.
    Found 1-bit register for signal <red_fallen_pieces<54>>.
    Found 1-bit register for signal <red_fallen_pieces<53>>.
    Found 1-bit register for signal <red_fallen_pieces<52>>.
    Found 1-bit register for signal <red_fallen_pieces<51>>.
    Found 1-bit register for signal <red_fallen_pieces<50>>.
    Found 1-bit register for signal <red_fallen_pieces<49>>.
    Found 1-bit register for signal <red_fallen_pieces<48>>.
    Found 1-bit register for signal <red_fallen_pieces<47>>.
    Found 1-bit register for signal <red_fallen_pieces<46>>.
    Found 1-bit register for signal <red_fallen_pieces<45>>.
    Found 1-bit register for signal <red_fallen_pieces<44>>.
    Found 1-bit register for signal <red_fallen_pieces<43>>.
    Found 1-bit register for signal <red_fallen_pieces<42>>.
    Found 1-bit register for signal <red_fallen_pieces<41>>.
    Found 1-bit register for signal <red_fallen_pieces<40>>.
    Found 1-bit register for signal <red_fallen_pieces<39>>.
    Found 1-bit register for signal <red_fallen_pieces<38>>.
    Found 1-bit register for signal <red_fallen_pieces<37>>.
    Found 1-bit register for signal <red_fallen_pieces<36>>.
    Found 1-bit register for signal <red_fallen_pieces<35>>.
    Found 1-bit register for signal <red_fallen_pieces<34>>.
    Found 1-bit register for signal <red_fallen_pieces<33>>.
    Found 1-bit register for signal <red_fallen_pieces<32>>.
    Found 1-bit register for signal <red_fallen_pieces<31>>.
    Found 1-bit register for signal <red_fallen_pieces<30>>.
    Found 1-bit register for signal <red_fallen_pieces<29>>.
    Found 1-bit register for signal <red_fallen_pieces<28>>.
    Found 1-bit register for signal <red_fallen_pieces<27>>.
    Found 1-bit register for signal <red_fallen_pieces<26>>.
    Found 1-bit register for signal <red_fallen_pieces<25>>.
    Found 1-bit register for signal <red_fallen_pieces<24>>.
    Found 1-bit register for signal <red_fallen_pieces<23>>.
    Found 1-bit register for signal <red_fallen_pieces<22>>.
    Found 1-bit register for signal <red_fallen_pieces<21>>.
    Found 1-bit register for signal <red_fallen_pieces<20>>.
    Found 1-bit register for signal <red_fallen_pieces<19>>.
    Found 1-bit register for signal <red_fallen_pieces<18>>.
    Found 1-bit register for signal <red_fallen_pieces<17>>.
    Found 1-bit register for signal <red_fallen_pieces<16>>.
    Found 1-bit register for signal <red_fallen_pieces<15>>.
    Found 1-bit register for signal <red_fallen_pieces<14>>.
    Found 1-bit register for signal <red_fallen_pieces<13>>.
    Found 1-bit register for signal <red_fallen_pieces<12>>.
    Found 1-bit register for signal <red_fallen_pieces<11>>.
    Found 1-bit register for signal <red_fallen_pieces<10>>.
    Found 1-bit register for signal <red_fallen_pieces<9>>.
    Found 1-bit register for signal <red_fallen_pieces<8>>.
    Found 1-bit register for signal <red_fallen_pieces<7>>.
    Found 1-bit register for signal <red_fallen_pieces<6>>.
    Found 1-bit register for signal <red_fallen_pieces<5>>.
    Found 1-bit register for signal <red_fallen_pieces<4>>.
    Found 1-bit register for signal <red_fallen_pieces<3>>.
    Found 1-bit register for signal <red_fallen_pieces<2>>.
    Found 1-bit register for signal <red_fallen_pieces<1>>.
    Found 1-bit register for signal <red_fallen_pieces<0>>.
    Found 1-bit register for signal <green_fallen_pieces<199>>.
    Found 1-bit register for signal <green_fallen_pieces<198>>.
    Found 1-bit register for signal <green_fallen_pieces<197>>.
    Found 1-bit register for signal <green_fallen_pieces<196>>.
    Found 1-bit register for signal <green_fallen_pieces<195>>.
    Found 1-bit register for signal <green_fallen_pieces<194>>.
    Found 1-bit register for signal <green_fallen_pieces<193>>.
    Found 1-bit register for signal <green_fallen_pieces<192>>.
    Found 1-bit register for signal <green_fallen_pieces<191>>.
    Found 1-bit register for signal <green_fallen_pieces<190>>.
    Found 1-bit register for signal <green_fallen_pieces<189>>.
    Found 1-bit register for signal <green_fallen_pieces<188>>.
    Found 1-bit register for signal <green_fallen_pieces<187>>.
    Found 1-bit register for signal <green_fallen_pieces<186>>.
    Found 1-bit register for signal <green_fallen_pieces<185>>.
    Found 1-bit register for signal <green_fallen_pieces<184>>.
    Found 1-bit register for signal <green_fallen_pieces<183>>.
    Found 1-bit register for signal <green_fallen_pieces<182>>.
    Found 1-bit register for signal <green_fallen_pieces<181>>.
    Found 1-bit register for signal <green_fallen_pieces<180>>.
    Found 1-bit register for signal <green_fallen_pieces<179>>.
    Found 1-bit register for signal <green_fallen_pieces<178>>.
    Found 1-bit register for signal <green_fallen_pieces<177>>.
    Found 1-bit register for signal <green_fallen_pieces<176>>.
    Found 1-bit register for signal <green_fallen_pieces<175>>.
    Found 1-bit register for signal <green_fallen_pieces<174>>.
    Found 1-bit register for signal <green_fallen_pieces<173>>.
    Found 1-bit register for signal <green_fallen_pieces<172>>.
    Found 1-bit register for signal <green_fallen_pieces<171>>.
    Found 1-bit register for signal <green_fallen_pieces<170>>.
    Found 1-bit register for signal <green_fallen_pieces<169>>.
    Found 1-bit register for signal <green_fallen_pieces<168>>.
    Found 1-bit register for signal <green_fallen_pieces<167>>.
    Found 1-bit register for signal <green_fallen_pieces<166>>.
    Found 1-bit register for signal <green_fallen_pieces<165>>.
    Found 1-bit register for signal <green_fallen_pieces<164>>.
    Found 1-bit register for signal <green_fallen_pieces<163>>.
    Found 1-bit register for signal <green_fallen_pieces<162>>.
    Found 1-bit register for signal <green_fallen_pieces<161>>.
    Found 1-bit register for signal <green_fallen_pieces<160>>.
    Found 1-bit register for signal <green_fallen_pieces<159>>.
    Found 1-bit register for signal <green_fallen_pieces<158>>.
    Found 1-bit register for signal <green_fallen_pieces<157>>.
    Found 1-bit register for signal <green_fallen_pieces<156>>.
    Found 1-bit register for signal <green_fallen_pieces<155>>.
    Found 1-bit register for signal <green_fallen_pieces<154>>.
    Found 1-bit register for signal <green_fallen_pieces<153>>.
    Found 1-bit register for signal <green_fallen_pieces<152>>.
    Found 1-bit register for signal <green_fallen_pieces<151>>.
    Found 1-bit register for signal <green_fallen_pieces<150>>.
    Found 1-bit register for signal <green_fallen_pieces<149>>.
    Found 1-bit register for signal <green_fallen_pieces<148>>.
    Found 1-bit register for signal <green_fallen_pieces<147>>.
    Found 1-bit register for signal <green_fallen_pieces<146>>.
    Found 1-bit register for signal <green_fallen_pieces<145>>.
    Found 1-bit register for signal <green_fallen_pieces<144>>.
    Found 1-bit register for signal <green_fallen_pieces<143>>.
    Found 1-bit register for signal <green_fallen_pieces<142>>.
    Found 1-bit register for signal <green_fallen_pieces<141>>.
    Found 1-bit register for signal <green_fallen_pieces<140>>.
    Found 1-bit register for signal <green_fallen_pieces<139>>.
    Found 1-bit register for signal <green_fallen_pieces<138>>.
    Found 1-bit register for signal <green_fallen_pieces<137>>.
    Found 1-bit register for signal <green_fallen_pieces<136>>.
    Found 1-bit register for signal <green_fallen_pieces<135>>.
    Found 1-bit register for signal <green_fallen_pieces<134>>.
    Found 1-bit register for signal <green_fallen_pieces<133>>.
    Found 1-bit register for signal <green_fallen_pieces<132>>.
    Found 1-bit register for signal <green_fallen_pieces<131>>.
    Found 1-bit register for signal <green_fallen_pieces<130>>.
    Found 1-bit register for signal <green_fallen_pieces<129>>.
    Found 1-bit register for signal <green_fallen_pieces<128>>.
    Found 1-bit register for signal <green_fallen_pieces<127>>.
    Found 1-bit register for signal <green_fallen_pieces<126>>.
    Found 1-bit register for signal <green_fallen_pieces<125>>.
    Found 1-bit register for signal <green_fallen_pieces<124>>.
    Found 1-bit register for signal <green_fallen_pieces<123>>.
    Found 1-bit register for signal <green_fallen_pieces<122>>.
    Found 1-bit register for signal <green_fallen_pieces<121>>.
    Found 1-bit register for signal <green_fallen_pieces<120>>.
    Found 1-bit register for signal <green_fallen_pieces<119>>.
    Found 1-bit register for signal <green_fallen_pieces<118>>.
    Found 1-bit register for signal <green_fallen_pieces<117>>.
    Found 1-bit register for signal <green_fallen_pieces<116>>.
    Found 1-bit register for signal <green_fallen_pieces<115>>.
    Found 1-bit register for signal <green_fallen_pieces<114>>.
    Found 1-bit register for signal <green_fallen_pieces<113>>.
    Found 1-bit register for signal <green_fallen_pieces<112>>.
    Found 1-bit register for signal <green_fallen_pieces<111>>.
    Found 1-bit register for signal <green_fallen_pieces<110>>.
    Found 1-bit register for signal <green_fallen_pieces<109>>.
    Found 1-bit register for signal <green_fallen_pieces<108>>.
    Found 1-bit register for signal <green_fallen_pieces<107>>.
    Found 1-bit register for signal <green_fallen_pieces<106>>.
    Found 1-bit register for signal <green_fallen_pieces<105>>.
    Found 1-bit register for signal <green_fallen_pieces<104>>.
    Found 1-bit register for signal <green_fallen_pieces<103>>.
    Found 1-bit register for signal <green_fallen_pieces<102>>.
    Found 1-bit register for signal <green_fallen_pieces<101>>.
    Found 1-bit register for signal <green_fallen_pieces<100>>.
    Found 1-bit register for signal <green_fallen_pieces<99>>.
    Found 1-bit register for signal <green_fallen_pieces<98>>.
    Found 1-bit register for signal <green_fallen_pieces<97>>.
    Found 1-bit register for signal <green_fallen_pieces<96>>.
    Found 1-bit register for signal <green_fallen_pieces<95>>.
    Found 1-bit register for signal <green_fallen_pieces<94>>.
    Found 1-bit register for signal <green_fallen_pieces<93>>.
    Found 1-bit register for signal <green_fallen_pieces<92>>.
    Found 1-bit register for signal <green_fallen_pieces<91>>.
    Found 1-bit register for signal <green_fallen_pieces<90>>.
    Found 1-bit register for signal <green_fallen_pieces<89>>.
    Found 1-bit register for signal <green_fallen_pieces<88>>.
    Found 1-bit register for signal <green_fallen_pieces<87>>.
    Found 1-bit register for signal <green_fallen_pieces<86>>.
    Found 1-bit register for signal <green_fallen_pieces<85>>.
    Found 1-bit register for signal <green_fallen_pieces<84>>.
    Found 1-bit register for signal <green_fallen_pieces<83>>.
    Found 1-bit register for signal <green_fallen_pieces<82>>.
    Found 1-bit register for signal <green_fallen_pieces<81>>.
    Found 1-bit register for signal <green_fallen_pieces<80>>.
    Found 1-bit register for signal <green_fallen_pieces<79>>.
    Found 1-bit register for signal <green_fallen_pieces<78>>.
    Found 1-bit register for signal <green_fallen_pieces<77>>.
    Found 1-bit register for signal <green_fallen_pieces<76>>.
    Found 1-bit register for signal <green_fallen_pieces<75>>.
    Found 1-bit register for signal <green_fallen_pieces<74>>.
    Found 1-bit register for signal <green_fallen_pieces<73>>.
    Found 1-bit register for signal <green_fallen_pieces<72>>.
    Found 1-bit register for signal <green_fallen_pieces<71>>.
    Found 1-bit register for signal <green_fallen_pieces<70>>.
    Found 1-bit register for signal <green_fallen_pieces<69>>.
    Found 1-bit register for signal <green_fallen_pieces<68>>.
    Found 1-bit register for signal <green_fallen_pieces<67>>.
    Found 1-bit register for signal <green_fallen_pieces<66>>.
    Found 1-bit register for signal <green_fallen_pieces<65>>.
    Found 1-bit register for signal <green_fallen_pieces<64>>.
    Found 1-bit register for signal <green_fallen_pieces<63>>.
    Found 1-bit register for signal <green_fallen_pieces<62>>.
    Found 1-bit register for signal <green_fallen_pieces<61>>.
    Found 1-bit register for signal <green_fallen_pieces<60>>.
    Found 1-bit register for signal <green_fallen_pieces<59>>.
    Found 1-bit register for signal <green_fallen_pieces<58>>.
    Found 1-bit register for signal <green_fallen_pieces<57>>.
    Found 1-bit register for signal <green_fallen_pieces<56>>.
    Found 1-bit register for signal <green_fallen_pieces<55>>.
    Found 1-bit register for signal <green_fallen_pieces<54>>.
    Found 1-bit register for signal <green_fallen_pieces<53>>.
    Found 1-bit register for signal <green_fallen_pieces<52>>.
    Found 1-bit register for signal <green_fallen_pieces<51>>.
    Found 1-bit register for signal <green_fallen_pieces<50>>.
    Found 1-bit register for signal <green_fallen_pieces<49>>.
    Found 1-bit register for signal <green_fallen_pieces<48>>.
    Found 1-bit register for signal <green_fallen_pieces<47>>.
    Found 1-bit register for signal <green_fallen_pieces<46>>.
    Found 1-bit register for signal <green_fallen_pieces<45>>.
    Found 1-bit register for signal <green_fallen_pieces<44>>.
    Found 1-bit register for signal <green_fallen_pieces<43>>.
    Found 1-bit register for signal <green_fallen_pieces<42>>.
    Found 1-bit register for signal <green_fallen_pieces<41>>.
    Found 1-bit register for signal <green_fallen_pieces<40>>.
    Found 1-bit register for signal <green_fallen_pieces<39>>.
    Found 1-bit register for signal <green_fallen_pieces<38>>.
    Found 1-bit register for signal <green_fallen_pieces<37>>.
    Found 1-bit register for signal <green_fallen_pieces<36>>.
    Found 1-bit register for signal <green_fallen_pieces<35>>.
    Found 1-bit register for signal <green_fallen_pieces<34>>.
    Found 1-bit register for signal <green_fallen_pieces<33>>.
    Found 1-bit register for signal <green_fallen_pieces<32>>.
    Found 1-bit register for signal <green_fallen_pieces<31>>.
    Found 1-bit register for signal <green_fallen_pieces<30>>.
    Found 1-bit register for signal <green_fallen_pieces<29>>.
    Found 1-bit register for signal <green_fallen_pieces<28>>.
    Found 1-bit register for signal <green_fallen_pieces<27>>.
    Found 1-bit register for signal <green_fallen_pieces<26>>.
    Found 1-bit register for signal <green_fallen_pieces<25>>.
    Found 1-bit register for signal <green_fallen_pieces<24>>.
    Found 1-bit register for signal <green_fallen_pieces<23>>.
    Found 1-bit register for signal <green_fallen_pieces<22>>.
    Found 1-bit register for signal <green_fallen_pieces<21>>.
    Found 1-bit register for signal <green_fallen_pieces<20>>.
    Found 1-bit register for signal <green_fallen_pieces<19>>.
    Found 1-bit register for signal <green_fallen_pieces<18>>.
    Found 1-bit register for signal <green_fallen_pieces<17>>.
    Found 1-bit register for signal <green_fallen_pieces<16>>.
    Found 1-bit register for signal <green_fallen_pieces<15>>.
    Found 1-bit register for signal <green_fallen_pieces<14>>.
    Found 1-bit register for signal <green_fallen_pieces<13>>.
    Found 1-bit register for signal <green_fallen_pieces<12>>.
    Found 1-bit register for signal <green_fallen_pieces<11>>.
    Found 1-bit register for signal <green_fallen_pieces<10>>.
    Found 1-bit register for signal <green_fallen_pieces<9>>.
    Found 1-bit register for signal <green_fallen_pieces<8>>.
    Found 1-bit register for signal <green_fallen_pieces<7>>.
    Found 1-bit register for signal <green_fallen_pieces<6>>.
    Found 1-bit register for signal <green_fallen_pieces<5>>.
    Found 1-bit register for signal <green_fallen_pieces<4>>.
    Found 1-bit register for signal <green_fallen_pieces<3>>.
    Found 1-bit register for signal <green_fallen_pieces<2>>.
    Found 1-bit register for signal <green_fallen_pieces<1>>.
    Found 1-bit register for signal <green_fallen_pieces<0>>.
    Found 1-bit register for signal <blue_fallen_pieces<199>>.
    Found 1-bit register for signal <blue_fallen_pieces<198>>.
    Found 1-bit register for signal <blue_fallen_pieces<197>>.
    Found 1-bit register for signal <blue_fallen_pieces<196>>.
    Found 1-bit register for signal <blue_fallen_pieces<195>>.
    Found 1-bit register for signal <blue_fallen_pieces<194>>.
    Found 1-bit register for signal <blue_fallen_pieces<193>>.
    Found 1-bit register for signal <blue_fallen_pieces<192>>.
    Found 1-bit register for signal <blue_fallen_pieces<191>>.
    Found 1-bit register for signal <blue_fallen_pieces<190>>.
    Found 1-bit register for signal <blue_fallen_pieces<189>>.
    Found 1-bit register for signal <blue_fallen_pieces<188>>.
    Found 1-bit register for signal <blue_fallen_pieces<187>>.
    Found 1-bit register for signal <blue_fallen_pieces<186>>.
    Found 1-bit register for signal <blue_fallen_pieces<185>>.
    Found 1-bit register for signal <blue_fallen_pieces<184>>.
    Found 1-bit register for signal <blue_fallen_pieces<183>>.
    Found 1-bit register for signal <blue_fallen_pieces<182>>.
    Found 1-bit register for signal <blue_fallen_pieces<181>>.
    Found 1-bit register for signal <blue_fallen_pieces<180>>.
    Found 1-bit register for signal <blue_fallen_pieces<179>>.
    Found 1-bit register for signal <blue_fallen_pieces<178>>.
    Found 1-bit register for signal <blue_fallen_pieces<177>>.
    Found 1-bit register for signal <blue_fallen_pieces<176>>.
    Found 1-bit register for signal <blue_fallen_pieces<175>>.
    Found 1-bit register for signal <blue_fallen_pieces<174>>.
    Found 1-bit register for signal <blue_fallen_pieces<173>>.
    Found 1-bit register for signal <blue_fallen_pieces<172>>.
    Found 1-bit register for signal <blue_fallen_pieces<171>>.
    Found 1-bit register for signal <blue_fallen_pieces<170>>.
    Found 1-bit register for signal <blue_fallen_pieces<169>>.
    Found 1-bit register for signal <blue_fallen_pieces<168>>.
    Found 1-bit register for signal <blue_fallen_pieces<167>>.
    Found 1-bit register for signal <blue_fallen_pieces<166>>.
    Found 1-bit register for signal <blue_fallen_pieces<165>>.
    Found 1-bit register for signal <blue_fallen_pieces<164>>.
    Found 1-bit register for signal <blue_fallen_pieces<163>>.
    Found 1-bit register for signal <blue_fallen_pieces<162>>.
    Found 1-bit register for signal <blue_fallen_pieces<161>>.
    Found 1-bit register for signal <blue_fallen_pieces<160>>.
    Found 1-bit register for signal <blue_fallen_pieces<159>>.
    Found 1-bit register for signal <blue_fallen_pieces<158>>.
    Found 1-bit register for signal <blue_fallen_pieces<157>>.
    Found 1-bit register for signal <blue_fallen_pieces<156>>.
    Found 1-bit register for signal <blue_fallen_pieces<155>>.
    Found 1-bit register for signal <blue_fallen_pieces<154>>.
    Found 1-bit register for signal <blue_fallen_pieces<153>>.
    Found 1-bit register for signal <blue_fallen_pieces<152>>.
    Found 1-bit register for signal <blue_fallen_pieces<151>>.
    Found 1-bit register for signal <blue_fallen_pieces<150>>.
    Found 1-bit register for signal <blue_fallen_pieces<149>>.
    Found 1-bit register for signal <blue_fallen_pieces<148>>.
    Found 1-bit register for signal <blue_fallen_pieces<147>>.
    Found 1-bit register for signal <blue_fallen_pieces<146>>.
    Found 1-bit register for signal <blue_fallen_pieces<145>>.
    Found 1-bit register for signal <blue_fallen_pieces<144>>.
    Found 1-bit register for signal <blue_fallen_pieces<143>>.
    Found 1-bit register for signal <blue_fallen_pieces<142>>.
    Found 1-bit register for signal <blue_fallen_pieces<141>>.
    Found 1-bit register for signal <blue_fallen_pieces<140>>.
    Found 1-bit register for signal <blue_fallen_pieces<139>>.
    Found 1-bit register for signal <blue_fallen_pieces<138>>.
    Found 1-bit register for signal <blue_fallen_pieces<137>>.
    Found 1-bit register for signal <blue_fallen_pieces<136>>.
    Found 1-bit register for signal <blue_fallen_pieces<135>>.
    Found 1-bit register for signal <blue_fallen_pieces<134>>.
    Found 1-bit register for signal <blue_fallen_pieces<133>>.
    Found 1-bit register for signal <blue_fallen_pieces<132>>.
    Found 1-bit register for signal <blue_fallen_pieces<131>>.
    Found 1-bit register for signal <blue_fallen_pieces<130>>.
    Found 1-bit register for signal <blue_fallen_pieces<129>>.
    Found 1-bit register for signal <blue_fallen_pieces<128>>.
    Found 1-bit register for signal <blue_fallen_pieces<127>>.
    Found 1-bit register for signal <blue_fallen_pieces<126>>.
    Found 1-bit register for signal <blue_fallen_pieces<125>>.
    Found 1-bit register for signal <blue_fallen_pieces<124>>.
    Found 1-bit register for signal <blue_fallen_pieces<123>>.
    Found 1-bit register for signal <blue_fallen_pieces<122>>.
    Found 1-bit register for signal <blue_fallen_pieces<121>>.
    Found 1-bit register for signal <blue_fallen_pieces<120>>.
    Found 1-bit register for signal <blue_fallen_pieces<119>>.
    Found 1-bit register for signal <blue_fallen_pieces<118>>.
    Found 1-bit register for signal <blue_fallen_pieces<117>>.
    Found 1-bit register for signal <blue_fallen_pieces<116>>.
    Found 1-bit register for signal <blue_fallen_pieces<115>>.
    Found 1-bit register for signal <blue_fallen_pieces<114>>.
    Found 1-bit register for signal <blue_fallen_pieces<113>>.
    Found 1-bit register for signal <blue_fallen_pieces<112>>.
    Found 1-bit register for signal <blue_fallen_pieces<111>>.
    Found 1-bit register for signal <blue_fallen_pieces<110>>.
    Found 1-bit register for signal <blue_fallen_pieces<109>>.
    Found 1-bit register for signal <blue_fallen_pieces<108>>.
    Found 1-bit register for signal <blue_fallen_pieces<107>>.
    Found 1-bit register for signal <blue_fallen_pieces<106>>.
    Found 1-bit register for signal <blue_fallen_pieces<105>>.
    Found 1-bit register for signal <blue_fallen_pieces<104>>.
    Found 1-bit register for signal <blue_fallen_pieces<103>>.
    Found 1-bit register for signal <blue_fallen_pieces<102>>.
    Found 1-bit register for signal <blue_fallen_pieces<101>>.
    Found 1-bit register for signal <blue_fallen_pieces<100>>.
    Found 1-bit register for signal <blue_fallen_pieces<99>>.
    Found 1-bit register for signal <blue_fallen_pieces<98>>.
    Found 1-bit register for signal <blue_fallen_pieces<97>>.
    Found 1-bit register for signal <blue_fallen_pieces<96>>.
    Found 1-bit register for signal <blue_fallen_pieces<95>>.
    Found 1-bit register for signal <blue_fallen_pieces<94>>.
    Found 1-bit register for signal <blue_fallen_pieces<93>>.
    Found 1-bit register for signal <blue_fallen_pieces<92>>.
    Found 1-bit register for signal <blue_fallen_pieces<91>>.
    Found 1-bit register for signal <blue_fallen_pieces<90>>.
    Found 1-bit register for signal <blue_fallen_pieces<89>>.
    Found 1-bit register for signal <blue_fallen_pieces<88>>.
    Found 1-bit register for signal <blue_fallen_pieces<87>>.
    Found 1-bit register for signal <blue_fallen_pieces<86>>.
    Found 1-bit register for signal <blue_fallen_pieces<85>>.
    Found 1-bit register for signal <blue_fallen_pieces<84>>.
    Found 1-bit register for signal <blue_fallen_pieces<83>>.
    Found 1-bit register for signal <blue_fallen_pieces<82>>.
    Found 1-bit register for signal <blue_fallen_pieces<81>>.
    Found 1-bit register for signal <blue_fallen_pieces<80>>.
    Found 1-bit register for signal <blue_fallen_pieces<79>>.
    Found 1-bit register for signal <blue_fallen_pieces<78>>.
    Found 1-bit register for signal <blue_fallen_pieces<77>>.
    Found 1-bit register for signal <blue_fallen_pieces<76>>.
    Found 1-bit register for signal <blue_fallen_pieces<75>>.
    Found 1-bit register for signal <blue_fallen_pieces<74>>.
    Found 1-bit register for signal <blue_fallen_pieces<73>>.
    Found 1-bit register for signal <blue_fallen_pieces<72>>.
    Found 1-bit register for signal <blue_fallen_pieces<71>>.
    Found 1-bit register for signal <blue_fallen_pieces<70>>.
    Found 1-bit register for signal <blue_fallen_pieces<69>>.
    Found 1-bit register for signal <blue_fallen_pieces<68>>.
    Found 1-bit register for signal <blue_fallen_pieces<67>>.
    Found 1-bit register for signal <blue_fallen_pieces<66>>.
    Found 1-bit register for signal <blue_fallen_pieces<65>>.
    Found 1-bit register for signal <blue_fallen_pieces<64>>.
    Found 1-bit register for signal <blue_fallen_pieces<63>>.
    Found 1-bit register for signal <blue_fallen_pieces<62>>.
    Found 1-bit register for signal <blue_fallen_pieces<61>>.
    Found 1-bit register for signal <blue_fallen_pieces<60>>.
    Found 1-bit register for signal <blue_fallen_pieces<59>>.
    Found 1-bit register for signal <blue_fallen_pieces<58>>.
    Found 1-bit register for signal <blue_fallen_pieces<57>>.
    Found 1-bit register for signal <blue_fallen_pieces<56>>.
    Found 1-bit register for signal <blue_fallen_pieces<55>>.
    Found 1-bit register for signal <blue_fallen_pieces<54>>.
    Found 1-bit register for signal <blue_fallen_pieces<53>>.
    Found 1-bit register for signal <blue_fallen_pieces<52>>.
    Found 1-bit register for signal <blue_fallen_pieces<51>>.
    Found 1-bit register for signal <blue_fallen_pieces<50>>.
    Found 1-bit register for signal <blue_fallen_pieces<49>>.
    Found 1-bit register for signal <blue_fallen_pieces<48>>.
    Found 1-bit register for signal <blue_fallen_pieces<47>>.
    Found 1-bit register for signal <blue_fallen_pieces<46>>.
    Found 1-bit register for signal <blue_fallen_pieces<45>>.
    Found 1-bit register for signal <blue_fallen_pieces<44>>.
    Found 1-bit register for signal <blue_fallen_pieces<43>>.
    Found 1-bit register for signal <blue_fallen_pieces<42>>.
    Found 1-bit register for signal <blue_fallen_pieces<41>>.
    Found 1-bit register for signal <blue_fallen_pieces<40>>.
    Found 1-bit register for signal <blue_fallen_pieces<39>>.
    Found 1-bit register for signal <blue_fallen_pieces<38>>.
    Found 1-bit register for signal <blue_fallen_pieces<37>>.
    Found 1-bit register for signal <blue_fallen_pieces<36>>.
    Found 1-bit register for signal <blue_fallen_pieces<35>>.
    Found 1-bit register for signal <blue_fallen_pieces<34>>.
    Found 1-bit register for signal <blue_fallen_pieces<33>>.
    Found 1-bit register for signal <blue_fallen_pieces<32>>.
    Found 1-bit register for signal <blue_fallen_pieces<31>>.
    Found 1-bit register for signal <blue_fallen_pieces<30>>.
    Found 1-bit register for signal <blue_fallen_pieces<29>>.
    Found 1-bit register for signal <blue_fallen_pieces<28>>.
    Found 1-bit register for signal <blue_fallen_pieces<27>>.
    Found 1-bit register for signal <blue_fallen_pieces<26>>.
    Found 1-bit register for signal <blue_fallen_pieces<25>>.
    Found 1-bit register for signal <blue_fallen_pieces<24>>.
    Found 1-bit register for signal <blue_fallen_pieces<23>>.
    Found 1-bit register for signal <blue_fallen_pieces<22>>.
    Found 1-bit register for signal <blue_fallen_pieces<21>>.
    Found 1-bit register for signal <blue_fallen_pieces<20>>.
    Found 1-bit register for signal <blue_fallen_pieces<19>>.
    Found 1-bit register for signal <blue_fallen_pieces<18>>.
    Found 1-bit register for signal <blue_fallen_pieces<17>>.
    Found 1-bit register for signal <blue_fallen_pieces<16>>.
    Found 1-bit register for signal <blue_fallen_pieces<15>>.
    Found 1-bit register for signal <blue_fallen_pieces<14>>.
    Found 1-bit register for signal <blue_fallen_pieces<13>>.
    Found 1-bit register for signal <blue_fallen_pieces<12>>.
    Found 1-bit register for signal <blue_fallen_pieces<11>>.
    Found 1-bit register for signal <blue_fallen_pieces<10>>.
    Found 1-bit register for signal <blue_fallen_pieces<9>>.
    Found 1-bit register for signal <blue_fallen_pieces<8>>.
    Found 1-bit register for signal <blue_fallen_pieces<7>>.
    Found 1-bit register for signal <blue_fallen_pieces<6>>.
    Found 1-bit register for signal <blue_fallen_pieces<5>>.
    Found 1-bit register for signal <blue_fallen_pieces<4>>.
    Found 1-bit register for signal <blue_fallen_pieces<3>>.
    Found 1-bit register for signal <blue_fallen_pieces<2>>.
    Found 1-bit register for signal <blue_fallen_pieces<1>>.
    Found 1-bit register for signal <blue_fallen_pieces<0>>.
    Found 8-bit register for signal <LED>.
    Found 4-bit register for signal <digit0_2>.
    Found 4-bit register for signal <digit1_2>.
    Found 4-bit register for signal <digit2_2>.
    Found 3-bit register for signal <mode>.
    Found 8-bit register for signal <MN>.
    Found 3-bit register for signal <next_piece>.
    Found 3-bit register for signal <vga_rgb>.
    Found 4-bit register for signal <common>.
    Found finite state machine <FSM_0> for signal <mode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | osc (rising_edge)                              |
    | Reset              | sw_reset (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <next_y[9]_GND_1_o_sub_2971_OUT> created at line 521.
    Found 10-bit subtractor for signal <next_x[9]_GND_1_o_sub_2974_OUT> created at line 521.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_3245_OUT> created at line 605.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_3253_OUT> created at line 608.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_3261_OUT> created at line 611.
    Found 17-bit adder for signal <n19281[16:0]> created at line 399.
    Found 4-bit adder for signal <digit0_2[3]_GND_1_o_add_30_OUT> created at line 436.
    Found 4-bit adder for signal <digit1_2[3]_GND_1_o_add_32_OUT> created at line 442.
    Found 4-bit adder for signal <digit2_2[3]_GND_1_o_add_33_OUT> created at line 446.
    Found 5-bit adder for signal <cur_pos_y[4]_GND_1_o_add_322_OUT> created at line 353.
    Found 5-bit adder for signal <cur_pos_y[4]_GND_1_o_add_324_OUT> created at line 354.
    Found 4-bit adder for signal <cur_pos_x[3]_GND_1_o_add_1162_OUT> created at line 285.
    Found 4-bit adder for signal <cur_pos_x[3]_GND_1_o_add_1164_OUT> created at line 286.
    Found 4-bit adder for signal <cur_pos_x[3]_GND_1_o_add_1166_OUT> created at line 295.
    Found 5-bit adder for signal <cur_pos_y[4]_GND_1_o_add_1168_OUT> created at line 296.
    Found 2-bit adder for signal <cur_rot[1]_GND_1_o_add_1170_OUT> created at line 298.
    Found 10-bit adder for signal <n17469> created at line 521.
    Found 9-bit adder for signal <n19310[8:0]> created at line 528.
    Found 10-bit adder for signal <n19227> created at line 528.
    Found 10-bit adder for signal <n19315> created at line 528.
    Found 10-bit adder for signal <GND_1_o_GND_1_o_add_3009_OUT> created at line 528.
    Found 9-bit adder for signal <n19318[8:0]> created at line 530.
    Found 10-bit adder for signal <n19230> created at line 530.
    Found 10-bit adder for signal <n19323> created at line 530.
    Found 10-bit adder for signal <GND_1_o_GND_1_o_add_3028_OUT> created at line 530.
    Found 9-bit adder for signal <n19326[8:0]> created at line 532.
    Found 10-bit adder for signal <n19233> created at line 532.
    Found 10-bit adder for signal <n19331> created at line 532.
    Found 10-bit adder for signal <GND_1_o_GND_1_o_add_3047_OUT> created at line 532.
    Found 9-bit adder for signal <n19334[8:0]> created at line 534.
    Found 10-bit adder for signal <n19236> created at line 534.
    Found 10-bit adder for signal <n19339> created at line 534.
    Found 10-bit adder for signal <GND_1_o_GND_1_o_add_3066_OUT> created at line 534.
    Found 9-bit adder for signal <n19342[8:0]> created at line 540.
    Found 10-bit adder for signal <n19241> created at line 540.
    Found 11-bit adder for signal <n19242> created at line 540.
    Found 12-bit adder for signal <n19246> created at line 540.
    Found 9-bit adder for signal <n19350[8:0]> created at line 542.
    Found 10-bit adder for signal <n19250> created at line 542.
    Found 11-bit adder for signal <n19251> created at line 542.
    Found 12-bit adder for signal <n19255> created at line 542.
    Found 9-bit adder for signal <n19358[8:0]> created at line 544.
    Found 10-bit adder for signal <n19259> created at line 544.
    Found 11-bit adder for signal <n19260> created at line 544.
    Found 12-bit adder for signal <n19264> created at line 544.
    Found 9-bit adder for signal <n19366[8:0]> created at line 546.
    Found 10-bit adder for signal <n19268> created at line 546.
    Found 11-bit adder for signal <n19269> created at line 546.
    Found 12-bit adder for signal <n19273> created at line 546.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1161_OUT<3:0>> created at line 277.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_3246_OUT<2:0>> created at line 605.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_3254_OUT<2:0>> created at line 608.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_3262_OUT<2:0>> created at line 611.
    Found 10x4-bit multiplier for signal <n17466> created at line 521.
    Found 4x4-bit multiplier for signal <cur_blk_1[7]_PWR_1_o_MuLt_2994_OUT> created at line 528.
    Found 8x4-bit multiplier for signal <n17475> created at line 528.
    Found 4x4-bit multiplier for signal <cur_blk_2[7]_PWR_1_o_MuLt_3013_OUT> created at line 530.
    Found 8x4-bit multiplier for signal <n17484> created at line 530.
    Found 4x4-bit multiplier for signal <cur_blk_3[7]_PWR_1_o_MuLt_3032_OUT> created at line 532.
    Found 8x4-bit multiplier for signal <n17493> created at line 532.
    Found 4x4-bit multiplier for signal <cur_blk_4[7]_PWR_1_o_MuLt_3051_OUT> created at line 534.
    Found 8x4-bit multiplier for signal <n17502> created at line 534.
    Found 2x4-bit multiplier for signal <next_blk_1[1]_PWR_1_o_MuLt_3074_OUT> created at line 540.
    Found 6x4-bit multiplier for signal <next_blk_1[7]_PWR_1_o_MuLt_3081_OUT> created at line 540.
    Found 2x4-bit multiplier for signal <next_blk_2[1]_PWR_1_o_MuLt_3089_OUT> created at line 542.
    Found 6x4-bit multiplier for signal <next_blk_2[7]_PWR_1_o_MuLt_3096_OUT> created at line 542.
    Found 2x4-bit multiplier for signal <next_blk_3[1]_PWR_1_o_MuLt_3104_OUT> created at line 544.
    Found 6x4-bit multiplier for signal <next_blk_3[7]_PWR_1_o_MuLt_3111_OUT> created at line 544.
    Found 2x4-bit multiplier for signal <next_blk_4[1]_PWR_1_o_MuLt_3119_OUT> created at line 546.
    Found 6x4-bit multiplier for signal <next_blk_4[7]_PWR_1_o_MuLt_3126_OUT> created at line 546.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <fallen_pieces>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 1-bit 200-to-1 multiplexer for signal <test_blk_1[7]_X_1_o_Mux_4_o> created at line 263.
    Found 1-bit 200-to-1 multiplexer for signal <test_blk_2[7]_X_1_o_Mux_5_o> created at line 264.
    Found 1-bit 200-to-1 multiplexer for signal <test_blk_3[7]_X_1_o_Mux_6_o> created at line 265.
    Found 1-bit 200-to-1 multiplexer for signal <test_blk_4[7]_X_1_o_Mux_7_o> created at line 266.
    Found 1-bit 200-to-1 multiplexer for signal <cur_blk_1[7]_X_1_o_Mux_9_o> created at line 263.
    Found 1-bit 200-to-1 multiplexer for signal <cur_blk_2[7]_X_1_o_Mux_10_o> created at line 264.
    Found 1-bit 200-to-1 multiplexer for signal <cur_blk_3[7]_X_1_o_Mux_11_o> created at line 265.
    Found 1-bit 200-to-1 multiplexer for signal <cur_blk_4[7]_X_1_o_Mux_12_o> created at line 266.
    Found 1-bit 200-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_2970_o> created at line 519.
    Found 1-bit 8-to-1 multiplexer for signal <GND_1_o_pixels0_2[7]_Mux_3246_o> created at line 605.
    Found 1-bit 8-to-1 multiplexer for signal <GND_1_o_pixels1_2[7]_Mux_3254_o> created at line 608.
    Found 1-bit 8-to-1 multiplexer for signal <GND_1_o_pixels2_2[7]_Mux_3262_o> created at line 611.
    Found 3-bit 200-to-1 multiplexer for signal <n19237> created at line 527.
    Found 16-bit comparator greater for signal <n0022> created at line 386
    Found 16-bit comparator lessequal for signal <n0024> created at line 389
    Found 16-bit comparator lessequal for signal <n0026> created at line 392
    Found 5-bit comparator greater for signal <cur_pos_y[4]_PWR_1_o_LessThan_324_o> created at line 353
    Found 4-bit comparator greater for signal <GND_1_o_cur_pos_x[3]_LessThan_1160_o> created at line 276
    Found 4-bit comparator greater for signal <cur_pos_x[3]_PWR_1_o_LessThan_1164_o> created at line 285
    Found 4-bit comparator lessequal for signal <n11036> created at line 295
    Found 5-bit comparator lessequal for signal <n11039> created at line 296
    Found 10-bit comparator lessequal for signal <n15179> created at line 508
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_2945_o> created at line 508
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_2946_o> created at line 508
    Found 10-bit comparator greater for signal <n15185> created at line 509
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_2948_o> created at line 509
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_2951_o> created at line 510
    Found 10-bit comparator lessequal for signal <n15193> created at line 510
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_2953_o> created at line 510
    Found 10-bit comparator greater for signal <n15199> created at line 511
    Found 10-bit comparator lessequal for signal <n15230> created at line 528
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0188_LessThan_3002_o> created at line 528
    Found 10-bit comparator lessequal for signal <n15237> created at line 528
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3011_o> created at line 528
    Found 10-bit comparator lessequal for signal <n15246> created at line 530
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0194_LessThan_3021_o> created at line 530
    Found 10-bit comparator lessequal for signal <n15253> created at line 530
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3030_o> created at line 530
    Found 10-bit comparator lessequal for signal <n15262> created at line 532
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0200_LessThan_3040_o> created at line 532
    Found 10-bit comparator lessequal for signal <n15269> created at line 532
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3049_o> created at line 532
    Found 10-bit comparator lessequal for signal <n15278> created at line 534
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0206_LessThan_3059_o> created at line 534
    Found 10-bit comparator lessequal for signal <n15285> created at line 534
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3068_o> created at line 534
    Found 10-bit comparator lessequal for signal <n15297> created at line 540
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0212_LessThan_3081_o> created at line 540
    Found 11-bit comparator lessequal for signal <n15304> created at line 540
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0215_LessThan_3088_o> created at line 540
    Found 10-bit comparator lessequal for signal <n15313> created at line 542
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0218_LessThan_3096_o> created at line 542
    Found 11-bit comparator lessequal for signal <n15320> created at line 542
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0221_LessThan_3103_o> created at line 542
    Found 10-bit comparator lessequal for signal <n15329> created at line 544
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0224_LessThan_3111_o> created at line 544
    Found 11-bit comparator lessequal for signal <n15336> created at line 544
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0227_LessThan_3118_o> created at line 544
    Found 10-bit comparator lessequal for signal <n15345> created at line 546
    Found 10-bit comparator greater for signal <next_x[9]_BUS_0230_LessThan_3126_o> created at line 546
    Found 11-bit comparator lessequal for signal <n15352> created at line 546
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0233_LessThan_3133_o> created at line 546
    Found 10-bit comparator lessequal for signal <n15360> created at line 552
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3137_o> created at line 552
    Found 10-bit comparator lessequal for signal <n15364> created at line 552
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3139_o> created at line 552
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3142_o> created at line 554
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3144_o> created at line 554
    Found 10-bit comparator lessequal for signal <n15378> created at line 556
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3147_o> created at line 556
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3152_o> created at line 558
    Found 10-bit comparator lessequal for signal <n15389> created at line 558
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3157_o> created at line 560
    Found 10-bit comparator lessequal for signal <n15401> created at line 564
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3164_o> created at line 564
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3169_o> created at line 566
    Found 10-bit comparator lessequal for signal <n15415> created at line 572
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3179_o> created at line 572
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3184_o> created at line 574
    Found 10-bit comparator lessequal for signal <n15425> created at line 576
    Found 10-bit comparator lessequal for signal <n15433> created at line 582
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3199_o> created at line 582
    Found 10-bit comparator greater for signal <n15439> created at line 584
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3202_o> created at line 584
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3209_o> created at line 586
    Found 10-bit comparator lessequal for signal <n15452> created at line 588
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3214_o> created at line 588
    Found 10-bit comparator lessequal for signal <n15464> created at line 594
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3224_o> created at line 594
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3234_o> created at line 598
    Found 10-bit comparator lessequal for signal <n15480> created at line 605
    Found 10-bit comparator lessequal for signal <n15482> created at line 605
    Found 10-bit comparator greater for signal <next_y[9]_GND_1_o_LessThan_3243_o> created at line 605
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3244_o> created at line 605
    Found 10-bit comparator lessequal for signal <n15494> created at line 608
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3252_o> created at line 608
    Found 10-bit comparator greater for signal <next_x[9]_GND_1_o_LessThan_3260_o> created at line 611
    Summary:
	inferred  17 Multiplier(s).
	inferred  52 Adder/Subtractor(s).
	inferred 875 D-type flip-flop(s).
	inferred  84 Comparator(s).
	inferred 17347 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Tetris> synthesized.

Synthesizing Unit <vga_driver>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\vga_driver.v".
        H_ACTIVE = 10'b0111111011
        H_FRONT = 10'b0000001100
        H_PULSE = 10'b0001001011
        H_BACK = 10'b0000100010
        V_ACTIVE = 10'b0111011111
        V_FRONT = 10'b0000001001
        V_PULSE = 10'b0000000001
        V_BACK = 10'b0000100000
        H_ACTIVE_STATE = 2'b00
        H_FRONT_STATE = 2'b01
        H_PULSE_STATE = 2'b10
        H_BACK_STATE = 2'b11
        V_ACTIVE_STATE = 2'b00
        V_FRONT_STATE = 2'b01
        V_PULSE_STATE = 2'b10
        V_BACK_STATE = 2'b11
        LOW = 1'b0
        HIGH = 1'b1
    Found 10-bit register for signal <v_counter>.
    Found 2-bit register for signal <h_state>.
    Found 2-bit register for signal <v_state>.
    Found 1-bit register for signal <line_done>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit register for signal <h_counter>.
    Found finite state machine <FSM_1> for signal <h_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <v_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <h_counter[9]_GND_2_o_add_3_OUT> created at line 66.
    Found 10-bit adder for signal <v_counter[9]_GND_2_o_add_36_OUT> created at line 89.
    Found 10-bit 4-to-1 multiplexer for signal <h_counter[9]_h_counter[9]_mux_32_OUT> created at line 81.
    Found 10-bit 4-to-1 multiplexer for signal <_n0151> created at line 103.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <vga_driver> synthesized.

Synthesizing Unit <game_clock>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\game_clk.v".
WARNING:Xst:647 - Input <score> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <game_clk>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_3_o_add_2_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <game_clock> synthesized.

Synthesizing Unit <randomizer>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\randomizer.v".
    Found 3-bit register for signal <random>.
    Found 3-bit register for signal <rand>.
    Found 3-bit adder for signal <rand[2]_GND_4_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <randomizer> synthesized.

Synthesizing Unit <calc_cur_blk>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_cur_blk.v".
    Found 6-bit adder for signal <n0123> created at line 62.
    Found 10-bit adder for signal <n0075> created at line 62.
    Found 10-bit adder for signal <n0076> created at line 70.
    Found 10-bit adder for signal <n0088> created at line 126.
    Found 8-bit adder for signal <pos_y[4]_GND_5_o_add_255_OUT> created at line 200.
    Found 10-bit adder for signal <n0144> created at line 216.
    Found 10-bit adder for signal <n0106> created at line 216.
    Found 6-bit adder for signal <n0132> created at line 218.
    Found 11-bit adder for signal <n0161> created at line 218.
    Found 11-bit adder for signal <n0110> created at line 218.
    Found 6-bit adder for signal <n0135> created at line 224.
    Found 11-bit adder for signal <n0168> created at line 224.
    Found 11-bit adder for signal <n0114> created at line 225.
    Found 11-bit adder for signal <n0115> created at line 226.
    Found 6x4-bit multiplier for signal <n0141> created at line 62.
    Found 5x4-bit multiplier for signal <pos_y[4]_block_wide[3]_MuLt_277_OUT> created at line 216.
    Found 6x4-bit multiplier for signal <BUS_0163_block_wide[3]_MuLt_285_OUT> created at line 218.
    Found 6x4-bit multiplier for signal <BUS_0167_block_wide[3]_MuLt_291_OUT> created at line 224.
    Found 8x3-bit Read Only RAM for signal <blk_color>
    Found 8-bit 3-to-1 multiplexer for signal <rot[1]_BUS_0066_wide_mux_125_OUT> created at line 86.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0069_wide_mux_126_OUT> created at line 86.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0071_wide_mux_127_OUT> created at line 86.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0136_wide_mux_249_OUT> created at line 160.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0138_wide_mux_250_OUT> created at line 160.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0141_wide_mux_251_OUT> created at line 160.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0167_wide_mux_304_OUT> created at line 198.
    Found 8-bit 3-to-1 multiplexer for signal <rot[1]_BUS_0170_wide_mux_305_OUT> created at line 198.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0173_wide_mux_306_OUT> created at line 198.
    Found 8-bit 4-to-1 multiplexer for signal <rot[1]_BUS_0175_wide_mux_307_OUT> created at line 198.
    Found 8-bit 7-to-1 multiplexer for signal <blk_1> created at line 37.
    Found 8-bit 7-to-1 multiplexer for signal <blk_2> created at line 37.
    Found 8-bit 7-to-1 multiplexer for signal <blk_3> created at line 37.
    Found 8-bit 7-to-1 multiplexer for signal <blk_4> created at line 37.
    Found 3-bit 5-to-1 multiplexer for signal <width> created at line 37.
    Found 3-bit 5-to-1 multiplexer for signal <height> created at line 37.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred  31 Multiplexer(s).
Unit <calc_cur_blk> synthesized.

Synthesizing Unit <chars>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\chars.v".
    Found 128x8-bit Read Only RAM for signal <pixels>
    Summary:
	inferred   1 RAM(s).
Unit <chars> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\debounce.v".
    Found 1-bit register for signal <debounced>.
    Found 1-bit register for signal <debounced_prev>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_9_o_add_2_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <calc_test_pos_rot>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\calc_test_pos_rot.v".
    Found 4-bit adder for signal <cur_pos_x[3]_GND_10_o_add_3_OUT> created at line 47.
    Found 2-bit adder for signal <cur_rot[1]_GND_10_o_add_4_OUT> created at line 53.
    Found 5-bit adder for signal <cur_pos_y[4]_GND_10_o_add_5_OUT> created at line 56.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_3_OUT<3:0>> created at line 43.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
Unit <calc_test_pos_rot> synthesized.

Synthesizing Unit <BCD2SEVENSEGMENT>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\BCD2SEVENSEGMENT.v".
WARNING:Xst:737 - Found 1-bit latch for signal <seg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <seg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
Unit <BCD2SEVENSEGMENT> synthesized.

Synthesizing Unit <shift_register>.
    Related source file is "C:\Users\Ponda\Downloads\TETRISS\Tetris_V2\shift_register.v".
    Found 1-bit register for signal <game_clk>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_19_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shift_register> synthesized.

Synthesizing Unit <div_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <n0333> created at line 0.
    Found 14-bit adder for signal <GND_20_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0337> created at line 0.
    Found 13-bit adder for signal <GND_20_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0341> created at line 0.
    Found 12-bit adder for signal <GND_20_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0345> created at line 0.
    Found 11-bit adder for signal <GND_20_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0349> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <n0353> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_20_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0357> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_20_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <n0361> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_20_o_add_15_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0365> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_20_o_add_17_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0369> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_20_o_add_19_OUT[9:0]> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <div_10u_4u> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_22_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_22_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_22_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_22_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_22_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_22_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_22_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0273> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_22_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_24_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_24_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_24_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_24_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_24_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x8-bit single-port Read Only RAM                   : 3
 8x3-bit single-port Read Only RAM                     : 3
# Multipliers                                          : 29
 10x4-bit multiplier                                   : 1
 4x2-bit multiplier                                    : 4
 4x4-bit multiplier                                    : 4
 5x4-bit multiplier                                    : 3
 6x4-bit multiplier                                    : 13
 8x4-bit multiplier                                    : 4
# Adders/Subtractors                                   : 283
 10-bit adder                                          : 74
 10-bit subtractor                                     : 2
 11-bit adder                                          : 39
 11-bit subtractor                                     : 3
 12-bit adder                                          : 24
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 16-bit adder                                          : 5
 17-bit adder                                          : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 3
 32-bit adder                                          : 2
 4-bit adder                                           : 5
 4-bit addsub                                          : 2
 5-bit adder                                           : 4
 6-bit adder                                           : 9
 8-bit adder                                           : 75
 9-bit adder                                           : 24
# Registers                                            : 280
 1-bit register                                        : 45
 10-bit register                                       : 22
 16-bit register                                       : 6
 2-bit register                                        : 1
 3-bit register                                        : 195
 32-bit register                                       : 2
 4-bit register                                        : 5
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 28
 1-bit latch                                           : 28
# Comparators                                          : 178
 10-bit comparator greater                             : 41
 10-bit comparator lessequal                           : 49
 11-bit comparator lessequal                           : 14
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 10
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 40
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 18049
 1-bit 2-to-1 multiplexer                              : 16127
 1-bit 200-to-1 multiplexer                            : 9
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 16
 10-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 36
 3-bit 200-to-1 multiplexer                            : 1
 3-bit 5-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1602
 4-bit 2-to-1 multiplexer                              : 119
 5-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 67
 8-bit 3-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 24
 8-bit 7-to-1 multiplexer                              : 12
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <bcd2sevensegment4> is equivalent to the following 5 FFs/Latches, which will be removed : <seg_4> <seg_3> <seg_2> <seg_1> <seg_0> 
WARNING:Xst:1710 - FF/Latch <seg_5> (without init value) has a constant value of 1 in block <bcd2sevensegment4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <seg_6> (without init value) has a constant value of 0 in block <bcd2sevensegment4>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Tetris>.
The following registers are absorbed into counter <cur_pos_y>: 1 register on signal <cur_pos_y>.
The following registers are absorbed into counter <digit0_2>: 1 register on signal <digit0_2>.
The following registers are absorbed into counter <counter_400hz>: 1 register on signal <counter_400hz>.
	Multiplier <Mmult_n17466> in block <Tetris> and adder/subtractor <Madd_n17469_Madd> in block <Tetris> are combined into a MAC<Maddsub_n17466>.
	Multiplier <Mmult_cur_blk_1[7]_PWR_1_o_MuLt_2994_OUT> in block <Tetris> and adder/subtractor <Madd_n19310[8:0]> in block <Tetris> are combined into a MAC<Maddsub_cur_blk_1[7]_PWR_1_o_MuLt_2994_OUT>.
	Multiplier <Mmult_n17475> in block <Tetris> and adder/subtractor <Madd_n19315> in block <Tetris> are combined into a MAC<Maddsub_n17475>.
	Multiplier <Mmult_cur_blk_2[7]_PWR_1_o_MuLt_3013_OUT> in block <Tetris> and adder/subtractor <Madd_n19318[8:0]> in block <Tetris> are combined into a MAC<Maddsub_cur_blk_2[7]_PWR_1_o_MuLt_3013_OUT>.
	Multiplier <Mmult_n17484> in block <Tetris> and adder/subtractor <Madd_n19323> in block <Tetris> are combined into a MAC<Maddsub_n17484>.
	Multiplier <Mmult_cur_blk_3[7]_PWR_1_o_MuLt_3032_OUT> in block <Tetris> and adder/subtractor <Madd_n19326[8:0]> in block <Tetris> are combined into a MAC<Maddsub_cur_blk_3[7]_PWR_1_o_MuLt_3032_OUT>.
	Multiplier <Mmult_n17493> in block <Tetris> and adder/subtractor <Madd_n19331> in block <Tetris> are combined into a MAC<Maddsub_n17493>.
	Multiplier <Mmult_cur_blk_4[7]_PWR_1_o_MuLt_3051_OUT> in block <Tetris> and adder/subtractor <Madd_n19334[8:0]> in block <Tetris> are combined into a MAC<Maddsub_cur_blk_4[7]_PWR_1_o_MuLt_3051_OUT>.
	Multiplier <Mmult_n17502> in block <Tetris> and adder/subtractor <Madd_n19339> in block <Tetris> are combined into a MAC<Maddsub_n17502>.
	Multiplier <Mmult_next_blk_1[1]_PWR_1_o_MuLt_3074_OUT> in block <Tetris> and adder/subtractor <Madd_n19342[8:0]> in block <Tetris> are combined into a MAC<Maddsub_next_blk_1[1]_PWR_1_o_MuLt_3074_OUT>.
	Multiplier <Mmult_next_blk_1[7]_PWR_1_o_MuLt_3081_OUT> in block <Tetris> and adder/subtractor <Madd_n19242> in block <Tetris> are combined into a MAC<Maddsub_next_blk_1[7]_PWR_1_o_MuLt_3081_OUT>.
	Multiplier <Mmult_next_blk_2[1]_PWR_1_o_MuLt_3089_OUT> in block <Tetris> and adder/subtractor <Madd_n19350[8:0]> in block <Tetris> are combined into a MAC<Maddsub_next_blk_2[1]_PWR_1_o_MuLt_3089_OUT>.
	Multiplier <Mmult_next_blk_3[1]_PWR_1_o_MuLt_3104_OUT> in block <Tetris> and adder/subtractor <Madd_n19358[8:0]> in block <Tetris> are combined into a MAC<Maddsub_next_blk_3[1]_PWR_1_o_MuLt_3104_OUT>.
	Multiplier <Mmult_next_blk_2[7]_PWR_1_o_MuLt_3096_OUT> in block <Tetris> and adder/subtractor <Madd_n19251> in block <Tetris> are combined into a MAC<Maddsub_next_blk_2[7]_PWR_1_o_MuLt_3096_OUT>.
	Multiplier <Mmult_next_blk_3[7]_PWR_1_o_MuLt_3111_OUT> in block <Tetris> and adder/subtractor <Madd_n19260> in block <Tetris> are combined into a MAC<Maddsub_next_blk_3[7]_PWR_1_o_MuLt_3111_OUT>.
	Multiplier <Mmult_next_blk_4[1]_PWR_1_o_MuLt_3119_OUT> in block <Tetris> and adder/subtractor <Madd_n19366[8:0]> in block <Tetris> are combined into a MAC<Maddsub_next_blk_4[1]_PWR_1_o_MuLt_3119_OUT>.
	Multiplier <Mmult_next_blk_4[7]_PWR_1_o_MuLt_3126_OUT> in block <Tetris> and adder/subtractor <Madd_n19269> in block <Tetris> are combined into a MAC<Maddsub_next_blk_4[7]_PWR_1_o_MuLt_3126_OUT>.
Unit <Tetris> synthesized (advanced).

Synthesizing (advanced) Unit <calc_cur_blk>.
	Multiplier <Mmult_n0141> in block <calc_cur_blk> and adder/subtractor <Madd_n0075_Madd> in block <calc_cur_blk> are combined into a MAC<Maddsub_n0141>.
	Multiplier <Mmult_BUS_0163_block_wide[3]_MuLt_285_OUT> in block <calc_cur_blk> and adder/subtractor <Madd_n0161_Madd> in block <calc_cur_blk> are combined into a MAC<Maddsub_BUS_0163_block_wide[3]_MuLt_285_OUT>.
	Multiplier <Mmult_BUS_0167_block_wide[3]_MuLt_291_OUT> in block <calc_cur_blk> and adder/subtractor <Madd_n0168_Madd> in block <calc_cur_blk> are combined into a MAC<Maddsub_BUS_0167_block_wide[3]_MuLt_291_OUT>.
	Adder/Subtractor <Madd_n0123> in block <calc_cur_blk> and  <Maddsub_n0141> in block <calc_cur_blk> are combined into a MAC with pre-adder <Maddsub_n01411>.
	Adder/Subtractor <Madd_n0132> in block <calc_cur_blk> and  <Maddsub_BUS_0163_block_wide[3]_MuLt_285_OUT> in block <calc_cur_blk> are combined into a MAC with pre-adder <Maddsub_BUS_0163_block_wide[3]_MuLt_285_OUT1>.
	Adder/Subtractor <Madd_n0135> in block <calc_cur_blk> and  <Maddsub_BUS_0167_block_wide[3]_MuLt_291_OUT> in block <calc_cur_blk> are combined into a MAC with pre-adder <Maddsub_BUS_0167_block_wide[3]_MuLt_291_OUT1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_blk_color> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <piece>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <blk_color>     |          |
    -----------------------------------------------------------------------
Unit <calc_cur_blk> synthesized (advanced).

Synthesizing (advanced) Unit <chars>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pixels> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(char,rownum)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixels>        |          |
    -----------------------------------------------------------------------
Unit <chars> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <game_clock>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <game_clock> synthesized (advanced).

Synthesizing (advanced) Unit <randomizer>.
The following registers are absorbed into counter <rand>: 1 register on signal <rand>.
Unit <randomizer> synthesized (advanced).

Synthesizing (advanced) Unit <shift_register>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <shift_register> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 128x8-bit single-port distributed Read Only RAM       : 3
 8x3-bit single-port distributed Read Only RAM         : 3
# MACs                                                 : 26
 10x4-to-8-bit MAC                                     : 1
 4x2-to-9-bit MAC                                      : 4
 4x4-to-9-bit MAC                                      : 4
 4x6-to-8-bit MAC with pre-adder                       : 9
 6x4-to-11-bit MAC                                     : 4
 8x4-to-10-bit MAC                                     : 4
# Multipliers                                          : 3
 5x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 149
 10-bit adder                                          : 14
 10-bit adder carry in                                 : 20
 10-bit subtractor                                     : 2
 12-bit adder                                          : 4
 2-bit adder                                           : 2
 3-bit subtractor                                      : 6
 4-bit adder                                           : 4
 4-bit adder carry in                                  : 4
 4-bit addsub                                          : 2
 5-bit adder                                           : 3
 8-bit adder                                           : 24
 8-bit adder carry in                                  : 64
# Counters                                             : 11
 16-bit up counter                                     : 6
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 888
 Flip-Flops                                            : 888
# Comparators                                          : 178
 10-bit comparator greater                             : 41
 10-bit comparator lessequal                           : 49
 11-bit comparator lessequal                           : 14
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 10
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 40
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 18046
 1-bit 2-to-1 multiplexer                              : 16127
 1-bit 200-to-1 multiplexer                            : 12
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 16
 10-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 35
 3-bit 5-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1600
 4-bit 2-to-1 multiplexer                              : 118
 5-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 67
 8-bit 3-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 24
 8-bit 7-to-1 multiplexer                              : 12
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <mode[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <driver/FSM_1> on signal <h_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <driver/FSM_2> on signal <v_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <Tetris> ...

Optimizing unit <vga_driver> ...

Optimizing unit <calc_test_pos_rot> ...

Optimizing unit <BCD2SEVENSEGMENT> ...

Optimizing unit <calc_cur_blk> ...
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_0> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_1> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_6> (without init value) has a constant value of 0 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_2> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_3> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_4> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bcd2sevensegment4/seg_5> (without init value) has a constant value of 1 in block <Tetris>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tmp_MN_0> in Unit <Tetris> is equivalent to the following 7 FFs/Latches, which will be removed : <tmp_MN_1> <tmp_MN_2> <tmp_MN_3> <tmp_MN_4> <tmp_MN_5> <tmp_MN_6> <tmp_MN_7> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_10> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_10> <debouncer_btn_right/counter_10> <debouncer_btn_rotate/counter_10> <debouncer_btn_left/counter_10> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_11> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_11> <debouncer_btn_right/counter_11> <debouncer_btn_rotate/counter_11> <debouncer_btn_left/counter_11> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_12> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_12> <debouncer_btn_right/counter_12> <debouncer_btn_rotate/counter_12> <debouncer_btn_left/counter_12> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_13> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_13> <debouncer_btn_right/counter_13> <debouncer_btn_rotate/counter_13> <debouncer_btn_left/counter_13> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_14> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_14> <debouncer_btn_right/counter_14> <debouncer_btn_rotate/counter_14> <debouncer_btn_left/counter_14> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_15> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_15> <debouncer_btn_right/counter_15> <debouncer_btn_rotate/counter_15> <debouncer_btn_left/counter_15> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_0> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_0> <debouncer_btn_right/counter_0> <debouncer_btn_rotate/counter_0> <debouncer_btn_left/counter_0> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_1> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_1> <debouncer_btn_right/counter_1> <debouncer_btn_rotate/counter_1> <debouncer_btn_left/counter_1> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_2> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_2> <debouncer_btn_right/counter_2> <debouncer_btn_rotate/counter_2> <debouncer_btn_left/counter_2> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_3> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_3> <debouncer_btn_right/counter_3> <debouncer_btn_rotate/counter_3> <debouncer_btn_left/counter_3> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_4> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_4> <debouncer_btn_right/counter_4> <debouncer_btn_rotate/counter_4> <debouncer_btn_left/counter_4> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_5> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_5> <debouncer_btn_right/counter_5> <debouncer_btn_rotate/counter_5> <debouncer_btn_left/counter_5> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_6> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_6> <debouncer_btn_right/counter_6> <debouncer_btn_rotate/counter_6> <debouncer_btn_left/counter_6> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_7> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_7> <debouncer_btn_right/counter_7> <debouncer_btn_rotate/counter_7> <debouncer_btn_left/counter_7> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_8> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_8> <debouncer_btn_right/counter_8> <debouncer_btn_rotate/counter_8> <debouncer_btn_left/counter_8> 
INFO:Xst:2261 - The FF/Latch <debouncer_btn_p/counter_9> in Unit <Tetris> is equivalent to the following 4 FFs/Latches, which will be removed : <debouncer_btn_down/counter_9> <debouncer_btn_right/counter_9> <debouncer_btn_rotate/counter_9> <debouncer_btn_left/counter_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Tetris, actual ratio is 120.
Optimizing block <Tetris> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Tetris>, final ratio is 131.
FlipFlop driver/h_counter_1 has been replicated 1 time(s)
FlipFlop driver/h_counter_5 has been replicated 2 time(s)
FlipFlop driver/h_counter_6 has been replicated 2 time(s)
FlipFlop driver/h_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop driver/h_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop driver/v_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop driver/v_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop game_clock/game_clk has been replicated 1 time(s)
FlipFlop mode_FSM_FFd1 has been replicated 1 time(s)
FlipFlop mode_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1011
 Flip-Flops                                            : 1011

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Tetris.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6479
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 130
#      LUT2                        : 147
#      LUT3                        : 647
#      LUT4                        : 543
#      LUT5                        : 1039
#      LUT6                        : 2759
#      MUXCY                       : 387
#      MUXF7                       : 359
#      MUXF8                       : 144
#      VCC                         : 1
#      XORCY                       : 305
# FlipFlops/Latches                : 1032
#      FD                          : 21
#      FDE                         : 10
#      FDR                         : 898
#      FDRE                        : 79
#      FDS                         : 2
#      FDSE                        : 1
#      LD                          : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 6
#      OBUF                        : 32
# DSPs                             : 14
#      DSP48A1                     : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1032  out of  11440     9%  
 Number of Slice LUTs:                 5282  out of   5720    92%  
    Number used as Logic:              5282  out of   5720    92%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5322
   Number with an unused Flip Flop:    4290  out of   5322    80%  
   Number with an unused LUT:            40  out of   5322     0%  
   Number of fully used LUT-FF pairs:   992  out of   5322    18%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    102    38%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     14  out of     16    87%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)                   | Load  |
---------------------------------------------------------------------+-----------------------------------------+-------+
osc                                                                  | BUFGP                                   | 1012  |
calc_cur_blk/Maddsub_BUS_0167_block_wide[3]_MuLt_291_OUT1_Madd2_cy<5>| NONE(Madd_GND_1_o_GND_1_o_add_3009_OUT1)| 7     |
bcd2sevensegment/_n0035<0>(bcd2sevensegment/_n0035<0>1:O)            | NONE(*)(bcd2sevensegment/seg_0)         | 7     |
bcd2sevensegment3/_n0035<0>(bcd2sevensegment3/_n0035<0>1:O)          | NONE(*)(bcd2sevensegment3/seg_0)        | 7     |
bcd2sevensegment2/_n0035<0>(bcd2sevensegment2/_n0035<0>1:O)          | NONE(*)(bcd2sevensegment2/seg_0)        | 7     |
---------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 28.674ns (Maximum Frequency: 34.875MHz)
   Minimum input arrival time before clock: 5.642ns
   Maximum output required time after clock: 3.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 28.674ns (frequency: 34.875MHz)
  Total number of paths / destination ports: 64801144443 / 2028
-------------------------------------------------------------------------
Delay:               28.674ns (Levels of Logic = 30)
  Source:            driver/h_counter_4 (FF)
  Destination:       vga_rgb_0 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: driver/h_counter_4 to vga_rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.233  driver/h_counter_4 (driver/h_counter_4)
     LUT6:I3->O           12   0.205   0.909  Msub_next_x[9]_GND_1_o_sub_2974_OUT_cy<4>11 (Msub_next_x[9]_GND_1_o_sub_2974_OUT_cy<4>)
     LUT6:I5->O            6   0.205   0.849  Msub_next_x[9]_GND_1_o_sub_2974_OUT_xor<9>11 (next_x[9]_PWR_1_o_div_2974/Madd_GND_20_o_b[3]_add_3_OUT_Madd_Madd_lut<9>)
     LUT5:I3->O            3   0.203   0.651  n19307<6>3 (n19307<6>)
     LUT5:I4->O            3   0.205   0.651  next_x[9]_PWR_1_o_div_2974/Mmux_a[0]_a[9]_MUX_15656_o171 (next_x[9]_PWR_1_o_div_2974/Madd_a[9]_GND_20_o_add_11_OUT_Madd_lut<7>)
     LUT5:I4->O            2   0.205   0.617  next_x[9]_PWR_1_o_div_2974/Madd_a[9]_GND_20_o_add_11_OUT_Madd_cy<8>11 (next_x[9]_PWR_1_o_div_2974/Madd_a[9]_GND_20_o_add_11_OUT_Madd_cy<8>)
     LUT6:I5->O            6   0.205   0.745  n19307<5>1 (n19307<5>)
     LUT5:I4->O            2   0.205   0.617  next_x[9]_PWR_1_o_div_2974/Mmux_a[0]_a[9]_MUX_15666_o1621 (next_x[9]_PWR_1_o_div_2974/Mmux_a[0]_a[9]_MUX_15666_o162)
     LUT6:I5->O            6   0.205   0.849  next_x[9]_PWR_1_o_div_2974/Mmux_a[0]_a[9]_MUX_15666_o182 (next_x[9]_PWR_1_o_div_2974/a[8]_a[9]_MUX_15658_o)
     LUT4:I2->O            4   0.203   0.684  n19307<4>1 (n19307<4>)
     LUT6:I5->O            5   0.205   0.943  next_x[9]_PWR_1_o_div_2974/Mmux_a[0]_a[9]_MUX_15676_o171 (next_x[9]_PWR_1_o_div_2974/a[7]_a[9]_MUX_15669_o)
     LUT6:I3->O            6   0.205   0.745  n19307<3>1 (n19307<3>1)
     LUT5:I4->O            6   0.205   0.745  n19307<3>11 (n19307<3>)
     LUT6:I5->O            3   0.205   0.755  n19307<2>11 (n19307<2>1)
     LUT3:I1->O            6   0.203   0.745  n19307<2>14 (n19307<2>)
     LUT6:I5->O            1   0.205   0.808  n19307<0>124 (n19307<0>124)
     LUT5:I2->O            2   0.205   0.617  n19307<0>125 (n19307<0>12)
     LUT6:I5->O            1   0.205   0.580  n19307<1>1 (n19307<1>)
     LUT4:I3->O            1   0.205   0.000  Maddsub_n17466_Madd_lut<1> (Maddsub_n17466_Madd_lut<1>)
     XORCY:LI->O         200   0.136   2.054  Maddsub_n17466_Madd_xor<1> (n17469<1>)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_GND_1_o_equal_2970_o_149 (Mmux_GND_1_o_GND_1_o_equal_2970_o_149)
     MUXF7:I1->O           1   0.140   0.000  Mmux_GND_1_o_GND_1_o_equal_2970_o_13_f7_4 (Mmux_GND_1_o_GND_1_o_equal_2970_o_13_f75)
     MUXF8:I1->O           1   0.152   0.827  Mmux_GND_1_o_GND_1_o_equal_2970_o_12_f8_1 (Mmux_GND_1_o_GND_1_o_equal_2970_o_12_f82)
     LUT6:I2->O            2   0.203   0.864  Mmux_GND_1_o_GND_1_o_equal_2970_o_7 (Mmux_GND_1_o_GND_1_o_equal_2970_o_7)
     LUT6:I2->O           19   0.203   1.072  n17469<7> (GND_1_o_GND_1_o_equal_2970_o)
     LUT4:I3->O            2   0.205   0.617  Mmux_GND_1_o_PWR_1_o_mux_3255_OUT_38 (Mmux_GND_1_o_PWR_1_o_mux_3255_OUT_38)
     LUT6:I5->O            7   0.205   0.878  Mmux_GND_1_o_PWR_1_o_mux_3255_OUT_39_SW0 (N1275)
     LUT6:I4->O            3   0.203   0.879  GND_1_o_BUS_0225_AND_825_o13_SW3 (N1289)
     LUT6:I3->O            2   0.205   0.616  GND_1_o_GND_1_o_AND_796_o1_SW1 (N1302)
     MUXF7:S->O            1   0.148   0.684  GND_1_o_GND_1_o_AND_799_o1_SW0 (N1313)
     LUT6:I4->O            1   0.203   0.000  vga_rgb_0_glue_set (vga_rgb_0_glue_set)
     FDR:D                     0.102          vga_rgb_0
    ----------------------------------------
    Total                     28.674ns (6.441ns logic, 22.233ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 923 / 923
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 2)
  Source:            sw_reset (PAD)
  Destination:       blue_fallen_pieces_9 (FF)
  Destination Clock: osc rising

  Data Path: sw_reset to blue_fallen_pieces_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.621  sw_reset_IBUF (sw_reset_IBUF)
     LUT5:I4->O          823   0.205   2.164  Mcount_cur_pos_y_val1 (Mcount_cur_pos_y_val)
     FDRE:R                    0.430          cur_pos_y_0
    ----------------------------------------
    Total                      5.642ns (1.857ns logic, 3.785ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            tmp_MN_0 (FF)
  Destination:       MN<7> (PAD)
  Source Clock:      osc rising

  Data Path: tmp_MN_0 to MN<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.829  tmp_MN_0 (tmp_MN_0)
     OBUF:I->O                 2.571          MN_7_OBUF (MN<7>)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bcd2sevensegment/_n0035<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |         |         |    2.340|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bcd2sevensegment2/_n0035<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |         |         |    2.155|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bcd2sevensegment3/_n0035<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |         |         |    2.326|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock calc_cur_blk/Maddsub_BUS_0167_block_wide[3]_MuLt_291_OUT1_Madd2_cy<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |   21.985|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock osc
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
bcd2sevensegment/_n0035<0> |         |    1.613|         |         |
bcd2sevensegment2/_n0035<0>|         |    1.630|         |         |
bcd2sevensegment3/_n0035<0>|         |    1.487|         |         |
osc                        |   28.674|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 99.00 secs
Total CPU time to Xst completion: 99.22 secs
 
--> 

Total memory usage is 4701708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  128 (   0 filtered)
Number of infos    :   39 (   0 filtered)

