// Seed: 1841166272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4[-1] = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout uwire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_7;
  ;
  logic [7:0] id_8;
  assign id_8[id_5] = 1;
  logic id_9;
  assign id_3 = -1 ? -1 : id_5;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_8
  );
  assign id_7 = 1'b0 ? id_8 : id_3 | id_3;
endmodule
