============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/bin/td
   Built by =   dk
   Built at =   2024, j√∫n 20
   Run by =     dk
   Run Date =   Wed Nov 19 15:24:38 2025

   Run on =     dk-HP-250-G8-Notebook-PC
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '=' in zaklad.v(392)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in zaklad.v(392)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(847)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 334 onehot mux instances.
SYN-1020 : Optimized 188 distributor mux.
SYN-1016 : Merged 311 instances.
SYN-1015 : Optimize round 1, 1217 better
SYN-1014 : Optimize round 2
SYN-1032 : 1273/441 useful/useless nets, 1017/369 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          852
  #and                223
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                409
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              52
#MACRO_MUX             73

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |443    |409    |77     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 254 instances.
SYN-2501 : Optimize round 1, 605 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 2034/1 useful/useless nets, 1801/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 306 (4.32), #lev = 12 (2.82)
SYN-3001 : Mapper mapped 1003 instances into 319 LUTs, name keeping = 47%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 396 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 316 LUT to BLE ...
SYN-4008 : Packed 316 LUT and 64 SEQ to BLE.
SYN-4003 : Packing 324 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (324 nodes)...
SYN-4004 : #1: Packed 244 SEQ (1992 nodes)...
SYN-4004 : #2: Packed 305 SEQ (1846 nodes)...
SYN-4004 : #3: Packed 307 SEQ (786 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 333/539 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   592
  #lut only           196   out of    592   33.11%
  #reg only             0   out of    592    0.00%
  #lut&reg            396   out of    592   66.89%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |592   |592   |396   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.509586s wall, 3.240000s user + 0.420000s system = 3.660000s CPU (104.3%)

RUN-1004 : used memory is 63 MB, reserved memory is 123 MB, peak memory is 123 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 166 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1081 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 297 slices, 15 macros(110 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4968, tnet num: 1079, tinst num: 393, tnode num: 6025, tedge num: 8542.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1079 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070298s wall, 0.090000s user + 0.000000s system = 0.090000s CPU (128.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 197278
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 174176, overlap = 72
PHY-3002 : Step(2): len = 161636, overlap = 72
PHY-3002 : Step(3): len = 152129, overlap = 72
PHY-3002 : Step(4): len = 143098, overlap = 72
PHY-3002 : Step(5): len = 133965, overlap = 72
PHY-3002 : Step(6): len = 126000, overlap = 72
PHY-3002 : Step(7): len = 117360, overlap = 72
PHY-3002 : Step(8): len = 110458, overlap = 72
PHY-3002 : Step(9): len = 102878, overlap = 72
PHY-3002 : Step(10): len = 96628.8, overlap = 72
PHY-3002 : Step(11): len = 90614, overlap = 72
PHY-3002 : Step(12): len = 85384.2, overlap = 72
PHY-3002 : Step(13): len = 79864.2, overlap = 65.25
PHY-3002 : Step(14): len = 75634.9, overlap = 69.75
PHY-3002 : Step(15): len = 70619.7, overlap = 69.75
PHY-3002 : Step(16): len = 67191.6, overlap = 69.75
PHY-3002 : Step(17): len = 62621, overlap = 69.75
PHY-3002 : Step(18): len = 59719.6, overlap = 70.5
PHY-3002 : Step(19): len = 55936.2, overlap = 71.5
PHY-3002 : Step(20): len = 53478.9, overlap = 69.5
PHY-3002 : Step(21): len = 50504.6, overlap = 71.25
PHY-3002 : Step(22): len = 48514.2, overlap = 73.25
PHY-3002 : Step(23): len = 46167.7, overlap = 78
PHY-3002 : Step(24): len = 44552.3, overlap = 79.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77738e-06
PHY-3002 : Step(25): len = 43568.1, overlap = 75.5
PHY-3002 : Step(26): len = 42577.1, overlap = 69.5
PHY-3002 : Step(27): len = 42149.6, overlap = 66.25
PHY-3002 : Step(28): len = 41589, overlap = 66.5
PHY-3002 : Step(29): len = 40881.2, overlap = 67
PHY-3002 : Step(30): len = 40020.1, overlap = 63.25
PHY-3002 : Step(31): len = 38591.4, overlap = 64.25
PHY-3002 : Step(32): len = 37242.8, overlap = 65.5
PHY-3002 : Step(33): len = 36112.7, overlap = 75.5
PHY-3002 : Step(34): len = 35141.2, overlap = 76.75
PHY-3002 : Step(35): len = 34061, overlap = 84.25
PHY-3002 : Step(36): len = 33688.3, overlap = 85.75
PHY-3002 : Step(37): len = 33551.7, overlap = 83.5
PHY-3002 : Step(38): len = 33297.2, overlap = 83.75
PHY-3002 : Step(39): len = 32764.6, overlap = 82.5
PHY-3002 : Step(40): len = 32396.3, overlap = 86
PHY-3002 : Step(41): len = 32152.8, overlap = 85
PHY-3002 : Step(42): len = 31932.5, overlap = 87.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55476e-06
PHY-3002 : Step(43): len = 33138.4, overlap = 76
PHY-3002 : Step(44): len = 33076.2, overlap = 76.25
PHY-3002 : Step(45): len = 33046.5, overlap = 78.5
PHY-3002 : Step(46): len = 33014.7, overlap = 82.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.10953e-06
PHY-3002 : Step(47): len = 34377.7, overlap = 68.75
PHY-3002 : Step(48): len = 34509.3, overlap = 68.5
PHY-3002 : Step(49): len = 34414.7, overlap = 68.25
PHY-3002 : Step(50): len = 34397.5, overlap = 72.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.34479e-05
PHY-3002 : Step(51): len = 35206.1, overlap = 60.75
PHY-3002 : Step(52): len = 35714.5, overlap = 61.25
PHY-3002 : Step(53): len = 36165.8, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009984s wall, 0.000000s user + 0.010000s system = 0.010000s CPU (100.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.98264e-07
PHY-3002 : Step(54): len = 37804.1, overlap = 25
PHY-3002 : Step(55): len = 37180.6, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.19653e-06
PHY-3002 : Step(56): len = 37118.9, overlap = 27.5
PHY-3002 : Step(57): len = 37086.8, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39306e-06
PHY-3002 : Step(58): len = 37090.1, overlap = 27
PHY-3002 : Step(59): len = 37090.1, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.78611e-06
PHY-3002 : Step(60): len = 37181.2, overlap = 26.75
PHY-3002 : Step(61): len = 37445.3, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.05627e-06
PHY-3002 : Step(62): len = 37491, overlap = 26
PHY-3002 : Step(63): len = 37776.9, overlap = 24
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.96545e-06
PHY-3002 : Step(64): len = 37785.4, overlap = 24
PHY-3002 : Step(65): len = 38648.7, overlap = 21.25
PHY-3002 : Step(66): len = 39086.7, overlap = 19.25
PHY-3002 : Step(67): len = 39163.5, overlap = 19
PHY-3002 : Step(68): len = 39122, overlap = 19.25
PHY-3002 : Step(69): len = 39122.8, overlap = 19.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.89953e-06
PHY-3002 : Step(70): len = 39272.9, overlap = 31.5
PHY-3002 : Step(71): len = 39344, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17991e-05
PHY-3002 : Step(72): len = 39537.7, overlap = 31.5
PHY-3002 : Step(73): len = 39720.5, overlap = 31
PHY-3002 : Step(74): len = 39961.9, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.33128e-05
PHY-3002 : Step(75): len = 40164.6, overlap = 29.25
PHY-3002 : Step(76): len = 40476.6, overlap = 28
PHY-3002 : Step(77): len = 41080.2, overlap = 28.5
PHY-3002 : Step(78): len = 41748.9, overlap = 27
PHY-3002 : Step(79): len = 41964.4, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.66257e-05
PHY-3002 : Step(80): len = 42334, overlap = 25
PHY-3002 : Step(81): len = 42739.2, overlap = 24.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.32513e-05
PHY-3002 : Step(82): len = 43379.7, overlap = 25
PHY-3002 : Step(83): len = 43578.7, overlap = 24.25
PHY-3002 : Step(84): len = 44069.4, overlap = 22.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000168484
PHY-3002 : Step(85): len = 44489.2, overlap = 22.25
PHY-3002 : Step(86): len = 44721.8, overlap = 22.25
PHY-3002 : Step(87): len = 45430.7, overlap = 21.75
PHY-3002 : Step(88): len = 45976.8, overlap = 22.75
PHY-3002 : Step(89): len = 46235.1, overlap = 22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000336968
PHY-3002 : Step(90): len = 46651.5, overlap = 22
PHY-3002 : Step(91): len = 46959.9, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063276s wall, 0.020000s user + 0.070000s system = 0.090000s CPU (142.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000206819
PHY-3002 : Step(92): len = 46607.8, overlap = 7.75
PHY-3002 : Step(93): len = 46000.4, overlap = 15
PHY-3002 : Step(94): len = 45911, overlap = 17
PHY-3002 : Step(95): len = 45838.7, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000413638
PHY-3002 : Step(96): len = 46094.3, overlap = 17
PHY-3002 : Step(97): len = 46249.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000668291
PHY-3002 : Step(98): len = 46313, overlap = 16.75
PHY-3002 : Step(99): len = 46367, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020681s wall, 0.000000s user + 0.030000s system = 0.030000s CPU (145.1%)

PHY-3001 : Legalized: Len = 46917, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 47183, Over = 0
RUN-1003 : finish command "place" in  1.344252s wall, 2.080000s user + 1.200000s system = 3.280000s CPU (244.0%)

RUN-1004 : used memory is 73 MB, reserved memory is 123 MB, peak memory is 123 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 403 to 331
PHY-1001 : Pin misalignment score is improved from 331 to 328
PHY-1001 : Pin misalignment score is improved from 328 to 328
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 395 instances
RUN-1001 : 148 mslices, 149 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1081 nets
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 317 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 133176, over cnt = 74(0%), over = 91, worst = 2
PHY-1002 : len = 133440, over cnt = 54(0%), over = 61, worst = 2
PHY-1002 : len = 132840, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 127576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197345s wall, 0.220000s user + 0.010000s system = 0.230000s CPU (116.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 256 to 69
PHY-1001 : End pin swap;  0.022351s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (89.5%)

PHY-1001 : End global routing;  0.533241s wall, 0.570000s user + 0.020000s system = 0.590000s CPU (110.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.082527s wall, 0.090000s user + 0.000000s system = 0.090000s CPU (109.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 216528, over cnt = 130(0%), over = 130, worst = 1
PHY-1001 : End Routed; 2.589879s wall, 3.010000s user + 0.180000s system = 3.190000s CPU (123.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 212624, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End DR Iter 1; 0.196809s wall, 0.200000s user + 0.010000s system = 0.210000s CPU (106.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 212152, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.107633s wall, 0.110000s user + 0.000000s system = 0.110000s CPU (102.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 212096, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.025736s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (116.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 212240, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.027210s wall, 0.030000s user + 0.010000s system = 0.040000s CPU (147.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 212320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 212320
PHY-1001 : End DR Iter 5; 0.015434s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (129.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.919773s wall, 6.340000s user + 0.300000s system = 6.640000s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.547890s wall, 7.010000s user + 0.320000s system = 7.330000s CPU (111.9%)

RUN-1004 : used memory is 123 MB, reserved memory is 316 MB, peak memory is 316 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  592   out of   8640    6.85%
#reg                  396   out of   8640    4.58%
#le                   592
  #lut only           196   out of    592   33.11%
  #reg only             0   out of    592    0.00%
  #lut&reg            396   out of    592   66.89%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4968, tnet num: 1079, tinst num: 393, tnode num: 6025, tedge num: 8542.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1079 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 395
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1081, pip num: 13132
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1034 valid insts, and 34451 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
