{
  "name": "core_arch::x86::avx512fp16::_mm256_mask_cvtepu64_ph",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_u64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x4": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::vcvtuqq2ph_256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::u64x4": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10238,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:12742:1: 12744:2",
  "src": "pub fn _mm256_mask_cvtepu64_ph(src: __m128h, k: __mmask8, a: __m256i) -> __m128h {\n    unsafe { vcvtuqq2ph_256(a.as_u64x4(), src, k) }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_mask_cvtepu64_ph(_1: core_arch::x86::__m128h, _2: u8, _3: core_arch::x86::__m256i) -> core_arch::x86::__m128h {\n    let mut _0: core_arch::x86::__m128h;\n    let mut _4: core_arch::simd::u64x4;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_u64x4(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::vcvtuqq2ph_256(move _4, _1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert packed unsigned 64-bit integers in a to packed half-precision (16-bit) floating-point elements,\n and store the results in dst using writemask k (elements are copied from src to dst when the corresponding\n mask bit is not set). The upper 64 bits of dst are zeroed out.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvtepu64_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}