#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 25 03:59:09 2024
# Process ID: 29552
# Current directory: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7
# Command line: vivado.exe -log msys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source msys_wrapper.tcl -notrace
# Log file: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper.vdi
# Journal file: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7\vivado.jou
# Running On: kharp, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source msys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/kharp/Desktop/soundSteering' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file C:/Users/kharp/Desktop/soundSteering_halfLUTs/fw/app_soundSteering/build/app_soundSteering.elf to BD msys and cell microblaze_0.
WARNING: [filemgmt 56-12] File 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/fw/app_soundSteering/build/app_soundSteering.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top msys_wrapper -part xc7a100tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0.dcp' for cell 'msys_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.dcp' for cell 'msys_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.dcp' for cell 'msys_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.dcp' for cell 'msys_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.dcp' for cell 'msys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.dcp' for cell 'msys_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0.dcp' for cell 'msys_i/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.dcp' for cell 'msys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.dcp' for cell 'msys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.dcp' for cell 'msys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.dcp' for cell 'msys_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_serial_adc_pwm_top_0_1/msys_serial_adc_pwm_top_0_1.dcp' for cell 'msys_i/serial_adc_pwm_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_xbar_0_4/msys_xbar_0.dcp' for cell 'msys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_bram_if_cntlr_0_4/msys_dlmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_v10_0_4/msys_dlmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_bram_if_cntlr_0_4/msys_ilmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_v10_0_4/msys_ilmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_lmb_bram_0_4/msys_lmb_bram_0.dcp' for cell 'msys_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1155.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37877 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'msys_wrapper' is not ideal for floorplanning, since the cellview 'msys_serial_adc_pwm_top_0_1_shiftRAM' defined in file 'msys_serial_adc_pwm_top_0_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.066 ; gain = 632.207
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Parsing XDC File [C:/Users/kharp/Desktop/axi_lite_test_cm32/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [C:/Users/kharp/Desktop/axi_lite_test_cm32/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Users/kharp/Desktop/axi_lite_test_cm32/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/kharp/Desktop/axi_lite_test_cm32/constraints/vivado_target.xdc]
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_HBR_MODE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 48 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'msys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/kharp/Desktop/soundSteering_halfLUTs/fw/app_soundSteering/build/app_soundSteering.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1958.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

35 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1958.195 ; gain = 1407.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 1958.195 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1db8d6e96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1988.977 ; gain = 30.781

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1db8d6e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2392.734 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1db8d6e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2392.734 ; gain = 0.000
Phase 1 Initialization | Checksum: 1db8d6e96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2392.734 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1db8d6e96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2423.496 ; gain = 30.762

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1db8d6e96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2423.496 ; gain = 30.762
Phase 2 Timer Update And Timing Data Collection | Checksum: 1db8d6e96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2423.496 ; gain = 30.762

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b8649de8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.496 ; gain = 30.762
Retarget | Checksum: 1b8649de8
INFO: [Opt 31-389] Phase Retarget created 249 cells and removed 375 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21ac87cae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.496 ; gain = 30.762
Constant propagation | Checksum: 21ac87cae
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e0d066a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2423.496 ; gain = 30.762
Sweep | Checksum: 1e0d066a4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2146 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG msys_i/serial_adc_pwm_top_0/U0/fsm/rom_strobe_BUFG_inst to drive 64 load(s) on clock net msys_i/serial_adc_pwm_top_0/U0/fsm/rom_strobe_BUFG
INFO: [Opt 31-194] Inserted BUFG msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 23feb0382

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.496 ; gain = 30.762
BUFG optimization | Checksum: 23feb0382
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23feb0382

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.496 ; gain = 30.762
Shift Register Optimization | Checksum: 23feb0382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26861f1c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.496 ; gain = 30.762
Post Processing Netlist | Checksum: 26861f1c9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1544e4315

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.496 ; gain = 30.762

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2423.496 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1544e4315

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.496 ; gain = 30.762
Phase 9 Finalization | Checksum: 1544e4315

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.496 ; gain = 30.762
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             249  |             375  |                                              3  |
|  Constant propagation         |               4  |              26  |                                              1  |
|  Sweep                        |               0  |            2146  |                                              2  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1544e4315

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.496 ; gain = 30.762
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2423.496 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 107 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 72 Total Ports: 214
Ending PowerOpt Patch Enables Task | Checksum: 1ec2c7ab7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 3008.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ec2c7ab7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3008.652 ; gain = 585.156

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 214730c19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3008.652 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3008.652 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 214730c19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3008.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3008.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 214730c19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3008.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3008.652 ; gain = 1050.457
INFO: [runtcl-4] Executing : report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
Command: report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3008.652 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.652 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3008.652 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.652 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3008.652 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3008.652 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 3008.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.652 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 180d1e11b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3008.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cad4aa4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-770] High register utilization is forcing place_design to place up to 8 registers per slice which may impact placement success and/or routing congestion.
Phase 1.3 Build Placer Netlist Model | Checksum: 1111d0ea6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1111d0ea6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1111d0ea6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19b180c35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18851151a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18851151a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11b29c19a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 12 LUTNM shape to break, 682 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 5, total 12, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 323 nets or LUTs. Breaked 12 LUTs, combined 311 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3008.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           12  |            311  |                   323  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |            311  |                   323  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: b4cb50fc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1875d385a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1875d385a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190be2226

Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 66bff290

Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d8e10789

Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: de1be7a2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1141c2bd3

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20a65b054

Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18fc304e6

Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18a7a4b1d

Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 193f324ae

Time (s): cpu = 00:01:00 ; elapsed = 00:01:28 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 193f324ae

Time (s): cpu = 00:01:00 ; elapsed = 00:01:28 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2313f9e44

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-0.805 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6d8eabd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3008.652 ; gain = 0.000
INFO: [Place 46-33] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e6d8eabd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3008.652 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2313f9e44

Time (s): cpu = 00:01:06 ; elapsed = 00:01:39 . Memory (MB): peak = 3008.652 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.225. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bf189911

Time (s): cpu = 00:01:16 ; elapsed = 00:01:53 . Memory (MB): peak = 3045.754 ; gain = 37.102

Time (s): cpu = 00:01:16 ; elapsed = 00:01:53 . Memory (MB): peak = 3045.754 ; gain = 37.102
Phase 4.1 Post Commit Optimization | Checksum: 1bf189911

Time (s): cpu = 00:01:16 ; elapsed = 00:01:53 . Memory (MB): peak = 3045.754 ; gain = 37.102

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bf189911

Time (s): cpu = 00:01:17 ; elapsed = 00:01:53 . Memory (MB): peak = 3045.754 ; gain = 37.102

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|              32x32|
|___________|___________________|___________________|
|      South|                8x8|              16x16|
|___________|___________________|___________________|
|       East|              16x16|              16x16|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bf189911

Time (s): cpu = 00:01:17 ; elapsed = 00:01:54 . Memory (MB): peak = 3045.754 ; gain = 37.102
Phase 4.3 Placer Reporting | Checksum: 1bf189911

Time (s): cpu = 00:01:17 ; elapsed = 00:01:54 . Memory (MB): peak = 3045.754 ; gain = 37.102

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3045.754 ; gain = 0.000

Time (s): cpu = 00:01:17 ; elapsed = 00:01:54 . Memory (MB): peak = 3045.754 ; gain = 37.102
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9065abf

Time (s): cpu = 00:01:17 ; elapsed = 00:01:54 . Memory (MB): peak = 3045.754 ; gain = 37.102
Ending Placer Task | Checksum: 1378df5ac

Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 3045.754 ; gain = 37.102
114 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:56 . Memory (MB): peak = 3045.754 ; gain = 37.102
INFO: [runtcl-4] Executing : report_io -file msys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3045.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file msys_wrapper_utilization_placed.rpt -pb msys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file msys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3045.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 3045.754 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3045.754 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.754 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3045.754 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 3045.754 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3045.754 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3045.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3045.754 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3240.688 ; gain = 194.934
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3240.688 ; gain = 194.934
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 3280.969 ; gain = 22.086
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3282.727 ; gain = 16.902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.727 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3282.727 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3282.727 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3282.727 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3282.727 ; gain = 23.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3282.727 ; gain = 42.039
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b749f914 ConstDB: 0 ShapeSum: 8043fc98 RouteDB: 0
Post Restoration Checksum: NetGraph: 6b334cfb | NumContArr: 3cf607e5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22d7b4a1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22d7b4a1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22d7b4a1a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3387.227 ; gain = 59.223
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 223c1c95b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3387.227 ; gain = 59.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.405  | TNS=0.000  | WHS=-0.373 | THS=-373.546|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0324237 %
  Global Horizontal Routing Utilization  = 0.00902245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30889
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30885
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 1cb229d87

Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cb229d87

Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 268b2c7b8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 3.3 Update Timing
Phase 3.3 Update Timing | Checksum: 2b3a6c631

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3387.227 ; gain = 59.223
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 2a1d29f8a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 2a1d29f8a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:55 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 114275
 Number of Nodes with overlaps = 37924
 Number of Nodes with overlaps = 11347
 Number of Nodes with overlaps = 4001
 Number of Nodes with overlaps = 1436
 Number of Nodes with overlaps = 557
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.572 | TNS=-13.953| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 381b645e1

Time (s): cpu = 00:13:48 ; elapsed = 00:12:12 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5466
 Number of Nodes with overlaps = 1119
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.469 | TNS=-5.886 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2b2665482

Time (s): cpu = 00:14:27 ; elapsed = 00:13:11 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5540
 Number of Nodes with overlaps = 999
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.485 | TNS=-2.785 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 22acd3dd1

Time (s): cpu = 00:15:23 ; elapsed = 00:14:31 . Memory (MB): peak = 3387.227 ; gain = 59.223
Phase 4 Rip-up And Reroute | Checksum: 22acd3dd1

Time (s): cpu = 00:15:23 ; elapsed = 00:14:31 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2699b34a6

Time (s): cpu = 00:15:25 ; elapsed = 00:14:34 . Memory (MB): peak = 3387.227 ; gain = 59.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-5.589 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2562e1e05

Time (s): cpu = 00:15:25 ; elapsed = 00:14:34 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2562e1e05

Time (s): cpu = 00:15:25 ; elapsed = 00:14:34 . Memory (MB): peak = 3387.227 ; gain = 59.223
Phase 5 Delay and Skew Optimization | Checksum: 2562e1e05

Time (s): cpu = 00:15:25 ; elapsed = 00:14:34 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24b8baab7

Time (s): cpu = 00:15:27 ; elapsed = 00:14:37 . Memory (MB): peak = 3387.227 ; gain = 59.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-5.091 | WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24b8baab7

Time (s): cpu = 00:15:28 ; elapsed = 00:14:37 . Memory (MB): peak = 3387.227 ; gain = 59.223
Phase 6 Post Hold Fix | Checksum: 24b8baab7

Time (s): cpu = 00:15:28 ; elapsed = 00:14:37 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 57.2988 %
  Global Horizontal Routing Utilization  = 53.1679 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 16x16 Area, Max Cong = 88.9788%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X44Y59 -> INT_R_X31Y71
   INT_L_X16Y40 -> INT_R_X31Y55
South Dir 16x16 Area, Max Cong = 93.4403%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X44Y59 -> INT_R_X31Y71
   INT_L_X16Y40 -> INT_R_X31Y55
   INT_L_X16Y24 -> INT_R_X31Y39
   INT_L_X16Y8 -> INT_R_X31Y23
East Dir 8x8 Area, Max Cong = 94.3156%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X44Y75 -> INT_R_X23Y79
   INT_FEEDTHRU_2_X44Y67 -> INT_R_X23Y71
   INT_FEEDTHRU_2_X44Y59 -> INT_R_X23Y63
   INT_L_X8Y48 -> INT_FEEDTHRU_2_X41Y58
   INT_L_X16Y48 -> INT_R_X23Y55
West Dir 16x16 Area, Max Cong = 86.4814%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y40 -> INT_R_X31Y55

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 4
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 1.1875
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 24b8baab7

Time (s): cpu = 00:15:28 ; elapsed = 00:14:37 . Memory (MB): peak = 3387.227 ; gain = 59.223

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24b8baab7

Time (s): cpu = 00:15:28 ; elapsed = 00:14:37 . Memory (MB): peak = 3387.305 ; gain = 59.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 212893ec6

Time (s): cpu = 00:15:30 ; elapsed = 00:14:40 . Memory (MB): peak = 3400.188 ; gain = 72.184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.384 | TNS=-5.091 | WHS=0.089  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 212893ec6

Time (s): cpu = 00:15:31 ; elapsed = 00:14:42 . Memory (MB): peak = 3400.230 ; gain = 72.227
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 20a11422b

Time (s): cpu = 00:15:32 ; elapsed = 00:14:44 . Memory (MB): peak = 3400.230 ; gain = 72.227
Ending Routing Task | Checksum: 20a11422b

Time (s): cpu = 00:15:32 ; elapsed = 00:14:45 . Memory (MB): peak = 3400.230 ; gain = 72.227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:35 ; elapsed = 00:14:47 . Memory (MB): peak = 3400.230 ; gain = 117.504
INFO: [runtcl-4] Executing : report_drc -file msys_wrapper_drc_routed.rpt -pb msys_wrapper_drc_routed.pb -rpx msys_wrapper_drc_routed.rpx
Command: report_drc -file msys_wrapper_drc_routed.rpt -pb msys_wrapper_drc_routed.pb -rpx msys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3400.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file msys_wrapper_methodology_drc_routed.rpt -pb msys_wrapper_methodology_drc_routed.pb -rpx msys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file msys_wrapper_methodology_drc_routed.rpt -pb msys_wrapper_methodology_drc_routed.pb -rpx msys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3644.723 ; gain = 244.492
INFO: [runtcl-4] Executing : report_power -file msys_wrapper_power_routed.rpt -pb msys_wrapper_power_summary_routed.pb -rpx msys_wrapper_power_routed.rpx
Command: report_power -file msys_wrapper_power_routed.rpt -pb msys_wrapper_power_summary_routed.pb -rpx msys_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3666.609 ; gain = 21.887
INFO: [runtcl-4] Executing : report_route_status -file msys_wrapper_route_status.rpt -pb msys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file msys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file msys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file msys_wrapper_bus_skew_routed.rpt -pb msys_wrapper_bus_skew_routed.pb -rpx msys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 3683.273 ; gain = 16.664
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3711.227 ; gain = 44.617
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3711.227 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 3711.227 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 3711.227 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3711.227 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3711.227 ; gain = 44.617
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_7/msys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3711.227 ; gain = 44.617
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 04:18:24 2024...
