============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 21:31:35 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.169603s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (34.7%)

RUN-1004 : used memory is 229 MB, reserved memory is 204 MB, peak memory is 232 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3455 instances
RUN-0007 : 1175 luts, 1297 seqs, 605 mslices, 332 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4827 nets
RUN-1001 : 3376 nets have 2 pins
RUN-1001 : 1124 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     434     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     814     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  30   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3452 instances, 1175 luts, 1297 seqs, 937 slices, 126 macros(937 instances: 605 mslices 332 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 631476
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 432422, overlap = 70.625
PHY-3002 : Step(2): len = 406229, overlap = 73.5312
PHY-3002 : Step(3): len = 251562, overlap = 92.75
PHY-3002 : Step(4): len = 227975, overlap = 97.0312
PHY-3002 : Step(5): len = 210296, overlap = 109.094
PHY-3002 : Step(6): len = 175403, overlap = 109.156
PHY-3002 : Step(7): len = 163009, overlap = 121.5
PHY-3002 : Step(8): len = 147602, overlap = 131.562
PHY-3002 : Step(9): len = 125103, overlap = 128
PHY-3002 : Step(10): len = 112064, overlap = 139.375
PHY-3002 : Step(11): len = 99858.8, overlap = 156.75
PHY-3002 : Step(12): len = 94278.2, overlap = 175.656
PHY-3002 : Step(13): len = 87100.6, overlap = 185.594
PHY-3002 : Step(14): len = 81462.9, overlap = 192.281
PHY-3002 : Step(15): len = 77857.8, overlap = 200
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.76352e-06
PHY-3002 : Step(16): len = 76915.3, overlap = 188.812
PHY-3002 : Step(17): len = 77753.9, overlap = 187.031
PHY-3002 : Step(18): len = 79923.3, overlap = 179.469
PHY-3002 : Step(19): len = 84142, overlap = 175
PHY-3002 : Step(20): len = 84811.8, overlap = 156.531
PHY-3002 : Step(21): len = 86093.5, overlap = 133.531
PHY-3002 : Step(22): len = 83829.2, overlap = 128.719
PHY-3002 : Step(23): len = 84110.6, overlap = 121.75
PHY-3002 : Step(24): len = 82206.3, overlap = 114.375
PHY-3002 : Step(25): len = 81660.6, overlap = 110.875
PHY-3002 : Step(26): len = 79620.2, overlap = 113.844
PHY-3002 : Step(27): len = 78864.2, overlap = 116.5
PHY-3002 : Step(28): len = 79130.5, overlap = 114.406
PHY-3002 : Step(29): len = 77957.3, overlap = 108
PHY-3002 : Step(30): len = 77014.6, overlap = 106.812
PHY-3002 : Step(31): len = 76647.8, overlap = 106.781
PHY-3002 : Step(32): len = 75458.8, overlap = 110.125
PHY-3002 : Step(33): len = 75420.9, overlap = 106.375
PHY-3002 : Step(34): len = 75134.5, overlap = 99.0625
PHY-3002 : Step(35): len = 74923.7, overlap = 105.031
PHY-3002 : Step(36): len = 75335.3, overlap = 95.125
PHY-3002 : Step(37): len = 74721.4, overlap = 93.0625
PHY-3002 : Step(38): len = 73970, overlap = 96.5938
PHY-3002 : Step(39): len = 74080, overlap = 88
PHY-3002 : Step(40): len = 72784, overlap = 86.125
PHY-3002 : Step(41): len = 72816.6, overlap = 89.4062
PHY-3002 : Step(42): len = 72857.1, overlap = 92.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.5527e-05
PHY-3002 : Step(43): len = 73654.6, overlap = 85.5938
PHY-3002 : Step(44): len = 73774, overlap = 86.9688
PHY-3002 : Step(45): len = 74759.1, overlap = 88.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.80154e-05
PHY-3002 : Step(46): len = 76712.5, overlap = 88.9062
PHY-3002 : Step(47): len = 77236.8, overlap = 88.8438
PHY-3002 : Step(48): len = 80792.7, overlap = 84.3438
PHY-3002 : Step(49): len = 84427.9, overlap = 82.3438
PHY-3002 : Step(50): len = 85003.1, overlap = 76.9375
PHY-3002 : Step(51): len = 85366.1, overlap = 65.4375
PHY-3002 : Step(52): len = 85048.2, overlap = 65.5312
PHY-3002 : Step(53): len = 85095.5, overlap = 72.3125
PHY-3002 : Step(54): len = 85238.8, overlap = 76.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.29114e-05
PHY-3002 : Step(55): len = 87937.4, overlap = 71.5938
PHY-3002 : Step(56): len = 88525, overlap = 72.0312
PHY-3002 : Step(57): len = 88843, overlap = 68.7812
PHY-3002 : Step(58): len = 89109.7, overlap = 62.6562
PHY-3002 : Step(59): len = 90953.5, overlap = 55.3125
PHY-3002 : Step(60): len = 91430, overlap = 54.2188
PHY-3002 : Step(61): len = 90517, overlap = 58.375
PHY-3002 : Step(62): len = 90927.2, overlap = 68
PHY-3002 : Step(63): len = 92360.4, overlap = 65.4062
PHY-3002 : Step(64): len = 91979.5, overlap = 67.0312
PHY-3002 : Step(65): len = 92262.6, overlap = 69.75
PHY-3002 : Step(66): len = 92998.2, overlap = 70.2188
PHY-3002 : Step(67): len = 93080.2, overlap = 70.2188
PHY-3002 : Step(68): len = 93028.3, overlap = 71.6562
PHY-3002 : Step(69): len = 92842.5, overlap = 71.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000105823
PHY-3002 : Step(70): len = 93603.3, overlap = 67.875
PHY-3002 : Step(71): len = 93653, overlap = 68
PHY-3002 : Step(72): len = 94008.9, overlap = 66.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4827.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 124544, over cnt = 607(5%), over = 3247, worst = 35
PHY-1001 : End global iterations;  0.241260s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 80.69, top5 = 64.02, top10 = 54.40, top15 = 47.77.
PHY-3001 : End congestion estimation;  0.299306s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.37593e-06
PHY-3002 : Step(73): len = 102967, overlap = 76.9062
PHY-3002 : Step(74): len = 103034, overlap = 84.1562
PHY-3002 : Step(75): len = 98727.9, overlap = 99.5625
PHY-3002 : Step(76): len = 98631.9, overlap = 114.969
PHY-3002 : Step(77): len = 93143.5, overlap = 143.406
PHY-3002 : Step(78): len = 90294.8, overlap = 165.719
PHY-3002 : Step(79): len = 85887, overlap = 166
PHY-3002 : Step(80): len = 85511.5, overlap = 159.625
PHY-3002 : Step(81): len = 82797.2, overlap = 169.719
PHY-3002 : Step(82): len = 82161.3, overlap = 170.375
PHY-3002 : Step(83): len = 82536.6, overlap = 168.469
PHY-3002 : Step(84): len = 82469.1, overlap = 142.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.75185e-06
PHY-3002 : Step(85): len = 84100.3, overlap = 140.25
PHY-3002 : Step(86): len = 85031.1, overlap = 139
PHY-3002 : Step(87): len = 86490.3, overlap = 131.719
PHY-3002 : Step(88): len = 87204.9, overlap = 127.094
PHY-3002 : Step(89): len = 87058.5, overlap = 118.031
PHY-3002 : Step(90): len = 86988.5, overlap = 116.219
PHY-3002 : Step(91): len = 86605, overlap = 111.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35037e-05
PHY-3002 : Step(92): len = 89236.7, overlap = 110.094
PHY-3002 : Step(93): len = 89236.7, overlap = 110.094
PHY-3002 : Step(94): len = 88563, overlap = 108.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1849e-05
PHY-3002 : Step(95): len = 95601.2, overlap = 107.656
PHY-3002 : Step(96): len = 96647.2, overlap = 96.2812
PHY-3002 : Step(97): len = 95465.9, overlap = 94.2812
PHY-3002 : Step(98): len = 96386.2, overlap = 92.625
PHY-3002 : Step(99): len = 97758.8, overlap = 88.875
PHY-3002 : Step(100): len = 98338.9, overlap = 79.5938
PHY-3002 : Step(101): len = 99055.8, overlap = 73.125
PHY-3002 : Step(102): len = 99427.5, overlap = 71.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.3698e-05
PHY-3002 : Step(103): len = 100387, overlap = 71.3125
PHY-3002 : Step(104): len = 101271, overlap = 70.0312
PHY-3002 : Step(105): len = 103609, overlap = 66.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.7396e-05
PHY-3002 : Step(106): len = 107233, overlap = 53.9062
PHY-3002 : Step(107): len = 111236, overlap = 50.3125
PHY-3002 : Step(108): len = 116622, overlap = 33.875
PHY-3002 : Step(109): len = 116336, overlap = 33.0625
PHY-3002 : Step(110): len = 115468, overlap = 33.3438
PHY-3002 : Step(111): len = 113242, overlap = 34.5
PHY-3002 : Step(112): len = 111296, overlap = 32.875
PHY-3002 : Step(113): len = 111319, overlap = 34.4688
PHY-3002 : Step(114): len = 109474, overlap = 34.5312
PHY-3002 : Step(115): len = 109224, overlap = 32.4375
PHY-3002 : Step(116): len = 109057, overlap = 33.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000174792
PHY-3002 : Step(117): len = 110499, overlap = 34.2188
PHY-3002 : Step(118): len = 111318, overlap = 34.2812
PHY-3002 : Step(119): len = 112563, overlap = 30.5
PHY-3002 : Step(120): len = 113232, overlap = 22.9375
PHY-3002 : Step(121): len = 113743, overlap = 23.9062
PHY-3002 : Step(122): len = 114550, overlap = 24.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000349584
PHY-3002 : Step(123): len = 115164, overlap = 20.1562
PHY-3002 : Step(124): len = 116280, overlap = 19.2812
PHY-3002 : Step(125): len = 116790, overlap = 19.4375
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/4827.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 129320, over cnt = 587(5%), over = 2898, worst = 26
PHY-1001 : End global iterations;  0.238356s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (32.8%)

PHY-1001 : Congestion index: top1 = 74.10, top5 = 56.32, top10 = 47.35, top15 = 42.21.
PHY-3001 : End congestion estimation;  0.296793s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (42.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.00797e-05
PHY-3002 : Step(126): len = 116813, overlap = 172.625
PHY-3002 : Step(127): len = 117821, overlap = 165.688
PHY-3002 : Step(128): len = 116926, overlap = 152.281
PHY-3002 : Step(129): len = 115365, overlap = 149.656
PHY-3002 : Step(130): len = 114452, overlap = 167.688
PHY-3002 : Step(131): len = 111624, overlap = 165.594
PHY-3002 : Step(132): len = 110820, overlap = 153.719
PHY-3002 : Step(133): len = 109313, overlap = 150.656
PHY-3002 : Step(134): len = 107095, overlap = 155.719
PHY-3002 : Step(135): len = 103626, overlap = 166
PHY-3002 : Step(136): len = 102573, overlap = 166.5
PHY-3002 : Step(137): len = 101327, overlap = 159.25
PHY-3002 : Step(138): len = 100728, overlap = 155.562
PHY-3002 : Step(139): len = 100379, overlap = 153.688
PHY-3002 : Step(140): len = 99490.8, overlap = 158.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.01594e-05
PHY-3002 : Step(141): len = 101157, overlap = 152.25
PHY-3002 : Step(142): len = 101586, overlap = 153.812
PHY-3002 : Step(143): len = 102753, overlap = 153.875
PHY-3002 : Step(144): len = 103109, overlap = 148.25
PHY-3002 : Step(145): len = 103262, overlap = 142.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000160319
PHY-3002 : Step(146): len = 105060, overlap = 136.812
PHY-3002 : Step(147): len = 105727, overlap = 132.969
PHY-3002 : Step(148): len = 107306, overlap = 133.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260326
PHY-3002 : Step(149): len = 107460, overlap = 135.5
PHY-3002 : Step(150): len = 108945, overlap = 128.031
PHY-3002 : Step(151): len = 110719, overlap = 125.688
PHY-3002 : Step(152): len = 112733, overlap = 118.688
PHY-3002 : Step(153): len = 113577, overlap = 120
PHY-3002 : Step(154): len = 113538, overlap = 121.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000520652
PHY-3002 : Step(155): len = 113943, overlap = 118.688
PHY-3002 : Step(156): len = 114587, overlap = 120.969
PHY-3002 : Step(157): len = 115546, overlap = 120.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000842414
PHY-3002 : Step(158): len = 115809, overlap = 120.031
PHY-3002 : Step(159): len = 116824, overlap = 116.438
PHY-3002 : Step(160): len = 118295, overlap = 118.375
PHY-3002 : Step(161): len = 119113, overlap = 119.094
PHY-3002 : Step(162): len = 119484, overlap = 119.375
PHY-3002 : Step(163): len = 119815, overlap = 118.156
PHY-3002 : Step(164): len = 120156, overlap = 116.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138565
PHY-3002 : Step(165): len = 120382, overlap = 116.062
PHY-3002 : Step(166): len = 121142, overlap = 114.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00224198
PHY-3002 : Step(167): len = 121350, overlap = 114.406
PHY-3002 : Step(168): len = 121779, overlap = 113
PHY-3002 : Step(169): len = 122170, overlap = 112.312
PHY-3002 : Step(170): len = 122409, overlap = 112.531
PHY-3002 : Step(171): len = 122733, overlap = 111.844
PHY-3002 : Step(172): len = 122950, overlap = 113.031
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 113.03 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 197/4827.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 140704, over cnt = 666(6%), over = 2516, worst = 19
PHY-1001 : End global iterations;  0.289137s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (21.6%)

PHY-1001 : Congestion index: top1 = 75.07, top5 = 52.19, top10 = 44.92, top15 = 40.76.
PHY-1001 : End incremental global routing;  0.341558s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (18.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 17722, tnet num: 4824, tinst num: 3452, tnode num: 22554, tedge num: 30892.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.446408s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.952604s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (41.0%)

OPT-1001 : Current memory(MB): used = 300, reserve = 275, peak = 300.
OPT-1001 : End physical optimization;  0.986879s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (42.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1175 LUT to BLE ...
SYN-4008 : Packed 1175 LUT and 700 SEQ to BLE.
SYN-4003 : Packing 597 remaining SEQ's ...
SYN-4005 : Packed 232 SEQ with LUT/SLICE
SYN-4006 : 350 single LUT's are left
SYN-4006 : 365 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1540/2523 primitive instances ...
PHY-3001 : End packing;  0.143332s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.6%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1810 instances
RUN-1001 : 882 mslices, 882 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4204 nets
RUN-1001 : 2822 nets have 2 pins
RUN-1001 : 1049 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1807 instances, 1764 slices, 126 macros(937 instances: 605 mslices 332 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 122568, Over = 142.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2519/4204.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 141688, over cnt = 551(4%), over = 1693, worst = 16
PHY-1002 : len = 149536, over cnt = 290(2%), over = 579, worst = 15
PHY-1002 : len = 152880, over cnt = 96(0%), over = 164, worst = 10
PHY-1002 : len = 154992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 155072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442572s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.8%)

PHY-1001 : Congestion index: top1 = 55.76, top5 = 45.23, top10 = 40.41, top15 = 37.45.
PHY-3001 : End congestion estimation;  0.505846s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.76279e-05
PHY-3002 : Step(173): len = 108876, overlap = 146.25
PHY-3002 : Step(174): len = 107195, overlap = 144.25
PHY-3002 : Step(175): len = 105720, overlap = 144.25
PHY-3002 : Step(176): len = 105437, overlap = 147.75
PHY-3002 : Step(177): len = 105117, overlap = 139.5
PHY-3002 : Step(178): len = 104475, overlap = 142.75
PHY-3002 : Step(179): len = 103409, overlap = 142.5
PHY-3002 : Step(180): len = 102665, overlap = 144
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.52558e-05
PHY-3002 : Step(181): len = 106637, overlap = 134.5
PHY-3002 : Step(182): len = 107308, overlap = 134.75
PHY-3002 : Step(183): len = 108561, overlap = 128
PHY-3002 : Step(184): len = 108914, overlap = 126
PHY-3002 : Step(185): len = 109058, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110512
PHY-3002 : Step(186): len = 112205, overlap = 112.5
PHY-3002 : Step(187): len = 113755, overlap = 111.5
PHY-3002 : Step(188): len = 116588, overlap = 103
PHY-3002 : Step(189): len = 117816, overlap = 101
PHY-3002 : Step(190): len = 115201, overlap = 98.5
PHY-3002 : Step(191): len = 114726, overlap = 97.25
PHY-3002 : Step(192): len = 114298, overlap = 98.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.441445s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (21.2%)

PHY-3001 : Trial Legalized: Len = 124878
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 232/4204.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 146264, over cnt = 461(4%), over = 814, worst = 9
PHY-1002 : len = 150424, over cnt = 272(2%), over = 362, worst = 5
PHY-1002 : len = 154496, over cnt = 47(0%), over = 50, worst = 3
PHY-1002 : len = 155176, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 155808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.567702s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 50.21, top5 = 42.13, top10 = 38.20, top15 = 35.71.
PHY-3001 : End congestion estimation;  0.634966s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (41.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.11627e-05
PHY-3002 : Step(193): len = 118337, overlap = 47.5
PHY-3002 : Step(194): len = 117355, overlap = 63.75
PHY-3002 : Step(195): len = 116979, overlap = 64.75
PHY-3002 : Step(196): len = 116903, overlap = 65.25
PHY-3002 : Step(197): len = 116979, overlap = 63.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102325
PHY-3002 : Step(198): len = 119264, overlap = 53.75
PHY-3002 : Step(199): len = 119750, overlap = 53.75
PHY-3002 : Step(200): len = 120452, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204651
PHY-3002 : Step(201): len = 121954, overlap = 48
PHY-3002 : Step(202): len = 122705, overlap = 43.75
PHY-3002 : Step(203): len = 124134, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 125692, Over = 0
PHY-3001 : End spreading;  0.011455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 125692, Over = 0
RUN-1003 : finish command "place" in  10.321012s wall, 2.859375s user + 0.562500s system = 3.421875s CPU (33.2%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 301 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.154912s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (74.4%)

RUN-1004 : used memory is 274 MB, reserved memory is 249 MB, peak memory is 360 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1810 instances
RUN-1001 : 882 mslices, 882 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4204 nets
RUN-1001 : 2822 nets have 2 pins
RUN-1001 : 1049 nets have [3 - 5] pins
RUN-1001 : 194 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 14998, tnet num: 4201, tinst num: 1807, tnode num: 18381, tedge num: 27499.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 882 mslices, 882 lslices, 18 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4201 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1568 clock pins, and constraint 3381 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 145704, over cnt = 455(4%), over = 801, worst = 9
PHY-1002 : len = 149208, over cnt = 280(2%), over = 408, worst = 5
PHY-1002 : len = 153128, over cnt = 89(0%), over = 120, worst = 4
PHY-1002 : len = 154560, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 155152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.552297s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 48.89, top5 = 41.71, top10 = 37.82, top15 = 35.19.
PHY-1001 : End global routing;  0.623379s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (30.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 345, reserve = 321, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 430, reserve = 407, peak = 430.
PHY-1001 : End build detailed router design. 1.968390s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (46.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 68304, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.350241s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.6%)

PHY-1001 : Current memory(MB): used = 441, reserve = 419, peak = 441.
PHY-1001 : End phase 1; 0.352046s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 361448, over cnt = 150(0%), over = 150, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 443, reserve = 420, peak = 443.
PHY-1001 : End initial routed; 2.848675s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (38.4%)

PHY-1001 : Current memory(MB): used = 443, reserve = 420, peak = 443.
PHY-1001 : End phase 2; 2.848728s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (38.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 359000, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.203193s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 359032, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.045455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 359112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.038056s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 18 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.555720s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (50.6%)

PHY-1001 : Current memory(MB): used = 461, reserve = 439, peak = 461.
PHY-1001 : End phase 3; 0.906701s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (48.3%)

PHY-1003 : Routed, final wirelength = 359112
PHY-1001 : Current memory(MB): used = 462, reserve = 440, peak = 462.
PHY-1001 : End export database. 0.011028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.222442s wall, 2.625000s user + 0.031250s system = 2.656250s CPU (42.7%)

RUN-1003 : finish command "route" in  7.568241s wall, 3.062500s user + 0.031250s system = 3.093750s CPU (40.9%)

RUN-1004 : used memory is 396 MB, reserved memory is 376 MB, peak memory is 462 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     3061   out of   5824   52.56%
#reg                     1309   out of   5824   22.48%
#le                      3426
  #lut only              2117   out of   3426   61.79%
  #reg only               365   out of   3426   10.65%
  #lut&reg                944   out of   3426   27.55%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                                  Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                    778
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/u_svpwm/mult0_syn_1403.q0    7
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3426   |2124    |937     |1321    |11      |10      |
|  u_foc_controller      |foc_controller    |3155   |1890    |901     |1164    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |142    |83      |28      |73      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |417    |245     |156     |93      |0       |0       |
|      u_as5600_read     |i2c_register_read |259    |171     |82      |57      |0       |0       |
|    u_foc_top           |foc_top           |2595   |1561    |717     |998     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |19     |15      |4       |8       |0       |0       |
|      u_cartesian2polar |cartesian2polar   |383    |320     |59      |180     |8       |1       |
|      u_clark_tr        |clark_tr          |180    |45      |44      |114     |0       |0       |
|      u_id_pi           |pi_controller     |560    |313     |206     |164     |0       |3       |
|      u_iq_pi           |pi_controller     |651    |354     |240     |166     |0       |2       |
|      u_park_tr         |park_tr           |212    |150     |44      |94      |2       |4       |
|        u_sincos        |sincos            |148    |121     |26      |63      |2       |0       |
|      u_svpwm           |svpwm             |458    |304     |95      |188     |1       |0       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |195    |180     |14      |113     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2801  
    #2          2       564   
    #3          3       420   
    #4          4        65   
    #5        5-10      209   
    #6        11-50     114   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.39            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.249275s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (67.5%)

RUN-1004 : used memory is 400 MB, reserved memory is 380 MB, peak memory is 476 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1807
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4204, pip num: 32728
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1037 valid insts, and 104360 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.173327s wall, 19.312500s user + 0.093750s system = 19.406250s CPU (611.5%)

RUN-1004 : used memory is 411 MB, reserved memory is 393 MB, peak memory is 581 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_213135.log"
