

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'
================================================================
* Date:           Mon Jul 14 02:16:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1324|     1324|  13.240 us|  13.240 us|  1313|  1313|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_3_loop_for_channel_pad_3  |     1322|     1322|        12|          1|          1|  1312|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 15 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten37"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln83 = store i4 0, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 19 'store' 'store_ln83' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln85 = store i8 0, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 20 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i129"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i11 %indvar_flatten37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 22 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln83 = icmp_eq  i11 %indvar_flatten37_load, i11 1312" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 23 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln83 = add i11 %indvar_flatten37_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 24 'add' 'add_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc15.i141, void %for.body4.i147.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 25 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 26 'load' 'n_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln85 = icmp_eq  i8 %n_load, i8 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 28 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln83 = select i1 %icmp_ln85, i8 0, i8 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 29 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln83_1 = add i4 %c_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 30 'add' 'add_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln83_1 = select i1 %icmp_ln85, i4 %add_ln83_1, i4 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 31 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%empty = shl i4 %select_ln83_1, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 32 'shl' 'empty' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%p_cast69 = zext i4 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 33 'zext' 'p_cast69' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln83, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 34 'partselect' 'tmp_16' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%icmp_ln86 = icmp_eq  i7 %tmp_16, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 35 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln86 = add i8 %select_ln83, i8 %p_cast69" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 36 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [12/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 37 'urem' 'urem_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln85 = add i8 %select_ln83, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 38 'add' 'add_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln83 = store i11 %add_ln83, i11 %indvar_flatten37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 39 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln83 = store i4 %select_ln83_1, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 40 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln85 = store i8 %add_ln85, i8 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.body4.i129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 42 'br' 'br_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 43 [11/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 43 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 44 [10/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 44 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 45 [9/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 45 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 46 [8/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 46 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 47 [7/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 47 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 48 [6/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 48 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 49 [5/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 49 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%select_ln83_1_cast = zext i4 %select_ln83_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 50 'zext' 'select_ln83_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 51 'mul' 'p_cast71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 52 [4/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 52 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 53 'mul' 'p_cast71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 54 [3/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 54 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_1)   --->   "%p_cast71 = mul i11 %select_ln83_1_cast, i11 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 55 'mul' 'p_cast71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln83_1, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 56 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln83_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 58 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln85_1 = add i11 %p_shl, i11 %zext_ln85_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 59 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %select_ln83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 60 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i8 %select_ln83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 61 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.76ns)   --->   "%icmp_ln86_1 = icmp_ugt  i8 %select_ln83, i8 161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 62 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.28ns)   --->   "%or_ln86 = or i1 %icmp_ln86, i1 %icmp_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 63 'or' 'or_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln86_1 = add i11 %zext_ln85, i11 %p_cast71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 64 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 65 [2/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 65 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.76ns)   --->   "%add_ln86_2 = add i9 %zext_ln85_1, i9 510" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 66 'add' 'add_ln86_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i9 %add_ln86_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 67 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln86_3 = add i11 %sext_ln86, i11 %add_ln85_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 68 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i11 %add_ln86_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 69 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%OutConv2_addr = getelementptr i16 %OutConv2, i64 0, i64 %zext_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 70 'getelementptr' 'OutConv2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (1.23ns)   --->   "%OutConv2_load = load i11 %OutConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 71 'load' 'OutConv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_11 : Operation 94 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 4.11>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_3_loop_for_channel_pad_3_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1312, i64 1312, i64 1312"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 74 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln86_1 = add i11 %zext_ln85, i11 %p_cast71" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 75 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i11 %add_ln86_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 76 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (2.23ns)   --->   "%mul_ln86 = mul i23 %zext_ln86_3, i23 2731" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 77 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln86, i32 13, i32 22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 78 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %tmp_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 79 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/12] (1.89ns)   --->   "%urem_ln86 = urem i8 %add_ln86, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 80 'urem' 'urem_ln86' <Predicate = true> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i2 %urem_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 81 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%OutPadConv3_addr = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 82 'getelementptr' 'OutPadConv3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%OutPadConv3_1_addr = getelementptr i16 %OutPadConv3_1, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 83 'getelementptr' 'OutPadConv3_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%OutPadConv3_2_addr = getelementptr i16 %OutPadConv3_2, i64 0, i64 %zext_ln86" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 84 'getelementptr' 'OutPadConv3_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutConv2_load = load i11 %OutConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 85 'load' 'OutConv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_12 : Operation 86 [1/1] (0.35ns)   --->   "%storemerge573 = select i1 %or_ln86, i16 0, i16 %OutConv2_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 86 'select' 'storemerge573' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.54ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %arrayidx.i130571.case.2, i2 0, void %arrayidx.i130571.case.0, i2 1, void %arrayidx.i130571.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 87 'switch' 'switch_ln86' <Predicate = true> <Delay = 0.54>
ST_12 : Operation 88 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 88 'store' 'store_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 89 'br' 'br_ln0' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 90 'store' 'store_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 91 'br' 'br_ln0' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln86 = store i16 %storemerge573, i9 %OutPadConv3_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:38]   --->   Operation 92 'store' 'store_ln86' <Predicate = (trunc_ln86 != 0 & trunc_ln86 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 438> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i130571.exit"   --->   Operation 93 'br' 'br_ln0' <Predicate = (trunc_ln86 != 0 & trunc_ln86 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPadConv3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPadConv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutConv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0100000000000]
c                     (alloca           ) [ 0100000000000]
indvar_flatten37      (alloca           ) [ 0100000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln83            (store            ) [ 0000000000000]
store_ln85            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten37_load (load             ) [ 0000000000000]
icmp_ln83             (icmp             ) [ 0111111111110]
add_ln83              (add              ) [ 0000000000000]
br_ln83               (br               ) [ 0000000000000]
n_load                (load             ) [ 0000000000000]
c_load                (load             ) [ 0000000000000]
icmp_ln85             (icmp             ) [ 0000000000000]
select_ln83           (select           ) [ 0111111111110]
add_ln83_1            (add              ) [ 0000000000000]
select_ln83_1         (select           ) [ 0111111111110]
empty                 (shl              ) [ 0000000000000]
p_cast69              (zext             ) [ 0000000000000]
tmp_16                (partselect       ) [ 0000000000000]
icmp_ln86             (icmp             ) [ 0111111111110]
add_ln86              (add              ) [ 0111111111111]
add_ln85              (add              ) [ 0000000000000]
store_ln83            (store            ) [ 0000000000000]
store_ln83            (store            ) [ 0000000000000]
store_ln85            (store            ) [ 0000000000000]
br_ln85               (br               ) [ 0000000000000]
select_ln83_1_cast    (zext             ) [ 0100000000110]
p_cast71              (mul              ) [ 0100000000001]
p_shl                 (bitconcatenate   ) [ 0000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000]
zext_ln85_2           (zext             ) [ 0000000000000]
add_ln85_1            (add              ) [ 0000000000000]
zext_ln85             (zext             ) [ 0100000000001]
zext_ln85_1           (zext             ) [ 0000000000000]
icmp_ln86_1           (icmp             ) [ 0000000000000]
or_ln86               (or               ) [ 0100000000001]
add_ln86_2            (add              ) [ 0000000000000]
sext_ln86             (sext             ) [ 0000000000000]
add_ln86_3            (add              ) [ 0000000000000]
zext_ln86_1           (zext             ) [ 0000000000000]
OutConv2_addr         (getelementptr    ) [ 0100000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln85     (specpipeline     ) [ 0000000000000]
add_ln86_1            (add              ) [ 0000000000000]
zext_ln86_3           (zext             ) [ 0000000000000]
mul_ln86              (mul              ) [ 0000000000000]
tmp_17                (partselect       ) [ 0000000000000]
zext_ln86             (zext             ) [ 0000000000000]
urem_ln86             (urem             ) [ 0000000000000]
trunc_ln86            (trunc            ) [ 0100000000001]
OutPadConv3_addr      (getelementptr    ) [ 0000000000000]
OutPadConv3_1_addr    (getelementptr    ) [ 0000000000000]
OutPadConv3_2_addr    (getelementptr    ) [ 0000000000000]
OutConv2_load         (load             ) [ 0000000000000]
storemerge573         (select           ) [ 0000000000000]
switch_ln86           (switch           ) [ 0000000000000]
store_ln86            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
store_ln86            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
store_ln86            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv3_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv3_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPadConv3_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv3_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutPadConv3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OutConv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_3_loop_for_channel_pad_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="n_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten37_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="OutConv2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv2_addr/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutConv2_load/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="OutPadConv3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv3_addr/12 "/>
</bind>
</comp>

<comp id="110" class="1004" name="OutPadConv3_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv3_1_addr/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="OutPadConv3_2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv3_2_addr/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln86_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln86_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/12 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln86_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="11" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln83_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln85_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten37_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln83_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln83_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="n_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln85_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln83_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln83_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln83_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_cast69_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast69/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_16_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="4" slack="0"/>
<pin id="221" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln86_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln86_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln86/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln85_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln83_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln83_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln85_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln83_1_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="8"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln83_1_cast/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="10"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="10"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln85_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln85_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln85_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="10"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/11 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln85_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="10"/>
<pin id="297" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/11 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln86_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="10"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln86_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="10"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln86_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_2/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln86_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln86_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_3/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln86_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln86_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_3/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mul_ln86_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="13" slack="0"/>
<pin id="335" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln86/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_17_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="23" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln86_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/12 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln86_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="storemerge573_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge573/12 "/>
</bind>
</comp>

<comp id="369" class="1004" name="switch_ln86_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln86/12 "/>
</bind>
</comp>

<comp id="377" class="1007" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_cast71/9 add_ln86_1/11 "/>
</bind>
</comp>

<comp id="386" class="1005" name="n_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="393" class="1005" name="c_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="400" class="1005" name="indvar_flatten37_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln83_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="10"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="411" class="1005" name="select_ln83_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="10"/>
<pin id="413" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

<comp id="418" class="1005" name="select_ln83_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="8"/>
<pin id="420" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="select_ln83_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln86_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="10"/>
<pin id="427" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="430" class="1005" name="add_ln86_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln83_1_cast_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="1"/>
<pin id="437" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83_1_cast "/>
</bind>
</comp>

<comp id="440" class="1005" name="zext_ln85_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="1"/>
<pin id="442" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="445" class="1005" name="or_ln86_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln86 "/>
</bind>
</comp>

<comp id="450" class="1005" name="OutConv2_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="1"/>
<pin id="452" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="103" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="117" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="175" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="184" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="184" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="212" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="184" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="166" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="198" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="244" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="295" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="286" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="358"><net_src comp="238" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="97" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="368"><net_src comp="359" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="374"><net_src comp="355" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="74" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="265" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="292" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="389"><net_src comp="78" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="396"><net_src comp="82" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="403"><net_src comp="86" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="410"><net_src comp="160" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="184" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="421"><net_src comp="198" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="428"><net_src comp="226" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="433"><net_src comp="232" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="438"><net_src comp="265" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="443"><net_src comp="292" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="448"><net_src comp="303" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="453"><net_src comp="90" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv3_2 | {12 }
	Port: OutPadConv3_1 | {12 }
	Port: OutPadConv3 | {12 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 : OutConv2 | {11 12 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln83 : 1
		store_ln85 : 1
		indvar_flatten37_load : 1
		icmp_ln83 : 2
		add_ln83 : 2
		br_ln83 : 3
		n_load : 1
		c_load : 1
		icmp_ln85 : 2
		select_ln83 : 3
		add_ln83_1 : 2
		select_ln83_1 : 3
		empty : 4
		p_cast69 : 4
		tmp_16 : 4
		icmp_ln86 : 5
		add_ln86 : 5
		urem_ln86 : 6
		add_ln85 : 4
		store_ln83 : 3
		store_ln83 : 4
		store_ln85 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		p_cast71 : 1
	State 10
	State 11
		zext_ln85_2 : 1
		add_ln85_1 : 2
		or_ln86 : 1
		add_ln86_1 : 1
		add_ln86_2 : 1
		sext_ln86 : 2
		add_ln86_3 : 3
		zext_ln86_1 : 4
		OutConv2_addr : 5
		OutConv2_load : 6
	State 12
		zext_ln86_3 : 1
		mul_ln86 : 2
		tmp_17 : 3
		zext_ln86 : 4
		trunc_ln86 : 1
		OutPadConv3_addr : 5
		OutPadConv3_1_addr : 5
		OutPadConv3_2_addr : 5
		storemerge573 : 1
		switch_ln86 : 2
		store_ln86 : 6
		store_ln86 : 6
		store_ln86 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   urem   |         grp_fu_238        |    0    |   189   |   106   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln83_fu_166      |    0    |    0    |    18   |
|          |     add_ln83_1_fu_192     |    0    |    0    |    12   |
|          |      add_ln86_fu_232      |    0    |    0    |    15   |
|    add   |      add_ln85_fu_244      |    0    |    0    |    15   |
|          |     add_ln85_1_fu_286     |    0    |    0    |    17   |
|          |     add_ln86_2_fu_308     |    0    |    0    |    15   |
|          |     add_ln86_3_fu_318     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln83_fu_160     |    0    |    0    |    18   |
|   icmp   |      icmp_ln85_fu_178     |    0    |    0    |    15   |
|          |      icmp_ln86_fu_226     |    0    |    0    |    14   |
|          |     icmp_ln86_1_fu_298    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln83_fu_184    |    0    |    0    |    8    |
|  select  |    select_ln83_1_fu_198   |    0    |    0    |    4    |
|          |    storemerge573_fu_359   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln86_fu_332      |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln86_fu_303      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_377        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    shl   |        empty_fu_206       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_cast69_fu_212      |    0    |    0    |    0    |
|          | select_ln83_1_cast_fu_265 |    0    |    0    |    0    |
|          |     zext_ln85_2_fu_282    |    0    |    0    |    0    |
|   zext   |      zext_ln85_fu_292     |    0    |    0    |    0    |
|          |     zext_ln85_1_fu_295    |    0    |    0    |    0    |
|          |     zext_ln86_1_fu_324    |    0    |    0    |    0    |
|          |     zext_ln86_3_fu_329    |    0    |    0    |    0    |
|          |      zext_ln86_fu_348     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       tmp_16_fu_216       |    0    |    0    |    0    |
|          |       tmp_17_fu_338       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_268       |    0    |    0    |    0    |
|          |         tmp_fu_275        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln86_fu_314     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln86_fu_355     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  switch  |     switch_ln86_fu_369    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   189   |   312   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   OutConv2_addr_reg_450  |   11   |
|     add_ln86_reg_430     |    8   |
|         c_reg_393        |    4   |
|     icmp_ln83_reg_407    |    1   |
|     icmp_ln86_reg_425    |    1   |
| indvar_flatten37_reg_400 |   11   |
|         n_reg_386        |    8   |
|      or_ln86_reg_445     |    1   |
|select_ln83_1_cast_reg_435|   11   |
|   select_ln83_1_reg_418  |    4   |
|    select_ln83_reg_411   |    8   |
|     zext_ln85_reg_440    |   11   |
+--------------------------+--------+
|           Total          |   79   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|    grp_fu_238    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_377    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   62   ||   1.33  ||    0    ||    32   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   189  |   312  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   32   |
|  Register |    -   |    -   |   79   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   268  |   344  |
+-----------+--------+--------+--------+--------+
