
*** Running vivado
    with args -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 550.902 ; gain = 181.137
Command: read_checkpoint -auto_incremental -incremental {K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/alu.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/alu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top alu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22024
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.059 ; gain = 438.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:16]
INFO: [Synth 8-3491] module 'adder' declared at 'K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:9' bound to instance 'adder_module_inst' of component 'adder' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:75]
INFO: [Synth 8-638] synthesizing module 'adder' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:19]
	Parameter n bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'carry' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'difference' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
WARNING: [Synth 8-614] signal 'borrow' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:19]
INFO: [Synth 8-3491] module 'mult' declared at 'K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'mult_module_inst' of component 'mult' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mult' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:16]
	Parameter n bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:24]
WARNING: [Synth 8-614] signal 'temp2' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/multiplier.vhd:16]
INFO: [Synth 8-3491] module 'logic_unit' declared at 'K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:4' bound to instance 'logic_module_inst' of component 'logic_unit' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:90]
INFO: [Synth 8-638] synthesizing module 'logic_unit' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:14]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logic_unit' (0#1) [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/logic_unit.vhd:14]
INFO: [Synth 8-3491] module 'shifter' declared at 'K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:7' bound to instance 'shifter_module_inst' of component 'shifter' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:98]
INFO: [Synth 8-638] synthesizing module 'shifter' [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:19]
	Parameter n bound to: 6 - type: integer 
WARNING: [Synth 8-3819] Generic 'm' not present in instantiated entity will be ignored [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'shifter' (0#1) [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:19]
WARNING: [Synth 8-614] signal 'adder_out' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:106]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:106]
WARNING: [Synth 8-614] signal 'logic_out' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:106]
WARNING: [Synth 8-614] signal 'shift_out' is read in the process but is not in the sensitivity list [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/alu.vhd:16]
WARNING: [Synth 8-3848] Net carry in module/entity adder does not have driver. [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:35]
WARNING: [Synth 8-3848] Net difference in module/entity adder does not have driver. [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:36]
WARNING: [Synth 8-3848] Net borrow in module/entity adder does not have driver. [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/adder.vhd:37]
WARNING: [Synth 8-3848] Net r in module/entity shifter does not have driver. [K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.srcs/sources_1/new/shifter.vhd:15]
WARNING: [Synth 8-7129] Port r[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[1] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[0] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module shifter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.324 ; gain = 544.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.324 ; gain = 544.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.324 ; gain = 544.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.324 ; gain = 544.297
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    14|
|3     |LUT3   |     2|
|4     |LUT4   |     9|
|5     |LUT5   |    11|
|6     |LUT6   |    34|
|7     |IBUF   |    16|
|8     |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------+------+
|      |Instance            |Module |Cells |
+------+--------------------+-------+------+
|1     |top                 |       |   100|
|2     |  adder_module_inst |adder  |    14|
|3     |  mult_module_inst  |mult   |    64|
+------+--------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.844 ; gain = 744.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1315.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the file specified.
Synth Design complete | Checksum: 90c33f66
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.074 ; gain = 858.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1412.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab3/lab3/lab3.runs/synth_1/alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 22:13:37 2024...
