

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Wed Jun 12 19:03:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  434|  8323090|  434|  8323090|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        | Loop Name|  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- Loop 1  |  65536|  8323072|         2|          1|          1| 65536 ~ 8323072 |    yes   |
        |- Loop 2  |    416|    18560|         2|          1|          1|   416 ~ 18560   |    yes   |
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    196|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    256|
|Register         |        -|      -|     473|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     903|    454|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_32s_32sbkb_U1  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mul_32s_32sbkb_U2  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      8|  430|   2|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |ultra_mul_mul_16scud_U3  |ultra_mul_mul_16scud  |  i0 * i0  |
    |ultra_mul_mul_16scud_U4  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U5  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U6  |ultra_mul_mul_16scud  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_140_p2                  |     +    |      0|  0|  39|          32|          32|
    |i_6_fu_153_p2                        |     +    |      0|  0|  38|          31|           1|
    |i_s_fu_172_p2                        |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_189_fu_167_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_190_fu_148_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_112_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state29_pp1_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 196|         190|         114|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  133|         29|    1|         29|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   15|          3|    1|          3|
    |i1_reg_85                      |    9|          2|   31|         62|
    |i_reg_96                       |    9|          2|   31|         62|
    |real_start                     |    9|          2|    1|          2|
    |stream_in_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out  |    9|          2|   16|         32|
    |stream_in_V_data_V_0_state     |   15|          3|    2|          6|
    |stream_in_V_last_0_state       |   15|          3|    2|          6|
    |stream_out_V_V_blk_n           |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  256|         55|   89|        211|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_304               |  32|   0|   32|          0|
    |KER_bound_reg_280               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  28|   0|   28|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |i1_reg_85                       |  31|   0|   31|          0|
    |i_reg_96                        |  31|   0|   31|          0|
    |lhs_V_4_reg_232                 |  32|   0|   32|          0|
    |p_9_reg_275                     |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |stream_in_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state      |   2|   0|    2|          0|
    |stream_in_V_last_0_state        |   2|   0|    2|          0|
    |tmp1_reg_294                    |  32|   0|   32|          0|
    |tmp2_reg_299                    |  32|   0|   32|          0|
    |tmp3_reg_265                    |  32|   0|   32|          0|
    |tmp4_reg_270                    |  32|   0|   32|          0|
    |tmp_189_reg_309                 |   1|   0|    1|          0|
    |tmp_190_reg_285                 |   1|   0|    1|          0|
    |tmp_data_V_1_reg_206            |  16|   0|   16|          0|
    |tmp_data_V_2_reg_211            |  16|   0|   16|          0|
    |tmp_data_V_3_reg_216            |  16|   0|   16|          0|
    |tmp_data_V_4_reg_222            |  16|   0|   16|          0|
    |tmp_data_V_5_reg_227            |  16|   0|   16|          0|
    |tmp_s_reg_202                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 473|   0|  473|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_out              | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_write            | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|stream_in_TDATA        |  in |   16|    axis    | stream_in_V_data_V |    pointer   |
|stream_in_TVALID       |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TREADY       | out |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TLAST        |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

