Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 13:09:19 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_timing -file ../Reports/synth_timing_one_hot.rpt
| Design       : divider
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 shifted_divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (system_clk rise@4.000ns - system_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.486ns (43.680%)  route 1.916ns (56.320%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.853 - 4.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.500    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, unplaced)       0.584     2.165    clk_IBUF_BUFG
                         FDRE                                         r  shifted_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.544 f  shifted_divisor_reg[0]/Q
                         net (fo=5, unplaced)         0.627     3.171    shifted_divisor_reg_n_0_[0]
                         LUT4 (Prop_lut4_I1_O)        0.251     3.422 r  FSM_onehot_state[4]_i_34/O
                         net (fo=1, unplaced)         0.000     3.422    FSM_onehot_state[4]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.879 r  FSM_onehot_state_reg[4]_i_22/CO[3]
                         net (fo=1, unplaced)         0.008     3.887    FSM_onehot_state_reg[4]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.985 r  FSM_onehot_state_reg[4]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.985    FSM_onehot_state_reg[4]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.083 r  FSM_onehot_state_reg[4]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.083    FSM_onehot_state_reg[4]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.181 r  FSM_onehot_state_reg[4]_i_2/CO[3]
                         net (fo=36, unplaced)        0.844     5.025    dvsr_less_than_dvnd
                         LUT3 (Prop_lut3_I2_O)        0.105     5.130 r  r[31]_i_1/O
                         net (fo=32, unplaced)        0.437     5.567    r[31]_i_1_n_0
                         FDRE                                         r  r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.724     4.724 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.337    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     5.414 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, unplaced)       0.439     5.853    clk_IBUF_BUFG
                         FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.167     6.020    
                         clock uncertainty           -0.035     5.985    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.820    r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.820    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  0.253    




