// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/13/2022 00:48:01"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoriaCache (
	clock,
	wren,
	data,
	address,
	hit,
	valid,
	LRU,
	dirty,
	writeBack,
	tag,
	dadoParaCPU);
input 	clock;
input 	wren;
input 	[2:0] data;
input 	[4:0] address;
output 	hit;
output 	valid;
output 	LRU;
output 	dirty;
output 	writeBack;
output 	[2:0] tag;
output 	[2:0] dadoParaCPU;

// Design Ports Information
// hit	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// valid	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LRU	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dirty	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// writeBack	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[1]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tag[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoParaCPU[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// address[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wren	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("memoriaCache_v.sdo");
// synopsys translate_on

wire \cache[4][7]~regout ;
wire \cache[0][7]~regout ;
wire \Mux10~0_combout ;
wire \cache[5][7]~regout ;
wire \Mux10~2_combout ;
wire \cache[7][7]~regout ;
wire \Mux10~3_combout ;
wire \cache[0][6]~regout ;
wire \cache[6][6]~regout ;
wire \cache[2][0]~regout ;
wire \cache[0][0]~regout ;
wire \Mux17~0_combout ;
wire \cache[3][0]~regout ;
wire \cache[4][1]~regout ;
wire \cache[5][1]~regout ;
wire \cache[1][1]~regout ;
wire \Mux16~2_combout ;
wire \cache[4][2]~regout ;
wire \cache[5][2]~regout ;
wire \cache[1][2]~regout ;
wire \Mux15~2_combout ;
wire \cache~32_combout ;
wire \cache[0][6]~49_combout ;
wire \cache[0][6]~50_combout ;
wire \cache[0][6]~51_combout ;
wire \cache~53_combout ;
wire \cache[0][2]~71_combout ;
wire \cache~73_combout ;
wire \cache~74_combout ;
wire \cache[2][2]~85_combout ;
wire \cache~86_combout ;
wire \cache~87_combout ;
wire \cache[5][7]~92_combout ;
wire \cache[7][7]~93_combout ;
wire \cache[2][0]~94_combout ;
wire \cache[0][0]~95_combout ;
wire \cache[3][0]~96_combout ;
wire \cache[4][1]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \via2~2_combout ;
wire \cache~29_combout ;
wire \cache[6][8]~33_combout ;
wire \cache[6][8]~regout ;
wire \via2~3_combout ;
wire \cache[0][3]~26_combout ;
wire \cache[0][8]~31_combout ;
wire \cache[0][8]~regout ;
wire \Mux6~0_combout ;
wire \via2~1_combout ;
wire \cache~28_combout ;
wire \cache[4][8]~30_combout ;
wire \cache[4][8]~regout ;
wire \Mux6~1_combout ;
wire \via2~0_combout ;
wire \cache[2][3]~23_combout ;
wire \cache[2][5]~regout ;
wire \cache[6][3]~27_combout ;
wire \cache[6][5]~regout ;
wire \cache[0][5]~88_combout ;
wire \cache[0][5]~regout ;
wire \cache[4][5]~feeder_combout ;
wire \cache[4][3]~24_combout ;
wire \cache[4][5]~regout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \cache[4][4]~regout ;
wire \cache[6][4]~regout ;
wire \cache[0][4]~regout ;
wire \cache[2][4]~regout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \cache[2][3]~regout ;
wire \cache[6][3]~regout ;
wire \cache[0][3]~regout ;
wire \cache[4][3]~feeder_combout ;
wire \cache[4][3]~regout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \valid~0_combout ;
wire \cache[6][7]~regout ;
wire \cache[2][7]~feeder_combout ;
wire \cache[2][7]~regout ;
wire \Mux10~1_combout ;
wire \cache[5][8]~40_combout ;
wire \cache[5][8]~76_combout ;
wire \cache[5][8]~regout ;
wire \cache[7][8]~75_combout ;
wire \cache[7][8]~regout ;
wire \Mux6~2_combout ;
wire \cache[1][3]~90_combout ;
wire \cache~37_combout ;
wire \cache[1][3]~regout ;
wire \cache[3][3]~35_combout ;
wire \cache[3][3]~36_combout ;
wire \cache[3][3]~regout ;
wire \Mux9~2_combout ;
wire \cache[5][3]~34_combout ;
wire \cache[5][3]~regout ;
wire \cache[7][3]~feeder_combout ;
wire \cache[7][3]~38_combout ;
wire \cache[7][3]~regout ;
wire \Mux9~3_combout ;
wire \cache[5][4]~regout ;
wire \cache[1][4]~39_combout ;
wire \cache[1][4]~regout ;
wire \Mux8~2_combout ;
wire \cache[3][4]~regout ;
wire \cache[7][4]~regout ;
wire \Mux8~3_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \cache~22_combout ;
wire \hit~reg0_regout ;
wire \valid~1_combout ;
wire \valid~reg0_regout ;
wire \LRU~0_combout ;
wire \LRU~1_combout ;
wire \LRU~reg0_regout ;
wire \cache~41_combout ;
wire \cache[2][6]~42_combout ;
wire \cache[2][6]~43_combout ;
wire \cache[2][6]~regout ;
wire \cache~44_combout ;
wire \cache~45_combout ;
wire \cache~46_combout ;
wire \cache~47_combout ;
wire \cache[4][6]~regout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \cache~52_combout ;
wire \cache~54_combout ;
wire \cache[5][6]~regout ;
wire \cache~58_combout ;
wire \cache[7][6]~regout ;
wire \wren~combout ;
wire \cache~56_combout ;
wire \cache~57_combout ;
wire \cache[1][6]~regout ;
wire \cache~55_combout ;
wire \cache[3][6]~regout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \dirty~0_combout ;
wire \dirty~reg0_regout ;
wire \writeBack~0_combout ;
wire \writeBack~reg0_regout ;
wire \tag~0_combout ;
wire \tag[0]~reg0_regout ;
wire \tag~1_combout ;
wire \tag[1]~reg0_regout ;
wire \cache[7][5]~feeder_combout ;
wire \cache[7][5]~regout ;
wire \cache[5][5]~regout ;
wire \cache[1][5]~91_combout ;
wire \cache[1][5]~regout ;
wire \cache[3][5]~regout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \tag~2_combout ;
wire \tag[2]~reg0_regout ;
wire \cache[0][0]~60_combout ;
wire \cache[6][0]~80_combout ;
wire \cache[6][0]~regout ;
wire \cache[4][0]~77_combout ;
wire \cache[4][0]~regout ;
wire \Mux17~1_combout ;
wire \varDadoWriteBack~0_combout ;
wire \varEndMem~0_combout ;
wire \varEndMem~1_combout ;
wire \cache~62_combout ;
wire \cache[7][1]~84_combout ;
wire \cache[7][2]~regout ;
wire \cache[3][2]~100_combout ;
wire \cache[3][1]~81_combout ;
wire \cache[3][2]~regout ;
wire \Mux15~3_combout ;
wire \cache[6][2]~regout ;
wire \cache~25_combout ;
wire \cache~48_combout ;
wire \cache[0][2]~68_combout ;
wire \cache[0][2]~69_combout ;
wire \cache[0][2]~70_combout ;
wire \cache[0][2]~72_combout ;
wire \cache[0][2]~regout ;
wire \cache~66_combout ;
wire \cache[2][2]~63_combout ;
wire \cache[2][2]~64_combout ;
wire \cache[2][2]~65_combout ;
wire \cache[2][2]~67_combout ;
wire \cache[2][2]~regout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \varDadoWriteBack~2_combout ;
wire \cache~61_combout ;
wire \cache[7][1]~regout ;
wire \cache[3][1]~99_combout ;
wire \cache[3][1]~regout ;
wire \Mux16~3_combout ;
wire \cache[6][1]~regout ;
wire \cache[0][1]~98_combout ;
wire \cache[0][0]~79_combout ;
wire \cache[0][1]~regout ;
wire \cache[2][1]~97_combout ;
wire \cache[2][1]~78_combout ;
wire \cache[2][1]~regout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \varDadoWriteBack~1_combout ;
wire \cache~59_combout ;
wire \cache[7][0]~regout ;
wire \cache[5][1]~82_combout ;
wire \cache[5][0]~regout ;
wire \cache[1][1]~83_combout ;
wire \cache[1][0]~regout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \dadoParaCPU~0_combout ;
wire \dadoParaCPU[0]~reg0_regout ;
wire \dadoParaCPU~1_combout ;
wire \dadoParaCPU[1]~reg0_regout ;
wire \dadoParaCPU~2_combout ;
wire \dadoParaCPU[2]~reg0_regout ;
wire [3:0] varEndMem;
wire [2:0] varDadoWriteBack;
wire [2:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [2:0] \data~combout ;
wire [4:0] \address~combout ;

wire [2:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

// Location: LCFF_X44_Y35_N5
cycloneii_lcell_ff \cache[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\valid~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\via2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][7]~regout ));

// Location: LCFF_X44_Y35_N19
cycloneii_lcell_ff \cache[0][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\valid~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\via2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][7]~regout ));

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & (\cache[4][7]~regout )) # (!\address~combout [1] & ((\cache[0][7]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[4][7]~regout ),
	.datad(\cache[0][7]~regout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hD9C8;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y35_N17
cycloneii_lcell_ff \cache[5][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[5][7]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\via2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][7]~regout ));

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\address~combout [0] & (((\address~combout [1])) # (!\cache[2][7]~regout ))) # (!\address~combout [0] & (((!\address~combout [1] & !\cache[0][7]~regout ))))

	.dataa(\cache[2][7]~regout ),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\cache[0][7]~regout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hC4C7;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y35_N15
cycloneii_lcell_ff \cache[7][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][7]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\via2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][7]~regout ));

// Location: LCCOMB_X41_Y35_N16
cycloneii_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\address~combout [1] & ((\Mux10~2_combout  & (\cache[7][7]~regout )) # (!\Mux10~2_combout  & ((\cache[5][7]~regout ))))) # (!\address~combout [1] & (((\Mux10~2_combout ))))

	.dataa(\cache[7][7]~regout ),
	.datab(\cache[5][7]~regout ),
	.datac(\address~combout [1]),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hAFC0;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N21
cycloneii_lcell_ff \cache[0][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][6]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][6]~regout ));

// Location: LCFF_X41_Y34_N11
cycloneii_lcell_ff \cache[6][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][6]~regout ));

// Location: LCFF_X38_Y34_N13
cycloneii_lcell_ff \cache[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][0]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[2][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][0]~regout ));

// Location: LCFF_X41_Y33_N1
cycloneii_lcell_ff \cache[0][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][0]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[0][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][0]~regout ));

// Location: LCCOMB_X38_Y34_N10
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\address~combout [1] & (((\address~combout [0])))) # (!\address~combout [1] & ((\address~combout [0] & (!\cache[2][0]~regout )) # (!\address~combout [0] & ((!\cache[0][0]~regout )))))

	.dataa(\cache[2][0]~regout ),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[0][0]~regout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hD0D3;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \cache[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][0]~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][0]~regout ));

// Location: LCFF_X40_Y34_N9
cycloneii_lcell_ff \cache[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[4][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][1]~regout ));

// Location: LCFF_X42_Y33_N29
cycloneii_lcell_ff \cache[5][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][1]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][1]~regout ));

// Location: LCFF_X41_Y33_N15
cycloneii_lcell_ff \cache[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[1][1]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][1]~regout ));

// Location: LCCOMB_X41_Y33_N14
cycloneii_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (\cache[5][1]~regout )) # (!\address~combout [1] & ((\cache[1][1]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[5][1]~regout ),
	.datac(\cache[1][1]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hEE50;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y34_N11
cycloneii_lcell_ff \cache[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][2]~regout ));

// Location: LCFF_X42_Y33_N13
cycloneii_lcell_ff \cache[5][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][1]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][2]~regout ));

// Location: LCFF_X40_Y34_N17
cycloneii_lcell_ff \cache[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][2]~regout ));

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[5][2]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & ((!\cache[1][2]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[5][2]~regout ),
	.datad(\cache[1][2]~regout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hA8B9;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
cycloneii_lcell_comb \cache~32 (
// Equation(s):
// \cache~32_combout  = (!\Mux10~1_combout  & (\via2~2_combout  & (\always0~3_combout  & \always0~1_combout )))

	.dataa(\Mux10~1_combout ),
	.datab(\via2~2_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache~32_combout ),
	.cout());
// synopsys translate_off
defparam \cache~32 .lut_mask = 16'h4000;
defparam \cache~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneii_lcell_comb \cache[0][6]~49 (
// Equation(s):
// \cache[0][6]~49_combout  = (\cache[0][6]~regout  & (\cache~25_combout  & (!\wren~combout ))) # (!\cache[0][6]~regout  & (((\wren~combout  & !\Mux10~1_combout ))))

	.dataa(\cache[0][6]~regout ),
	.datab(\cache~25_combout ),
	.datac(\wren~combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache[0][6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][6]~49 .lut_mask = 16'h0858;
defparam \cache[0][6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneii_lcell_comb \cache[0][6]~50 (
// Equation(s):
// \cache[0][6]~50_combout  = (\always0~1_combout  & (\cache[0][6]~regout  $ (((!\always0~3_combout ) # (!\cache[0][6]~49_combout )))))

	.dataa(\cache[0][6]~regout ),
	.datab(\cache[0][6]~49_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache[0][6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][6]~50 .lut_mask = 16'h9500;
defparam \cache[0][6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneii_lcell_comb \cache[0][6]~51 (
// Equation(s):
// \cache[0][6]~51_combout  = (!\cache[0][6]~50_combout  & ((\cache[0][6]~regout ) # ((\via2~3_combout  & \cache~48_combout ))))

	.dataa(\via2~3_combout ),
	.datab(\cache~48_combout ),
	.datac(\cache[0][6]~regout ),
	.datad(\cache[0][6]~50_combout ),
	.cin(gnd),
	.combout(\cache[0][6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][6]~51 .lut_mask = 16'h00F8;
defparam \cache[0][6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
cycloneii_lcell_comb \cache~53 (
// Equation(s):
// \cache~53_combout  = (!\wren~combout  & (\Mux10~1_combout  & \always0~3_combout ))

	.dataa(\wren~combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache~53_combout ),
	.cout());
// synopsys translate_off
defparam \cache~53 .lut_mask = 16'h4040;
defparam \cache~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneii_lcell_comb \cache[0][2]~71 (
// Equation(s):
// \cache[0][2]~71_combout  = (\always0~1_combout  & (((\always0~3_combout )))) # (!\always0~1_combout  & (!\address~combout [1] & (!\address~combout [0])))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~71 .lut_mask = 16'hF011;
defparam \cache[0][2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
cycloneii_lcell_comb \cache~73 (
// Equation(s):
// \cache~73_combout  = (\address~combout [1] & (((!\cache[1][2]~regout )))) # (!\address~combout [1] & ((\address~combout [0] & ((!\cache[1][2]~regout ))) # (!\address~combout [0] & (\data~combout [2]))))

	.dataa(\data~combout [2]),
	.datab(\cache[1][2]~regout ),
	.datac(\address~combout [1]),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\cache~73_combout ),
	.cout());
// synopsys translate_off
defparam \cache~73 .lut_mask = 16'h333A;
defparam \cache~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
cycloneii_lcell_comb \cache~74 (
// Equation(s):
// \cache~74_combout  = (\wren~combout  & (!\cache~73_combout )) # (!\wren~combout  & ((\always0~3_combout  & ((!\ram|altsyncram_component|auto_generated|q_a [2]))) # (!\always0~3_combout  & (!\cache~73_combout ))))

	.dataa(\cache~73_combout ),
	.datab(\wren~combout ),
	.datac(\always0~3_combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cache~74_combout ),
	.cout());
// synopsys translate_off
defparam \cache~74 .lut_mask = 16'h4575;
defparam \cache~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \cache[2][2]~85 (
// Equation(s):
// \cache[2][2]~85_combout  = (\always0~1_combout  & (((\always0~3_combout )))) # (!\always0~1_combout  & (\address~combout [0] & (!\address~combout [1])))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~85 .lut_mask = 16'hF202;
defparam \cache[2][2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneii_lcell_comb \cache~86 (
// Equation(s):
// \cache~86_combout  = (\via2~2_combout  & (((!\Mux10~1_combout  & \always0~3_combout )) # (!\always0~1_combout )))

	.dataa(\via2~2_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache~86_combout ),
	.cout());
// synopsys translate_off
defparam \cache~86 .lut_mask = 16'h2A0A;
defparam \cache~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneii_lcell_comb \cache~87 (
// Equation(s):
// \cache~87_combout  = (\cache~86_combout  & ((\wren~combout ) # ((!\always0~1_combout  & \cache[6][6]~regout )))) # (!\cache~86_combout  & (((\cache[6][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\always0~1_combout ),
	.datac(\cache[6][6]~regout ),
	.datad(\cache~86_combout ),
	.cin(gnd),
	.combout(\cache~87_combout ),
	.cout());
// synopsys translate_off
defparam \cache~87 .lut_mask = 16'hBAF0;
defparam \cache~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneii_lcell_comb \cache[5][7]~92 (
// Equation(s):
// \cache[5][7]~92_combout  = !\valid~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\cache[5][7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][7]~92 .lut_mask = 16'h00FF;
defparam \cache[5][7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneii_lcell_comb \cache[7][7]~93 (
// Equation(s):
// \cache[7][7]~93_combout  = !\valid~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\cache[7][7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][7]~93 .lut_mask = 16'h00FF;
defparam \cache[7][7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneii_lcell_comb \cache[2][0]~94 (
// Equation(s):
// \cache[2][0]~94_combout  = !\cache~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[2][0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][0]~94 .lut_mask = 16'h0F0F;
defparam \cache[2][0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneii_lcell_comb \cache[0][0]~95 (
// Equation(s):
// \cache[0][0]~95_combout  = !\cache~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[0][0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][0]~95 .lut_mask = 16'h0F0F;
defparam \cache[0][0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \cache[3][0]~96 (
// Equation(s):
// \cache[3][0]~96_combout  = !\cache~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[3][0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][0]~96 .lut_mask = 16'h0F0F;
defparam \cache[3][0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
cycloneii_lcell_comb \cache[4][1]~feeder (
// Equation(s):
// \cache[4][1]~feeder_combout  = \cache~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache~61_combout ),
	.cin(gnd),
	.combout(\cache[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][1]~feeder .lut_mask = 16'hFF00;
defparam \cache[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[4]));
// synopsys translate_off
defparam \address[4]~I .input_async_reset = "none";
defparam \address[4]~I .input_power_up = "low";
defparam \address[4]~I .input_register_mode = "none";
defparam \address[4]~I .input_sync_reset = "none";
defparam \address[4]~I .oe_async_reset = "none";
defparam \address[4]~I .oe_power_up = "low";
defparam \address[4]~I .oe_register_mode = "none";
defparam \address[4]~I .oe_sync_reset = "none";
defparam \address[4]~I .operation_mode = "input";
defparam \address[4]~I .output_async_reset = "none";
defparam \address[4]~I .output_power_up = "low";
defparam \address[4]~I .output_register_mode = "none";
defparam \address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[0]));
// synopsys translate_off
defparam \address[0]~I .input_async_reset = "none";
defparam \address[0]~I .input_power_up = "low";
defparam \address[0]~I .input_register_mode = "none";
defparam \address[0]~I .input_sync_reset = "none";
defparam \address[0]~I .oe_async_reset = "none";
defparam \address[0]~I .oe_power_up = "low";
defparam \address[0]~I .oe_register_mode = "none";
defparam \address[0]~I .oe_sync_reset = "none";
defparam \address[0]~I .operation_mode = "input";
defparam \address[0]~I .output_async_reset = "none";
defparam \address[0]~I .output_power_up = "low";
defparam \address[0]~I .output_register_mode = "none";
defparam \address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[1]));
// synopsys translate_off
defparam \address[1]~I .input_async_reset = "none";
defparam \address[1]~I .input_power_up = "low";
defparam \address[1]~I .input_register_mode = "none";
defparam \address[1]~I .input_sync_reset = "none";
defparam \address[1]~I .oe_async_reset = "none";
defparam \address[1]~I .oe_power_up = "low";
defparam \address[1]~I .oe_register_mode = "none";
defparam \address[1]~I .oe_sync_reset = "none";
defparam \address[1]~I .operation_mode = "input";
defparam \address[1]~I .output_async_reset = "none";
defparam \address[1]~I .output_power_up = "low";
defparam \address[1]~I .output_register_mode = "none";
defparam \address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneii_lcell_comb \via2~2 (
// Equation(s):
// \via2~2_combout  = (\address~combout [1] & \address~combout [0])

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(vcc),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\via2~2_combout ),
	.cout());
// synopsys translate_off
defparam \via2~2 .lut_mask = 16'hCC00;
defparam \via2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N2
cycloneii_lcell_comb \cache~29 (
// Equation(s):
// \cache~29_combout  = (\wren~combout  & !\always0~1_combout )

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\always0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache~29_combout ),
	.cout());
// synopsys translate_off
defparam \cache~29 .lut_mask = 16'h0A0A;
defparam \cache~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
cycloneii_lcell_comb \cache[6][8]~33 (
// Equation(s):
// \cache[6][8]~33_combout  = (\cache~32_combout ) # ((\cache[6][8]~regout ) # ((\via2~2_combout  & \cache~29_combout )))

	.dataa(\cache~32_combout ),
	.datab(\via2~2_combout ),
	.datac(\cache[6][8]~regout ),
	.datad(\cache~29_combout ),
	.cin(gnd),
	.combout(\cache[6][8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][8]~33 .lut_mask = 16'hFEFA;
defparam \cache[6][8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N9
cycloneii_lcell_ff \cache[6][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[6][8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][8]~regout ));

// Location: LCCOMB_X44_Y35_N26
cycloneii_lcell_comb \via2~3 (
// Equation(s):
// \via2~3_combout  = (!\address~combout [0] & !\address~combout [1])

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\via2~3_combout ),
	.cout());
// synopsys translate_off
defparam \via2~3 .lut_mask = 16'h0303;
defparam \via2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \cache[0][3]~26 (
// Equation(s):
// \cache[0][3]~26_combout  = (\cache~25_combout  & (\always0~1_combout  & \always0~3_combout ))

	.dataa(\cache~25_combout ),
	.datab(vcc),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[0][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][3]~26 .lut_mask = 16'hA000;
defparam \cache[0][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneii_lcell_comb \cache[0][8]~31 (
// Equation(s):
// \cache[0][8]~31_combout  = (\cache[0][8]~regout ) # ((\cache[0][3]~26_combout ) # ((\cache~29_combout  & \via2~3_combout )))

	.dataa(\cache~29_combout ),
	.datab(\via2~3_combout ),
	.datac(\cache[0][8]~regout ),
	.datad(\cache[0][3]~26_combout ),
	.cin(gnd),
	.combout(\cache[0][8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][8]~31 .lut_mask = 16'hFFF8;
defparam \cache[0][8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N27
cycloneii_lcell_ff \cache[0][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][8]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][8]~regout ));

// Location: LCCOMB_X42_Y35_N16
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\address~combout [0]) # ((!\address~combout [1] & \cache[0][8]~regout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[0][8]~regout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF3F0;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N18
cycloneii_lcell_comb \via2~1 (
// Equation(s):
// \via2~1_combout  = (\address~combout [1] & !\address~combout [0])

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(vcc),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\via2~1_combout ),
	.cout());
// synopsys translate_off
defparam \via2~1 .lut_mask = 16'h00CC;
defparam \via2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
cycloneii_lcell_comb \cache~28 (
// Equation(s):
// \cache~28_combout  = (\always0~3_combout  & (\via2~1_combout  & (\always0~1_combout  & !\Mux10~1_combout )))

	.dataa(\always0~3_combout ),
	.datab(\via2~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache~28_combout ),
	.cout());
// synopsys translate_off
defparam \cache~28 .lut_mask = 16'h0080;
defparam \cache~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
cycloneii_lcell_comb \cache[4][8]~30 (
// Equation(s):
// \cache[4][8]~30_combout  = (\cache[4][8]~regout ) # ((\cache~28_combout ) # ((\via2~1_combout  & \cache~29_combout )))

	.dataa(\via2~1_combout ),
	.datab(\cache~29_combout ),
	.datac(\cache[4][8]~regout ),
	.datad(\cache~28_combout ),
	.cin(gnd),
	.combout(\cache[4][8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][8]~30 .lut_mask = 16'hFFF8;
defparam \cache[4][8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N27
cycloneii_lcell_ff \cache[4][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][8]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][8]~regout ));

// Location: LCCOMB_X42_Y34_N22
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\address~combout [1] & ((\Mux6~0_combout  & (\cache[6][8]~regout )) # (!\Mux6~0_combout  & ((\cache[4][8]~regout ))))) # (!\address~combout [1] & (((\Mux6~0_combout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[6][8]~regout ),
	.datac(\Mux6~0_combout ),
	.datad(\cache[4][8]~regout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDAD0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneii_lcell_comb \via2~0 (
// Equation(s):
// \via2~0_combout  = (!\address~combout [1] & \address~combout [0])

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(vcc),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\via2~0_combout ),
	.cout());
// synopsys translate_off
defparam \via2~0 .lut_mask = 16'h3300;
defparam \via2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneii_lcell_comb \cache[2][3]~23 (
// Equation(s):
// \cache[2][3]~23_combout  = (!\Mux10~1_combout  & (\via2~0_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\Mux10~1_combout ),
	.datab(\via2~0_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[2][3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][3]~23 .lut_mask = 16'h4000;
defparam \cache[2][3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N29
cycloneii_lcell_ff \cache[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[2][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][5]~regout ));

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \cache[6][3]~27 (
// Equation(s):
// \cache[6][3]~27_combout  = (!\Mux10~1_combout  & (\via2~2_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\Mux10~1_combout ),
	.datab(\via2~2_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[6][3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][3]~27 .lut_mask = 16'h4000;
defparam \cache[6][3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N27
cycloneii_lcell_ff \cache[6][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][5]~regout ));

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \cache[0][5]~88 (
// Equation(s):
// \cache[0][5]~88_combout  = !\address~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\address~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[0][5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][5]~88 .lut_mask = 16'h0F0F;
defparam \cache[0][5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N29
cycloneii_lcell_ff \cache[0][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache[0][5]~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[0][3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][5]~regout ));

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \cache[4][5]~feeder (
// Equation(s):
// \cache[4][5]~feeder_combout  = \address~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [4]),
	.cin(gnd),
	.combout(\cache[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][5]~feeder .lut_mask = 16'hFF00;
defparam \cache[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \cache[4][3]~24 (
// Equation(s):
// \cache[4][3]~24_combout  = (\via2~1_combout  & (!\Mux10~1_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\via2~1_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[4][3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][3]~24 .lut_mask = 16'h2000;
defparam \cache[4][3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N29
cycloneii_lcell_ff \cache[4][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[4][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][5]~regout ));

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[4][5]~regout ))) # (!\address~combout [1] & (!\cache[0][5]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][5]~regout ),
	.datad(\cache[4][5]~regout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hCD89;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\address~combout [0] & ((\Mux7~0_combout  & ((\cache[6][5]~regout ))) # (!\Mux7~0_combout  & (\cache[2][5]~regout )))) # (!\address~combout [0] & (((\Mux7~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[2][5]~regout ),
	.datac(\cache[6][5]~regout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF588;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[2]));
// synopsys translate_off
defparam \address[2]~I .input_async_reset = "none";
defparam \address[2]~I .input_power_up = "low";
defparam \address[2]~I .input_register_mode = "none";
defparam \address[2]~I .input_sync_reset = "none";
defparam \address[2]~I .oe_async_reset = "none";
defparam \address[2]~I .oe_power_up = "low";
defparam \address[2]~I .oe_register_mode = "none";
defparam \address[2]~I .oe_sync_reset = "none";
defparam \address[2]~I .operation_mode = "input";
defparam \address[2]~I .output_async_reset = "none";
defparam \address[2]~I .output_power_up = "low";
defparam \address[2]~I .output_register_mode = "none";
defparam \address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address[3]));
// synopsys translate_off
defparam \address[3]~I .input_async_reset = "none";
defparam \address[3]~I .input_power_up = "low";
defparam \address[3]~I .input_register_mode = "none";
defparam \address[3]~I .input_sync_reset = "none";
defparam \address[3]~I .oe_async_reset = "none";
defparam \address[3]~I .oe_power_up = "low";
defparam \address[3]~I .oe_register_mode = "none";
defparam \address[3]~I .oe_sync_reset = "none";
defparam \address[3]~I .operation_mode = "input";
defparam \address[3]~I .output_async_reset = "none";
defparam \address[3]~I .output_power_up = "low";
defparam \address[3]~I .output_register_mode = "none";
defparam \address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y34_N27
cycloneii_lcell_ff \cache[4][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][4]~regout ));

// Location: LCFF_X43_Y34_N15
cycloneii_lcell_ff \cache[6][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][4]~regout ));

// Location: LCFF_X43_Y34_N13
cycloneii_lcell_ff \cache[0][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[0][3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][4]~regout ));

// Location: LCFF_X44_Y34_N7
cycloneii_lcell_ff \cache[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[2][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][4]~regout ));

// Location: LCCOMB_X43_Y34_N12
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\address~combout [0] & ((\address~combout [1]) # ((\cache[2][4]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (\cache[0][4]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][4]~regout ),
	.datad(\cache[2][4]~regout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hBA98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\address~combout [1] & ((\Mux8~0_combout  & ((\cache[6][4]~regout ))) # (!\Mux8~0_combout  & (\cache[4][4]~regout )))) # (!\address~combout [1] & (((\Mux8~0_combout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[4][4]~regout ),
	.datac(\cache[6][4]~regout ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hF588;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N13
cycloneii_lcell_ff \cache[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[2][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][3]~regout ));

// Location: LCFF_X43_Y34_N31
cycloneii_lcell_ff \cache[6][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][3]~regout ));

// Location: LCFF_X43_Y34_N1
cycloneii_lcell_ff \cache[0][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[0][3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][3]~regout ));

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \cache[4][3]~feeder (
// Equation(s):
// \cache[4][3]~feeder_combout  = \address~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\cache[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][3]~feeder .lut_mask = 16'hFF00;
defparam \cache[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N17
cycloneii_lcell_ff \cache[4][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[4][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[4][3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][3]~regout ));

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\address~combout [0] & (\address~combout [1])) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[4][3]~regout ))) # (!\address~combout [1] & (\cache[0][3]~regout ))))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][3]~regout ),
	.datad(\cache[4][3]~regout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hDC98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\address~combout [0] & ((\Mux9~0_combout  & ((\cache[6][3]~regout ))) # (!\Mux9~0_combout  & (\cache[2][3]~regout )))) # (!\address~combout [0] & (((\Mux9~0_combout ))))

	.dataa(\address~combout [0]),
	.datab(\cache[2][3]~regout ),
	.datac(\cache[6][3]~regout ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hF588;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\address~combout [3] & ((\address~combout [2] $ (\Mux9~1_combout )) # (!\Mux8~1_combout ))) # (!\address~combout [3] & ((\Mux8~1_combout ) # (\address~combout [2] $ (\Mux9~1_combout ))))

	.dataa(\address~combout [3]),
	.datab(\address~combout [2]),
	.datac(\Mux8~1_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h7BDE;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ((\always0~0_combout ) # (\address~combout [4] $ (\Mux7~1_combout ))) # (!\Mux6~1_combout )

	.dataa(\address~combout [4]),
	.datab(\Mux6~1_combout ),
	.datac(\Mux7~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hFF7B;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
cycloneii_lcell_comb \valid~0 (
// Equation(s):
// \valid~0_combout  = ((!\Mux10~1_combout  & \always0~3_combout )) # (!\always0~1_combout )

	.dataa(vcc),
	.datab(\Mux10~1_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \valid~0 .lut_mask = 16'h30FF;
defparam \valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N29
cycloneii_lcell_ff \cache[6][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\valid~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\via2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][7]~regout ));

// Location: LCCOMB_X45_Y35_N16
cycloneii_lcell_comb \cache[2][7]~feeder (
// Equation(s):
// \cache[2][7]~feeder_combout  = \valid~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\cache[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][7]~feeder .lut_mask = 16'hFF00;
defparam \cache[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N17
cycloneii_lcell_ff \cache[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\via2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][7]~regout ));

// Location: LCCOMB_X43_Y35_N28
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux10~0_combout  & (((\cache[6][7]~regout )) # (!\address~combout [0]))) # (!\Mux10~0_combout  & (\address~combout [0] & ((\cache[2][7]~regout ))))

	.dataa(\Mux10~0_combout ),
	.datab(\address~combout [0]),
	.datac(\cache[6][7]~regout ),
	.datad(\cache[2][7]~regout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hE6A2;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cycloneii_lcell_comb \cache[5][8]~40 (
// Equation(s):
// \cache[5][8]~40_combout  = (\always0~1_combout  & ((\always0~3_combout  & ((\Mux10~1_combout ))) # (!\always0~3_combout  & (\wren~combout ))))

	.dataa(\wren~combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~40 .lut_mask = 16'hC0A0;
defparam \cache[5][8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
cycloneii_lcell_comb \cache[5][8]~76 (
// Equation(s):
// \cache[5][8]~76_combout  = (\cache[5][8]~regout ) # ((!\address~combout [0] & (\address~combout [1] & \cache[5][8]~40_combout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[5][8]~regout ),
	.datad(\cache[5][8]~40_combout ),
	.cin(gnd),
	.combout(\cache[5][8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][8]~76 .lut_mask = 16'hF4F0;
defparam \cache[5][8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N31
cycloneii_lcell_ff \cache[5][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[5][8]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][8]~regout ));

// Location: LCCOMB_X41_Y34_N16
cycloneii_lcell_comb \cache[7][8]~75 (
// Equation(s):
// \cache[7][8]~75_combout  = (\cache[7][8]~regout ) # ((\address~combout [0] & (\address~combout [1] & \cache[5][8]~40_combout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[7][8]~regout ),
	.datad(\cache[5][8]~40_combout ),
	.cin(gnd),
	.combout(\cache[7][8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][8]~75 .lut_mask = 16'hF8F0;
defparam \cache[7][8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N17
cycloneii_lcell_ff \cache[7][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][8]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][8]~regout ));

// Location: LCCOMB_X42_Y34_N24
cycloneii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ((\address~combout [0] & ((\cache[7][8]~regout ))) # (!\address~combout [0] & (\cache[5][8]~regout ))) # (!\address~combout [1])

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[5][8]~regout ),
	.datad(\cache[7][8]~regout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hFD75;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cycloneii_lcell_comb \cache[1][3]~90 (
// Equation(s):
// \cache[1][3]~90_combout  = !\address~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\cache[1][3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][3]~90 .lut_mask = 16'h00FF;
defparam \cache[1][3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneii_lcell_comb \cache~37 (
// Equation(s):
// \cache~37_combout  = (\via2~3_combout  & (\Mux10~1_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\via2~3_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache~37_combout ),
	.cout());
// synopsys translate_off
defparam \cache~37 .lut_mask = 16'h8000;
defparam \cache~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N25
cycloneii_lcell_ff \cache[1][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache[1][3]~90_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][3]~regout ));

// Location: LCCOMB_X42_Y34_N26
cycloneii_lcell_comb \cache[3][3]~35 (
// Equation(s):
// \cache[3][3]~35_combout  = (\via2~0_combout  & (\always0~3_combout  & (\Mux10~1_combout  & \always0~1_combout )))

	.dataa(\via2~0_combout ),
	.datab(\always0~3_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache[3][3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][3]~35 .lut_mask = 16'h8000;
defparam \cache[3][3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneii_lcell_comb \cache[3][3]~36 (
// Equation(s):
// \cache[3][3]~36_combout  = (\cache[3][3]~35_combout  & (!\address~combout [2])) # (!\cache[3][3]~35_combout  & ((\cache[3][3]~regout )))

	.dataa(\address~combout [2]),
	.datab(vcc),
	.datac(\cache[3][3]~regout ),
	.datad(\cache[3][3]~35_combout ),
	.cin(gnd),
	.combout(\cache[3][3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][3]~36 .lut_mask = 16'h55F0;
defparam \cache[3][3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N27
cycloneii_lcell_ff \cache[3][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][3]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][3]~regout ));

// Location: LCCOMB_X41_Y34_N24
cycloneii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\address~combout [0] & ((\address~combout [1]) # ((!\cache[3][3]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (!\cache[1][3]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[1][3]~regout ),
	.datad(\cache[3][3]~regout ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'h89AB;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
cycloneii_lcell_comb \cache[5][3]~34 (
// Equation(s):
// \cache[5][3]~34_combout  = (\via2~1_combout  & (\always0~3_combout  & (\Mux10~1_combout  & \always0~1_combout )))

	.dataa(\via2~1_combout ),
	.datab(\always0~3_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache[5][3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][3]~34 .lut_mask = 16'h8000;
defparam \cache[5][3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N15
cycloneii_lcell_ff \cache[5][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][3]~regout ));

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \cache[7][3]~feeder (
// Equation(s):
// \cache[7][3]~feeder_combout  = \address~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [2]),
	.cin(gnd),
	.combout(\cache[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][3]~feeder .lut_mask = 16'hFF00;
defparam \cache[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \cache[7][3]~38 (
// Equation(s):
// \cache[7][3]~38_combout  = (\via2~2_combout  & (\Mux10~1_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\via2~2_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[7][3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][3]~38 .lut_mask = 16'h8000;
defparam \cache[7][3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N11
cycloneii_lcell_ff \cache[7][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[7][3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][3]~regout ));

// Location: LCCOMB_X42_Y34_N14
cycloneii_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\address~combout [1] & ((\Mux9~2_combout  & ((\cache[7][3]~regout ))) # (!\Mux9~2_combout  & (\cache[5][3]~regout )))) # (!\address~combout [1] & (\Mux9~2_combout ))

	.dataa(\address~combout [1]),
	.datab(\Mux9~2_combout ),
	.datac(\cache[5][3]~regout ),
	.datad(\cache[7][3]~regout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hEC64;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N3
cycloneii_lcell_ff \cache[5][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][4]~regout ));

// Location: LCCOMB_X41_Y34_N18
cycloneii_lcell_comb \cache[1][4]~39 (
// Equation(s):
// \cache[1][4]~39_combout  = (\cache~37_combout  & (\address~combout [3])) # (!\cache~37_combout  & ((\cache[1][4]~regout )))

	.dataa(\cache~37_combout ),
	.datab(\address~combout [3]),
	.datac(\cache[1][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[1][4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][4]~39 .lut_mask = 16'hD8D8;
defparam \cache[1][4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N19
cycloneii_lcell_ff \cache[1][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[1][4]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][4]~regout ));

// Location: LCCOMB_X42_Y34_N2
cycloneii_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\address~combout [1] & ((\address~combout [0]) # ((\cache[5][4]~regout )))) # (!\address~combout [1] & (!\address~combout [0] & ((\cache[1][4]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(\cache[5][4]~regout ),
	.datad(\cache[1][4]~regout ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hB9A8;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N13
cycloneii_lcell_ff \cache[3][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[3][3]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][4]~regout ));

// Location: LCFF_X45_Y34_N13
cycloneii_lcell_ff \cache[7][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][4]~regout ));

// Location: LCCOMB_X42_Y34_N12
cycloneii_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\address~combout [0] & ((\Mux8~2_combout  & ((\cache[7][4]~regout ))) # (!\Mux8~2_combout  & (\cache[3][4]~regout )))) # (!\address~combout [0] & (\Mux8~2_combout ))

	.dataa(\address~combout [0]),
	.datab(\Mux8~2_combout ),
	.datac(\cache[3][4]~regout ),
	.datad(\cache[7][4]~regout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hEC64;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\address~combout [3] & ((\address~combout [2] $ (\Mux9~3_combout )) # (!\Mux8~3_combout ))) # (!\address~combout [3] & ((\Mux8~3_combout ) # (\address~combout [2] $ (\Mux9~3_combout ))))

	.dataa(\address~combout [3]),
	.datab(\address~combout [2]),
	.datac(\Mux9~3_combout ),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h7DBE;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ((\always0~2_combout ) # (\Mux7~3_combout  $ (\address~combout [4]))) # (!\Mux6~2_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\address~combout [4]),
	.datac(\Mux6~2_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hFF6F;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneii_lcell_comb \cache~22 (
// Equation(s):
// \cache~22_combout  = (!\always0~1_combout ) # (!\always0~3_combout )

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(vcc),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache~22_combout ),
	.cout());
// synopsys translate_off
defparam \cache~22 .lut_mask = 16'h33FF;
defparam \cache~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N13
cycloneii_lcell_ff \hit~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\hit~reg0_regout ));

// Location: LCCOMB_X41_Y35_N0
cycloneii_lcell_comb \valid~1 (
// Equation(s):
// \valid~1_combout  = (\valid~0_combout  & (\Mux6~1_combout )) # (!\valid~0_combout  & ((\Mux6~2_combout )))

	.dataa(vcc),
	.datab(\Mux6~1_combout ),
	.datac(\Mux6~2_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \valid~1 .lut_mask = 16'hCCF0;
defparam \valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N1
cycloneii_lcell_ff \valid~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\valid~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\valid~reg0_regout ));

// Location: LCCOMB_X41_Y34_N28
cycloneii_lcell_comb \LRU~0 (
// Equation(s):
// \LRU~0_combout  = (\always0~1_combout  & (\Mux10~3_combout  & ((\Mux10~1_combout ) # (!\always0~3_combout )))) # (!\always0~1_combout  & (((\Mux10~1_combout ) # (\always0~3_combout ))))

	.dataa(\Mux10~3_combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\LRU~0_combout ),
	.cout());
// synopsys translate_off
defparam \LRU~0 .lut_mask = 16'h8FAC;
defparam \LRU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneii_lcell_comb \LRU~1 (
// Equation(s):
// \LRU~1_combout  = (\wren~combout  & (\LRU~0_combout  & ((\Mux10~1_combout ) # (!\always0~3_combout )))) # (!\wren~combout  & (((\LRU~0_combout )) # (!\always0~3_combout )))

	.dataa(\wren~combout ),
	.datab(\always0~3_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\LRU~0_combout ),
	.cin(gnd),
	.combout(\LRU~1_combout ),
	.cout());
// synopsys translate_off
defparam \LRU~1 .lut_mask = 16'hF711;
defparam \LRU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N1
cycloneii_lcell_ff \LRU~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\LRU~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LRU~reg0_regout ));

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \cache~41 (
// Equation(s):
// \cache~41_combout  = (!\address~combout [1] & (\address~combout [0] & !\Mux10~1_combout ))

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\address~combout [0]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache~41_combout ),
	.cout());
// synopsys translate_off
defparam \cache~41 .lut_mask = 16'h0050;
defparam \cache~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneii_lcell_comb \cache[2][6]~42 (
// Equation(s):
// \cache[2][6]~42_combout  = (\always0~1_combout  & (((\always0~3_combout  & \cache~41_combout )))) # (!\always0~1_combout  & (\via2~0_combout ))

	.dataa(\via2~0_combout ),
	.datab(\always0~3_combout ),
	.datac(\always0~1_combout ),
	.datad(\cache~41_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~42 .lut_mask = 16'hCA0A;
defparam \cache[2][6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
cycloneii_lcell_comb \cache[2][6]~43 (
// Equation(s):
// \cache[2][6]~43_combout  = (\cache[2][6]~42_combout  & ((\wren~combout ) # ((!\always0~1_combout  & \cache[2][6]~regout )))) # (!\cache[2][6]~42_combout  & (((\cache[2][6]~regout ))))

	.dataa(\wren~combout ),
	.datab(\always0~1_combout ),
	.datac(\cache[2][6]~regout ),
	.datad(\cache[2][6]~42_combout ),
	.cin(gnd),
	.combout(\cache[2][6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][6]~43 .lut_mask = 16'hBAF0;
defparam \cache[2][6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N21
cycloneii_lcell_ff \cache[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][6]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][6]~regout ));

// Location: LCCOMB_X43_Y35_N4
cycloneii_lcell_comb \cache~44 (
// Equation(s):
// \cache~44_combout  = (\address~combout [1] & !\address~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\address~combout [1]),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\cache~44_combout ),
	.cout());
// synopsys translate_off
defparam \cache~44 .lut_mask = 16'h00F0;
defparam \cache~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
cycloneii_lcell_comb \cache~45 (
// Equation(s):
// \cache~45_combout  = (!\Mux10~1_combout  & (\always0~3_combout  & ((\via2~1_combout ) # (!\wren~combout ))))

	.dataa(\wren~combout ),
	.datab(\Mux10~1_combout ),
	.datac(\via2~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache~45_combout ),
	.cout());
// synopsys translate_off
defparam \cache~45 .lut_mask = 16'h3100;
defparam \cache~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneii_lcell_comb \cache~46 (
// Equation(s):
// \cache~46_combout  = (\always0~1_combout  & (\cache~45_combout  & ((\wren~combout ) # (\cache~44_combout )))) # (!\always0~1_combout  & (\wren~combout  & (\cache~44_combout )))

	.dataa(\wren~combout ),
	.datab(\cache~44_combout ),
	.datac(\cache~45_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache~46_combout ),
	.cout());
// synopsys translate_off
defparam \cache~46 .lut_mask = 16'hE088;
defparam \cache~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneii_lcell_comb \cache~47 (
// Equation(s):
// \cache~47_combout  = (\cache~46_combout  & (\wren~combout )) # (!\cache~46_combout  & ((\cache[4][6]~regout )))

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\cache[4][6]~regout ),
	.datad(\cache~46_combout ),
	.cin(gnd),
	.combout(\cache~47_combout ),
	.cout());
// synopsys translate_off
defparam \cache~47 .lut_mask = 16'hAAF0;
defparam \cache~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N11
cycloneii_lcell_ff \cache[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][6]~regout ));

// Location: LCCOMB_X43_Y35_N30
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & ((\cache[4][6]~regout ))) # (!\address~combout [1] & (\cache[0][6]~regout ))))

	.dataa(\cache[0][6]~regout ),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\cache[4][6]~regout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hF2C2;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\address~combout [0] & ((\Mux19~0_combout  & (\cache[6][6]~regout )) # (!\Mux19~0_combout  & ((\cache[2][6]~regout ))))) # (!\address~combout [0] & (((\Mux19~0_combout ))))

	.dataa(\cache[6][6]~regout ),
	.datab(\cache[2][6]~regout ),
	.datac(\address~combout [0]),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hAFC0;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneii_lcell_comb \cache~52 (
// Equation(s):
// \cache~52_combout  = (\wren~combout  & ((\Mux10~1_combout ) # (!\always0~3_combout )))

	.dataa(\wren~combout ),
	.datab(vcc),
	.datac(\Mux10~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache~52_combout ),
	.cout());
// synopsys translate_off
defparam \cache~52 .lut_mask = 16'hA0AA;
defparam \cache~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
cycloneii_lcell_comb \cache~54 (
// Equation(s):
// \cache~54_combout  = (\via2~1_combout  & ((\cache~52_combout ) # ((!\cache~53_combout  & \cache[5][6]~regout )))) # (!\via2~1_combout  & (((\cache[5][6]~regout ))))

	.dataa(\cache~53_combout ),
	.datab(\via2~1_combout ),
	.datac(\cache[5][6]~regout ),
	.datad(\cache~52_combout ),
	.cin(gnd),
	.combout(\cache~54_combout ),
	.cout());
// synopsys translate_off
defparam \cache~54 .lut_mask = 16'hFC70;
defparam \cache~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N31
cycloneii_lcell_ff \cache[5][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][6]~regout ));

// Location: LCCOMB_X41_Y35_N20
cycloneii_lcell_comb \cache~58 (
// Equation(s):
// \cache~58_combout  = (\via2~2_combout  & ((\cache~52_combout ) # ((!\cache~53_combout  & \cache[7][6]~regout )))) # (!\via2~2_combout  & (((\cache[7][6]~regout ))))

	.dataa(\cache~53_combout ),
	.datab(\via2~2_combout ),
	.datac(\cache[7][6]~regout ),
	.datad(\cache~52_combout ),
	.cin(gnd),
	.combout(\cache~58_combout ),
	.cout());
// synopsys translate_off
defparam \cache~58 .lut_mask = 16'hFC70;
defparam \cache~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N21
cycloneii_lcell_ff \cache[7][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][6]~regout ));

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wren~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wren~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren));
// synopsys translate_off
defparam \wren~I .input_async_reset = "none";
defparam \wren~I .input_power_up = "low";
defparam \wren~I .input_register_mode = "none";
defparam \wren~I .input_sync_reset = "none";
defparam \wren~I .oe_async_reset = "none";
defparam \wren~I .oe_power_up = "low";
defparam \wren~I .oe_register_mode = "none";
defparam \wren~I .oe_sync_reset = "none";
defparam \wren~I .operation_mode = "input";
defparam \wren~I .output_async_reset = "none";
defparam \wren~I .output_power_up = "low";
defparam \wren~I .output_register_mode = "none";
defparam \wren~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
cycloneii_lcell_comb \cache~56 (
// Equation(s):
// \cache~56_combout  = (\always0~3_combout  & (\wren~combout  & ((\via2~3_combout ) # (\cache[1][6]~regout )))) # (!\always0~3_combout  & ((\via2~3_combout ) # ((\cache[1][6]~regout ))))

	.dataa(\always0~3_combout ),
	.datab(\via2~3_combout ),
	.datac(\cache[1][6]~regout ),
	.datad(\wren~combout ),
	.cin(gnd),
	.combout(\cache~56_combout ),
	.cout());
// synopsys translate_off
defparam \cache~56 .lut_mask = 16'hFC54;
defparam \cache~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneii_lcell_comb \cache~57 (
// Equation(s):
// \cache~57_combout  = (\cache~37_combout ) # ((\always0~1_combout  & \cache~52_combout ))

	.dataa(vcc),
	.datab(\always0~1_combout ),
	.datac(\cache~37_combout ),
	.datad(\cache~52_combout ),
	.cin(gnd),
	.combout(\cache~57_combout ),
	.cout());
// synopsys translate_off
defparam \cache~57 .lut_mask = 16'hFCF0;
defparam \cache~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y34_N21
cycloneii_lcell_ff \cache[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][6]~regout ));

// Location: LCCOMB_X41_Y35_N12
cycloneii_lcell_comb \cache~55 (
// Equation(s):
// \cache~55_combout  = (\via2~0_combout  & ((\cache~52_combout ) # ((!\cache~53_combout  & \cache[3][6]~regout )))) # (!\via2~0_combout  & (((\cache[3][6]~regout ))))

	.dataa(\cache~53_combout ),
	.datab(\via2~0_combout ),
	.datac(\cache[3][6]~regout ),
	.datad(\cache~52_combout ),
	.cin(gnd),
	.combout(\cache~55_combout ),
	.cout());
// synopsys translate_off
defparam \cache~55 .lut_mask = 16'hFC70;
defparam \cache~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N13
cycloneii_lcell_ff \cache[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][6]~regout ));

// Location: LCCOMB_X41_Y35_N18
cycloneii_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\address~combout [1] & (((\address~combout [0])))) # (!\address~combout [1] & ((\address~combout [0] & ((\cache[3][6]~regout ))) # (!\address~combout [0] & (\cache[1][6]~regout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[1][6]~regout ),
	.datac(\address~combout [0]),
	.datad(\cache[3][6]~regout ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hF4A4;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
cycloneii_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\address~combout [1] & ((\Mux19~2_combout  & ((\cache[7][6]~regout ))) # (!\Mux19~2_combout  & (\cache[5][6]~regout )))) # (!\address~combout [1] & (((\Mux19~2_combout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[5][6]~regout ),
	.datac(\cache[7][6]~regout ),
	.datad(\Mux19~2_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hF588;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
cycloneii_lcell_comb \dirty~0 (
// Equation(s):
// \dirty~0_combout  = (\valid~0_combout  & (\Mux19~1_combout )) # (!\valid~0_combout  & ((\Mux19~3_combout )))

	.dataa(vcc),
	.datab(\Mux19~1_combout ),
	.datac(\Mux19~3_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\dirty~0_combout ),
	.cout());
// synopsys translate_off
defparam \dirty~0 .lut_mask = 16'hCCF0;
defparam \dirty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N7
cycloneii_lcell_ff \dirty~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dirty~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dirty~reg0_regout ));

// Location: LCCOMB_X42_Y35_N2
cycloneii_lcell_comb \writeBack~0 (
// Equation(s):
// \writeBack~0_combout  = (!\cache~22_combout  & ((\Mux10~1_combout  & (\Mux19~3_combout )) # (!\Mux10~1_combout  & ((\Mux19~1_combout )))))

	.dataa(\Mux19~3_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\cache~22_combout ),
	.cin(gnd),
	.combout(\writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeBack~0 .lut_mask = 16'h00AC;
defparam \writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N3
cycloneii_lcell_ff \writeBack~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\writeBack~reg0_regout ));

// Location: LCCOMB_X42_Y35_N20
cycloneii_lcell_comb \tag~0 (
// Equation(s):
// \tag~0_combout  = (\valid~0_combout  & (\Mux9~1_combout )) # (!\valid~0_combout  & ((\Mux9~3_combout )))

	.dataa(vcc),
	.datab(\Mux9~1_combout ),
	.datac(\Mux9~3_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\tag~0_combout ),
	.cout());
// synopsys translate_off
defparam \tag~0 .lut_mask = 16'hCCF0;
defparam \tag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N21
cycloneii_lcell_ff \tag[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tag~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[0]~reg0_regout ));

// Location: LCCOMB_X42_Y35_N18
cycloneii_lcell_comb \tag~1 (
// Equation(s):
// \tag~1_combout  = (\valid~0_combout  & (\Mux8~1_combout )) # (!\valid~0_combout  & ((\Mux8~3_combout )))

	.dataa(vcc),
	.datab(\Mux8~1_combout ),
	.datac(\Mux8~3_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\tag~1_combout ),
	.cout());
// synopsys translate_off
defparam \tag~1 .lut_mask = 16'hCCF0;
defparam \tag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N19
cycloneii_lcell_ff \tag[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tag~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[1]~reg0_regout ));

// Location: LCCOMB_X45_Y34_N6
cycloneii_lcell_comb \cache[7][5]~feeder (
// Equation(s):
// \cache[7][5]~feeder_combout  = \address~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address~combout [4]),
	.cin(gnd),
	.combout(\cache[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][5]~feeder .lut_mask = 16'hFF00;
defparam \cache[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N7
cycloneii_lcell_ff \cache[7][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[7][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[7][3]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][5]~regout ));

// Location: LCFF_X42_Y34_N7
cycloneii_lcell_ff \cache[5][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][3]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][5]~regout ));

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \cache[1][5]~91 (
// Equation(s):
// \cache[1][5]~91_combout  = !\address~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\address~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[1][5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][5]~91 .lut_mask = 16'h0F0F;
defparam \cache[1][5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N27
cycloneii_lcell_ff \cache[1][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache[1][5]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][5]~regout ));

// Location: LCFF_X46_Y34_N1
cycloneii_lcell_ff \cache[3][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[3][3]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][5]~regout ));

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\address~combout [0] & ((\address~combout [1]) # ((\cache[3][5]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (!\cache[1][5]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[1][5]~regout ),
	.datad(\cache[3][5]~regout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hAB89;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cycloneii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\address~combout [1] & ((\Mux7~2_combout  & (\cache[7][5]~regout )) # (!\Mux7~2_combout  & ((\cache[5][5]~regout ))))) # (!\address~combout [1] & (((\Mux7~2_combout ))))

	.dataa(\address~combout [1]),
	.datab(\cache[7][5]~regout ),
	.datac(\cache[5][5]~regout ),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hDDA0;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
cycloneii_lcell_comb \tag~2 (
// Equation(s):
// \tag~2_combout  = (\valid~0_combout  & (\Mux7~1_combout )) # (!\valid~0_combout  & ((\Mux7~3_combout )))

	.dataa(\Mux7~1_combout ),
	.datab(\Mux7~3_combout ),
	.datac(vcc),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\tag~2_combout ),
	.cout());
// synopsys translate_off
defparam \tag~2 .lut_mask = 16'hAACC;
defparam \tag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y35_N5
cycloneii_lcell_ff \tag[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\tag~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tag[2]~reg0_regout ));

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .input_async_reset = "none";
defparam \data[0]~I .input_power_up = "low";
defparam \data[0]~I .input_register_mode = "none";
defparam \data[0]~I .input_sync_reset = "none";
defparam \data[0]~I .oe_async_reset = "none";
defparam \data[0]~I .oe_power_up = "low";
defparam \data[0]~I .oe_register_mode = "none";
defparam \data[0]~I .oe_sync_reset = "none";
defparam \data[0]~I .operation_mode = "input";
defparam \data[0]~I .output_async_reset = "none";
defparam \data[0]~I .output_power_up = "low";
defparam \data[0]~I .output_register_mode = "none";
defparam \data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cycloneii_lcell_comb \cache[0][0]~60 (
// Equation(s):
// \cache[0][0]~60_combout  = (\always0~1_combout  & (((\Mux10~1_combout ) # (!\always0~3_combout )))) # (!\always0~1_combout  & (!\wren~combout ))

	.dataa(\wren~combout ),
	.datab(\Mux10~1_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache[0][0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][0]~60 .lut_mask = 16'hC5F5;
defparam \cache[0][0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneii_lcell_comb \cache[6][0]~80 (
// Equation(s):
// \cache[6][0]~80_combout  = (\address~combout [1] & (\address~combout [0] & !\cache[0][0]~60_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[0][0]~60_combout ),
	.cin(gnd),
	.combout(\cache[6][0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cache[6][0]~80 .lut_mask = 16'h00C0;
defparam \cache[6][0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y34_N1
cycloneii_lcell_ff \cache[6][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][0]~regout ));

// Location: LCCOMB_X41_Y34_N8
cycloneii_lcell_comb \cache[4][0]~77 (
// Equation(s):
// \cache[4][0]~77_combout  = (!\address~combout [0] & (\address~combout [1] & !\cache[0][0]~60_combout ))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][0]~60_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[4][0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cache[4][0]~77 .lut_mask = 16'h0404;
defparam \cache[4][0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y34_N19
cycloneii_lcell_ff \cache[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[4][0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[4][0]~regout ));

// Location: LCCOMB_X38_Y34_N0
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout  & (((\cache[6][0]~regout )) # (!\address~combout [1]))) # (!\Mux17~0_combout  & (\address~combout [1] & ((\cache[4][0]~regout ))))

	.dataa(\Mux17~0_combout ),
	.datab(\address~combout [1]),
	.datac(\cache[6][0]~regout ),
	.datad(\cache[4][0]~regout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hE6A2;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneii_lcell_comb \varDadoWriteBack~0 (
// Equation(s):
// \varDadoWriteBack~0_combout  = (\Mux10~1_combout  & ((\Mux17~3_combout ))) # (!\Mux10~1_combout  & (\Mux17~1_combout ))

	.dataa(\Mux10~1_combout ),
	.datab(vcc),
	.datac(\Mux17~1_combout ),
	.datad(\Mux17~3_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~0 .lut_mask = 16'hFA50;
defparam \varDadoWriteBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N23
cycloneii_lcell_ff \varDadoWriteBack[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[0]));

// Location: LCFF_X42_Y35_N31
cycloneii_lcell_ff \varEndMem[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[0]));

// Location: LCFF_X42_Y35_N25
cycloneii_lcell_ff \varEndMem[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\address~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[1]));

// Location: LCCOMB_X42_Y35_N28
cycloneii_lcell_comb \varEndMem~0 (
// Equation(s):
// \varEndMem~0_combout  = (\Mux10~1_combout  & ((\Mux9~3_combout ))) # (!\Mux10~1_combout  & (\Mux9~1_combout ))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux9~1_combout ),
	.datac(\Mux9~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\varEndMem~0_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~0 .lut_mask = 16'hE4E4;
defparam \varEndMem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N29
cycloneii_lcell_ff \varEndMem[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varEndMem~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[2]));

// Location: LCCOMB_X42_Y35_N14
cycloneii_lcell_comb \varEndMem~1 (
// Equation(s):
// \varEndMem~1_combout  = (\Mux10~1_combout  & (\Mux8~3_combout )) # (!\Mux10~1_combout  & ((\Mux8~1_combout )))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux8~3_combout ),
	.datac(\Mux8~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\varEndMem~1_combout ),
	.cout());
// synopsys translate_off
defparam \varEndMem~1 .lut_mask = 16'hD8D8;
defparam \varEndMem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N15
cycloneii_lcell_ff \varEndMem[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varEndMem~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varEndMem[3]));

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .input_async_reset = "none";
defparam \data[1]~I .input_power_up = "low";
defparam \data[1]~I .input_register_mode = "none";
defparam \data[1]~I .input_sync_reset = "none";
defparam \data[1]~I .oe_async_reset = "none";
defparam \data[1]~I .oe_power_up = "low";
defparam \data[1]~I .oe_register_mode = "none";
defparam \data[1]~I .oe_sync_reset = "none";
defparam \data[1]~I .operation_mode = "input";
defparam \data[1]~I .output_async_reset = "none";
defparam \data[1]~I .output_power_up = "low";
defparam \data[1]~I .output_register_mode = "none";
defparam \data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .input_async_reset = "none";
defparam \data[2]~I .input_power_up = "low";
defparam \data[2]~I .input_register_mode = "none";
defparam \data[2]~I .input_sync_reset = "none";
defparam \data[2]~I .oe_async_reset = "none";
defparam \data[2]~I .oe_power_up = "low";
defparam \data[2]~I .oe_register_mode = "none";
defparam \data[2]~I .oe_sync_reset = "none";
defparam \data[2]~I .operation_mode = "input";
defparam \data[2]~I .output_async_reset = "none";
defparam \data[2]~I .output_power_up = "low";
defparam \data[2]~I .output_register_mode = "none";
defparam \data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y35
cycloneii_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({varDadoWriteBack[2],varDadoWriteBack[1],varDadoWriteBack[0]}),
	.portaaddr({varEndMem[3],varEndMem[2],varEndMem[1],varEndMem[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(3'b000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "arquivoMemoriaCache.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoriaPrincipal:ram|altsyncram:altsyncram_component|altsyncram_nbf1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 48'h03D8D105CF1F;
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneii_lcell_comb \cache~62 (
// Equation(s):
// \cache~62_combout  = (\wren~combout  & (\data~combout [2])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [2])))

	.dataa(vcc),
	.datab(\data~combout [2]),
	.datac(\wren~combout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cache~62_combout ),
	.cout());
// synopsys translate_off
defparam \cache~62 .lut_mask = 16'hCFC0;
defparam \cache~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \cache[7][1]~84 (
// Equation(s):
// \cache[7][1]~84_combout  = (\address~combout [0] & (\address~combout [1] & \cache[5][8]~40_combout ))

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\cache[5][8]~40_combout ),
	.cin(gnd),
	.combout(\cache[7][1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cache[7][1]~84 .lut_mask = 16'hC000;
defparam \cache[7][1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N31
cycloneii_lcell_ff \cache[7][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][1]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][2]~regout ));

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \cache[3][2]~100 (
// Equation(s):
// \cache[3][2]~100_combout  = !\cache~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache~62_combout ),
	.cin(gnd),
	.combout(\cache[3][2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][2]~100 .lut_mask = 16'h00FF;
defparam \cache[3][2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneii_lcell_comb \cache[3][1]~81 (
// Equation(s):
// \cache[3][1]~81_combout  = (!\address~combout [1] & (\cache[5][8]~40_combout  & \address~combout [0]))

	.dataa(\address~combout [1]),
	.datab(vcc),
	.datac(\cache[5][8]~40_combout ),
	.datad(\address~combout [0]),
	.cin(gnd),
	.combout(\cache[3][1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][1]~81 .lut_mask = 16'h5000;
defparam \cache[3][1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \cache[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][2]~100_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][2]~regout ));

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & (((\cache[7][2]~regout )) # (!\address~combout [0]))) # (!\Mux15~2_combout  & (\address~combout [0] & ((!\cache[3][2]~regout ))))

	.dataa(\Mux15~2_combout ),
	.datab(\address~combout [0]),
	.datac(\cache[7][2]~regout ),
	.datad(\cache[3][2]~regout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hA2E6;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y34_N17
cycloneii_lcell_ff \cache[6][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][2]~regout ));

// Location: LCCOMB_X43_Y35_N18
cycloneii_lcell_comb \cache~25 (
// Equation(s):
// \cache~25_combout  = (!\address~combout [0] & (!\address~combout [1] & !\Mux10~1_combout ))

	.dataa(vcc),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache~25_combout ),
	.cout());
// synopsys translate_off
defparam \cache~25 .lut_mask = 16'h0003;
defparam \cache~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneii_lcell_comb \cache~48 (
// Equation(s):
// \cache~48_combout  = (\wren~combout ) # ((\cache~25_combout  & (\always0~3_combout  & \always0~1_combout )))

	.dataa(\wren~combout ),
	.datab(\cache~25_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache~48_combout ),
	.cout());
// synopsys translate_off
defparam \cache~48 .lut_mask = 16'hEAAA;
defparam \cache~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneii_lcell_comb \cache[0][2]~68 (
// Equation(s):
// \cache[0][2]~68_combout  = (\wren~combout  & (!\cache~25_combout  & (\cache[0][2]~regout ))) # (!\wren~combout  & (((\ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\wren~combout ),
	.datab(\cache~25_combout ),
	.datac(\cache[0][2]~regout ),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cache[0][2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~68 .lut_mask = 16'h7520;
defparam \cache[0][2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneii_lcell_comb \cache[0][2]~69 (
// Equation(s):
// \cache[0][2]~69_combout  = (\wren~combout  & (!\address~combout [0] & (!\address~combout [1] & !\Mux10~1_combout )))

	.dataa(\wren~combout ),
	.datab(\address~combout [0]),
	.datac(\address~combout [1]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~69 .lut_mask = 16'h0002;
defparam \cache[0][2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneii_lcell_comb \cache[0][2]~70 (
// Equation(s):
// \cache[0][2]~70_combout  = (\always0~1_combout  & ((\cache[0][2]~68_combout ) # ((\data~combout [2] & \cache[0][2]~69_combout )))) # (!\always0~1_combout  & (\data~combout [2]))

	.dataa(\data~combout [2]),
	.datab(\cache[0][2]~68_combout ),
	.datac(\cache[0][2]~69_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~70 .lut_mask = 16'hECAA;
defparam \cache[0][2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneii_lcell_comb \cache[0][2]~72 (
// Equation(s):
// \cache[0][2]~72_combout  = (\cache[0][2]~71_combout  & ((\cache~48_combout  & ((\cache[0][2]~70_combout ))) # (!\cache~48_combout  & (\cache[0][2]~regout )))) # (!\cache[0][2]~71_combout  & (((\cache[0][2]~regout ))))

	.dataa(\cache[0][2]~71_combout ),
	.datab(\cache~48_combout ),
	.datac(\cache[0][2]~regout ),
	.datad(\cache[0][2]~70_combout ),
	.cin(gnd),
	.combout(\cache[0][2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][2]~72 .lut_mask = 16'hF870;
defparam \cache[0][2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N17
cycloneii_lcell_ff \cache[0][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][2]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][2]~regout ));

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \cache~66 (
// Equation(s):
// \cache~66_combout  = (\wren~combout ) # ((\cache~41_combout  & (\always0~1_combout  & \always0~3_combout )))

	.dataa(\cache~41_combout ),
	.datab(\wren~combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\cache~66_combout ),
	.cout());
// synopsys translate_off
defparam \cache~66 .lut_mask = 16'hECCC;
defparam \cache~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \cache[2][2]~63 (
// Equation(s):
// \cache[2][2]~63_combout  = (\wren~combout  & (((\cache[2][2]~regout  & !\cache~41_combout )))) # (!\wren~combout  & (\ram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cache[2][2]~regout ),
	.datac(\cache~41_combout ),
	.datad(\wren~combout ),
	.cin(gnd),
	.combout(\cache[2][2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~63 .lut_mask = 16'h0CAA;
defparam \cache[2][2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \cache[2][2]~64 (
// Equation(s):
// \cache[2][2]~64_combout  = (!\address~combout [1] & (\wren~combout  & (\address~combout [0] & !\Mux10~1_combout )))

	.dataa(\address~combout [1]),
	.datab(\wren~combout ),
	.datac(\address~combout [0]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~64 .lut_mask = 16'h0040;
defparam \cache[2][2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \cache[2][2]~65 (
// Equation(s):
// \cache[2][2]~65_combout  = (\always0~1_combout  & ((\cache[2][2]~63_combout ) # ((\data~combout [2] & \cache[2][2]~64_combout )))) # (!\always0~1_combout  & (\data~combout [2]))

	.dataa(\data~combout [2]),
	.datab(\cache[2][2]~63_combout ),
	.datac(\always0~1_combout ),
	.datad(\cache[2][2]~64_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~65 .lut_mask = 16'hEACA;
defparam \cache[2][2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \cache[2][2]~67 (
// Equation(s):
// \cache[2][2]~67_combout  = (\cache[2][2]~85_combout  & ((\cache~66_combout  & ((\cache[2][2]~65_combout ))) # (!\cache~66_combout  & (\cache[2][2]~regout )))) # (!\cache[2][2]~85_combout  & (((\cache[2][2]~regout ))))

	.dataa(\cache[2][2]~85_combout ),
	.datab(\cache~66_combout ),
	.datac(\cache[2][2]~regout ),
	.datad(\cache[2][2]~65_combout ),
	.cin(gnd),
	.combout(\cache[2][2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][2]~67 .lut_mask = 16'hF870;
defparam \cache[2][2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N31
cycloneii_lcell_ff \cache[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][2]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][2]~regout ));

// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\address~combout [0] & ((\address~combout [1]) # ((\cache[2][2]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (\cache[0][2]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][2]~regout ),
	.datad(\cache[2][2]~regout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hBA98;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\address~combout [1] & ((\Mux15~0_combout  & ((\cache[6][2]~regout ))) # (!\Mux15~0_combout  & (\cache[4][2]~regout )))) # (!\address~combout [1] & (((\Mux15~0_combout ))))

	.dataa(\cache[4][2]~regout ),
	.datab(\address~combout [1]),
	.datac(\cache[6][2]~regout ),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hF388;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneii_lcell_comb \varDadoWriteBack~2 (
// Equation(s):
// \varDadoWriteBack~2_combout  = (\Mux10~1_combout  & (\Mux15~3_combout )) # (!\Mux10~1_combout  & ((\Mux15~1_combout )))

	.dataa(vcc),
	.datab(\Mux15~3_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\Mux15~1_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~2_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~2 .lut_mask = 16'hCFC0;
defparam \varDadoWriteBack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N7
cycloneii_lcell_ff \varDadoWriteBack[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[2]));

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \cache~61 (
// Equation(s):
// \cache~61_combout  = (\wren~combout  & (\data~combout [1])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [1])))

	.dataa(vcc),
	.datab(\wren~combout ),
	.datac(\data~combout [1]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cache~61_combout ),
	.cout());
// synopsys translate_off
defparam \cache~61 .lut_mask = 16'hF3C0;
defparam \cache~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N27
cycloneii_lcell_ff \cache[7][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][1]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][1]~regout ));

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \cache[3][1]~99 (
// Equation(s):
// \cache[3][1]~99_combout  = !\cache~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache~61_combout ),
	.cin(gnd),
	.combout(\cache[3][1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cache[3][1]~99 .lut_mask = 16'h00FF;
defparam \cache[3][1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N7
cycloneii_lcell_ff \cache[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[3][1]~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[3][1]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[3][1]~regout ));

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\Mux16~2_combout  & (((\cache[7][1]~regout )) # (!\address~combout [0]))) # (!\Mux16~2_combout  & (\address~combout [0] & ((!\cache[3][1]~regout ))))

	.dataa(\Mux16~2_combout ),
	.datab(\address~combout [0]),
	.datac(\cache[7][1]~regout ),
	.datad(\cache[3][1]~regout ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hA2E6;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y34_N7
cycloneii_lcell_ff \cache[6][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[6][0]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[6][1]~regout ));

// Location: LCCOMB_X41_Y33_N16
cycloneii_lcell_comb \cache[0][1]~98 (
// Equation(s):
// \cache[0][1]~98_combout  = !\cache~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~61_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[0][1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][1]~98 .lut_mask = 16'h0F0F;
defparam \cache[0][1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneii_lcell_comb \cache[0][0]~79 (
// Equation(s):
// \cache[0][0]~79_combout  = (!\address~combout [1] & (!\address~combout [0] & !\cache[0][0]~60_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[0][0]~60_combout ),
	.cin(gnd),
	.combout(\cache[0][0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cache[0][0]~79 .lut_mask = 16'h0003;
defparam \cache[0][0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N17
cycloneii_lcell_ff \cache[0][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[0][1]~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[0][0]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[0][1]~regout ));

// Location: LCCOMB_X38_Y34_N22
cycloneii_lcell_comb \cache[2][1]~97 (
// Equation(s):
// \cache[2][1]~97_combout  = !\cache~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache~61_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache[2][1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][1]~97 .lut_mask = 16'h0F0F;
defparam \cache[2][1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneii_lcell_comb \cache[2][1]~78 (
// Equation(s):
// \cache[2][1]~78_combout  = (!\address~combout [1] & (\address~combout [0] & !\cache[0][0]~60_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[0][0]~60_combout ),
	.cin(gnd),
	.combout(\cache[2][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cache[2][1]~78 .lut_mask = 16'h0030;
defparam \cache[2][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y34_N23
cycloneii_lcell_ff \cache[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cache[2][1]~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache[2][1]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[2][1]~regout ));

// Location: LCCOMB_X38_Y34_N28
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\address~combout [0] & ((\address~combout [1]) # ((!\cache[2][1]~regout )))) # (!\address~combout [0] & (!\address~combout [1] & (!\cache[0][1]~regout )))

	.dataa(\address~combout [0]),
	.datab(\address~combout [1]),
	.datac(\cache[0][1]~regout ),
	.datad(\cache[2][1]~regout ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h89AB;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\address~combout [1] & ((\Mux16~0_combout  & ((\cache[6][1]~regout ))) # (!\Mux16~0_combout  & (\cache[4][1]~regout )))) # (!\address~combout [1] & (((\Mux16~0_combout ))))

	.dataa(\cache[4][1]~regout ),
	.datab(\address~combout [1]),
	.datac(\cache[6][1]~regout ),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hF388;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneii_lcell_comb \varDadoWriteBack~1 (
// Equation(s):
// \varDadoWriteBack~1_combout  = (\Mux10~1_combout  & (\Mux16~3_combout )) # (!\Mux10~1_combout  & ((\Mux16~1_combout )))

	.dataa(vcc),
	.datab(\Mux16~3_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\varDadoWriteBack~1_combout ),
	.cout());
// synopsys translate_off
defparam \varDadoWriteBack~1 .lut_mask = 16'hCFC0;
defparam \varDadoWriteBack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N5
cycloneii_lcell_ff \varDadoWriteBack[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\varDadoWriteBack~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeBack~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(varDadoWriteBack[1]));

// Location: LCCOMB_X42_Y35_N24
cycloneii_lcell_comb \cache~59 (
// Equation(s):
// \cache~59_combout  = (\wren~combout  & (\data~combout [0])) # (!\wren~combout  & ((\ram|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\wren~combout ),
	.datab(\data~combout [0]),
	.datac(vcc),
	.datad(\ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cache~59_combout ),
	.cout());
// synopsys translate_off
defparam \cache~59 .lut_mask = 16'hDD88;
defparam \cache~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N7
cycloneii_lcell_ff \cache[7][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[7][1]~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[7][0]~regout ));

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \cache[5][1]~82 (
// Equation(s):
// \cache[5][1]~82_combout  = (\address~combout [1] & (!\address~combout [0] & \cache[5][8]~40_combout ))

	.dataa(\address~combout [1]),
	.datab(\address~combout [0]),
	.datac(vcc),
	.datad(\cache[5][8]~40_combout ),
	.cin(gnd),
	.combout(\cache[5][1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cache[5][1]~82 .lut_mask = 16'h2200;
defparam \cache[5][1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \cache[5][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[5][1]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[5][0]~regout ));

// Location: LCCOMB_X41_Y33_N10
cycloneii_lcell_comb \cache[1][1]~83 (
// Equation(s):
// \cache[1][1]~83_combout  = (!\address~combout [1] & (!\address~combout [0] & \cache[5][8]~40_combout ))

	.dataa(vcc),
	.datab(\address~combout [1]),
	.datac(\address~combout [0]),
	.datad(\cache[5][8]~40_combout ),
	.cin(gnd),
	.combout(\cache[1][1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cache[1][1]~83 .lut_mask = 16'h0300;
defparam \cache[1][1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N23
cycloneii_lcell_ff \cache[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cache~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache[1][1]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache[1][0]~regout ));

// Location: LCCOMB_X41_Y33_N22
cycloneii_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\address~combout [0] & (((\address~combout [1])))) # (!\address~combout [0] & ((\address~combout [1] & (\cache[5][0]~regout )) # (!\address~combout [1] & ((\cache[1][0]~regout )))))

	.dataa(\address~combout [0]),
	.datab(\cache[5][0]~regout ),
	.datac(\cache[1][0]~regout ),
	.datad(\address~combout [1]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hEE50;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\address~combout [0] & ((\Mux17~2_combout  & ((\cache[7][0]~regout ))) # (!\Mux17~2_combout  & (!\cache[3][0]~regout )))) # (!\address~combout [0] & (((\Mux17~2_combout ))))

	.dataa(\cache[3][0]~regout ),
	.datab(\address~combout [0]),
	.datac(\cache[7][0]~regout ),
	.datad(\Mux17~2_combout ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hF344;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneii_lcell_comb \dadoParaCPU~0 (
// Equation(s):
// \dadoParaCPU~0_combout  = (\valid~0_combout  & ((\Mux17~1_combout ))) # (!\valid~0_combout  & (\Mux17~3_combout ))

	.dataa(vcc),
	.datab(\Mux17~3_combout ),
	.datac(\Mux17~1_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~0 .lut_mask = 16'hF0CC;
defparam \dadoParaCPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N1
cycloneii_lcell_ff \dadoParaCPU[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[0]~reg0_regout ));

// Location: LCCOMB_X42_Y35_N10
cycloneii_lcell_comb \dadoParaCPU~1 (
// Equation(s):
// \dadoParaCPU~1_combout  = (\valid~0_combout  & (\Mux16~1_combout )) # (!\valid~0_combout  & ((\Mux16~3_combout )))

	.dataa(vcc),
	.datab(\Mux16~1_combout ),
	.datac(\Mux16~3_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~1 .lut_mask = 16'hCCF0;
defparam \dadoParaCPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N11
cycloneii_lcell_ff \dadoParaCPU[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[1]~reg0_regout ));

// Location: LCCOMB_X42_Y35_N8
cycloneii_lcell_comb \dadoParaCPU~2 (
// Equation(s):
// \dadoParaCPU~2_combout  = (\valid~0_combout  & (\Mux15~1_combout )) # (!\valid~0_combout  & ((\Mux15~3_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(vcc),
	.datac(\Mux15~3_combout ),
	.datad(\valid~0_combout ),
	.cin(gnd),
	.combout(\dadoParaCPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \dadoParaCPU~2 .lut_mask = 16'hAAF0;
defparam \dadoParaCPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N9
cycloneii_lcell_ff \dadoParaCPU[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dadoParaCPU~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dadoParaCPU[2]~reg0_regout ));

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hit~I (
	.datain(\hit~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hit));
// synopsys translate_off
defparam \hit~I .input_async_reset = "none";
defparam \hit~I .input_power_up = "low";
defparam \hit~I .input_register_mode = "none";
defparam \hit~I .input_sync_reset = "none";
defparam \hit~I .oe_async_reset = "none";
defparam \hit~I .oe_power_up = "low";
defparam \hit~I .oe_register_mode = "none";
defparam \hit~I .oe_sync_reset = "none";
defparam \hit~I .operation_mode = "output";
defparam \hit~I .output_async_reset = "none";
defparam \hit~I .output_power_up = "low";
defparam \hit~I .output_register_mode = "none";
defparam \hit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \valid~I (
	.datain(\valid~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(valid));
// synopsys translate_off
defparam \valid~I .input_async_reset = "none";
defparam \valid~I .input_power_up = "low";
defparam \valid~I .input_register_mode = "none";
defparam \valid~I .input_sync_reset = "none";
defparam \valid~I .oe_async_reset = "none";
defparam \valid~I .oe_power_up = "low";
defparam \valid~I .oe_register_mode = "none";
defparam \valid~I .oe_sync_reset = "none";
defparam \valid~I .operation_mode = "output";
defparam \valid~I .output_async_reset = "none";
defparam \valid~I .output_power_up = "low";
defparam \valid~I .output_register_mode = "none";
defparam \valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LRU~I (
	.datain(\LRU~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LRU));
// synopsys translate_off
defparam \LRU~I .input_async_reset = "none";
defparam \LRU~I .input_power_up = "low";
defparam \LRU~I .input_register_mode = "none";
defparam \LRU~I .input_sync_reset = "none";
defparam \LRU~I .oe_async_reset = "none";
defparam \LRU~I .oe_power_up = "low";
defparam \LRU~I .oe_register_mode = "none";
defparam \LRU~I .oe_sync_reset = "none";
defparam \LRU~I .operation_mode = "output";
defparam \LRU~I .output_async_reset = "none";
defparam \LRU~I .output_power_up = "low";
defparam \LRU~I .output_register_mode = "none";
defparam \LRU~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dirty~I (
	.datain(\dirty~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dirty));
// synopsys translate_off
defparam \dirty~I .input_async_reset = "none";
defparam \dirty~I .input_power_up = "low";
defparam \dirty~I .input_register_mode = "none";
defparam \dirty~I .input_sync_reset = "none";
defparam \dirty~I .oe_async_reset = "none";
defparam \dirty~I .oe_power_up = "low";
defparam \dirty~I .oe_register_mode = "none";
defparam \dirty~I .oe_sync_reset = "none";
defparam \dirty~I .operation_mode = "output";
defparam \dirty~I .output_async_reset = "none";
defparam \dirty~I .output_power_up = "low";
defparam \dirty~I .output_register_mode = "none";
defparam \dirty~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \writeBack~I (
	.datain(\writeBack~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(writeBack));
// synopsys translate_off
defparam \writeBack~I .input_async_reset = "none";
defparam \writeBack~I .input_power_up = "low";
defparam \writeBack~I .input_register_mode = "none";
defparam \writeBack~I .input_sync_reset = "none";
defparam \writeBack~I .oe_async_reset = "none";
defparam \writeBack~I .oe_power_up = "low";
defparam \writeBack~I .oe_register_mode = "none";
defparam \writeBack~I .oe_sync_reset = "none";
defparam \writeBack~I .operation_mode = "output";
defparam \writeBack~I .output_async_reset = "none";
defparam \writeBack~I .output_power_up = "low";
defparam \writeBack~I .output_register_mode = "none";
defparam \writeBack~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[0]~I (
	.datain(\tag[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[0]));
// synopsys translate_off
defparam \tag[0]~I .input_async_reset = "none";
defparam \tag[0]~I .input_power_up = "low";
defparam \tag[0]~I .input_register_mode = "none";
defparam \tag[0]~I .input_sync_reset = "none";
defparam \tag[0]~I .oe_async_reset = "none";
defparam \tag[0]~I .oe_power_up = "low";
defparam \tag[0]~I .oe_register_mode = "none";
defparam \tag[0]~I .oe_sync_reset = "none";
defparam \tag[0]~I .operation_mode = "output";
defparam \tag[0]~I .output_async_reset = "none";
defparam \tag[0]~I .output_power_up = "low";
defparam \tag[0]~I .output_register_mode = "none";
defparam \tag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[1]~I (
	.datain(\tag[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[1]));
// synopsys translate_off
defparam \tag[1]~I .input_async_reset = "none";
defparam \tag[1]~I .input_power_up = "low";
defparam \tag[1]~I .input_register_mode = "none";
defparam \tag[1]~I .input_sync_reset = "none";
defparam \tag[1]~I .oe_async_reset = "none";
defparam \tag[1]~I .oe_power_up = "low";
defparam \tag[1]~I .oe_register_mode = "none";
defparam \tag[1]~I .oe_sync_reset = "none";
defparam \tag[1]~I .operation_mode = "output";
defparam \tag[1]~I .output_async_reset = "none";
defparam \tag[1]~I .output_power_up = "low";
defparam \tag[1]~I .output_register_mode = "none";
defparam \tag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tag[2]~I (
	.datain(\tag[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tag[2]));
// synopsys translate_off
defparam \tag[2]~I .input_async_reset = "none";
defparam \tag[2]~I .input_power_up = "low";
defparam \tag[2]~I .input_register_mode = "none";
defparam \tag[2]~I .input_sync_reset = "none";
defparam \tag[2]~I .oe_async_reset = "none";
defparam \tag[2]~I .oe_power_up = "low";
defparam \tag[2]~I .oe_register_mode = "none";
defparam \tag[2]~I .oe_sync_reset = "none";
defparam \tag[2]~I .operation_mode = "output";
defparam \tag[2]~I .output_async_reset = "none";
defparam \tag[2]~I .output_power_up = "low";
defparam \tag[2]~I .output_register_mode = "none";
defparam \tag[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[0]~I (
	.datain(\dadoParaCPU[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[0]));
// synopsys translate_off
defparam \dadoParaCPU[0]~I .input_async_reset = "none";
defparam \dadoParaCPU[0]~I .input_power_up = "low";
defparam \dadoParaCPU[0]~I .input_register_mode = "none";
defparam \dadoParaCPU[0]~I .input_sync_reset = "none";
defparam \dadoParaCPU[0]~I .oe_async_reset = "none";
defparam \dadoParaCPU[0]~I .oe_power_up = "low";
defparam \dadoParaCPU[0]~I .oe_register_mode = "none";
defparam \dadoParaCPU[0]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[0]~I .operation_mode = "output";
defparam \dadoParaCPU[0]~I .output_async_reset = "none";
defparam \dadoParaCPU[0]~I .output_power_up = "low";
defparam \dadoParaCPU[0]~I .output_register_mode = "none";
defparam \dadoParaCPU[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[1]~I (
	.datain(\dadoParaCPU[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[1]));
// synopsys translate_off
defparam \dadoParaCPU[1]~I .input_async_reset = "none";
defparam \dadoParaCPU[1]~I .input_power_up = "low";
defparam \dadoParaCPU[1]~I .input_register_mode = "none";
defparam \dadoParaCPU[1]~I .input_sync_reset = "none";
defparam \dadoParaCPU[1]~I .oe_async_reset = "none";
defparam \dadoParaCPU[1]~I .oe_power_up = "low";
defparam \dadoParaCPU[1]~I .oe_register_mode = "none";
defparam \dadoParaCPU[1]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[1]~I .operation_mode = "output";
defparam \dadoParaCPU[1]~I .output_async_reset = "none";
defparam \dadoParaCPU[1]~I .output_power_up = "low";
defparam \dadoParaCPU[1]~I .output_register_mode = "none";
defparam \dadoParaCPU[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoParaCPU[2]~I (
	.datain(\dadoParaCPU[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoParaCPU[2]));
// synopsys translate_off
defparam \dadoParaCPU[2]~I .input_async_reset = "none";
defparam \dadoParaCPU[2]~I .input_power_up = "low";
defparam \dadoParaCPU[2]~I .input_register_mode = "none";
defparam \dadoParaCPU[2]~I .input_sync_reset = "none";
defparam \dadoParaCPU[2]~I .oe_async_reset = "none";
defparam \dadoParaCPU[2]~I .oe_power_up = "low";
defparam \dadoParaCPU[2]~I .oe_register_mode = "none";
defparam \dadoParaCPU[2]~I .oe_sync_reset = "none";
defparam \dadoParaCPU[2]~I .operation_mode = "output";
defparam \dadoParaCPU[2]~I .output_async_reset = "none";
defparam \dadoParaCPU[2]~I .output_power_up = "low";
defparam \dadoParaCPU[2]~I .output_register_mode = "none";
defparam \dadoParaCPU[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
