
<html><head><title>SystemVerilog Interconnects</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669025" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Interconnects" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669025" />
<meta name="NextFile" content="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Wreal_Interaction_with_Nets_of_Built-In_Nettype.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SystemVerilog Interconnects" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Wreal_Interaction_with_Nets_of_Built-In_Nettype.html" title="Wreal_Interaction_with_Nets_of_Built-In_Nettype">Wreal_Interaction_with_Nets_of ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SystemVerilog Interconnects</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SystemVerilogInterconnects-svinterconnects"></span><span class="confluence-anchor-link" id="SystemVerilogInterconnects-1072784"></span>SystemVerilog (SV) interconnect nets are specified using the keyword&#160;<code style="letter-spacing: 0.0px;">interconnect</code>&#160;and can be used only in&#160;<code style="letter-spacing: 0.0px;">net_lvalue</code>&#160;port expressions. These are also called explicit interconnects. In addition, there are interconnect nets, also called implicit interconnects, that that are declared as wires but through analysis the elaborator determines whether they should be treated as interconnect nets. Implicit interconnect nets are not declared using the&#160;<code style="letter-spacing: 0.0px;">interconnect</code>&#160;keyword. SV supports both types of interconnect nets.</p>

<p>An implicit interconnect is considered an interconnect net, if it meets all of the below criteria:</p>
<ul><li>The net is declared as&#160;<code>wire</code>,<code>&#160;tri</code>,<code>&#160;wand</code>,<code>&#160;triand</code>,<code>&#160;wor</code>, or<code>&#160;trior</code></li></ul><ul><li>The net is used only in&#160;<code>net_lvalue</code>&#160;port expressions</li></ul><ul><li>The net is either singular or a packed/unpacked array with a single dimension</li></ul><ul><li>The net is used in concatenation expressions as actual or formal of a non-collapsible port association</li><li>The net does not connect to a variable or expression with any of the following data types:<ul><li>string</li><li>event</li><li>chandle</li><li>unpacked struct that is not supported in the<code>&#160;nettype&#160;</code>declaration</li></ul></li></ul>
<p>In general, explicit interconnects can only be connected to nets. However, they can be connected to non-nets under the following conditions:</p>
<ul><li>If an interconnect connects to both non-nets and nets, the nettype of the interconnect is the nettype of its net connections:<ul><li>If all its connections (both net and non-net) do not have assignment-compatible datatype, an error is generated</li><li>If its net connections do not have an equivalent nettype, an error is generated</li></ul></li></ul><ul><li>If an interconnect connects only to non-nets:<ul><li>If the datatypes of all the non-net connections are not assignment-compatible, an error is generated</li><li>If all the non-nets have real datatype, the nettype of the interconnect is the built-in real nettype with the resolution&#160;<code>CDS_res_wreal1driver</code></li><li>If all the non-nets have assignment-compatible non-real datatype, the nettype of the interconnect is an implied unresolved nettype with the datatype of the non-nets</li><li>If the non-nets have non-equivalent datatypes that are assignment-compatible, one of the datatypes is chosen for the implied unresolved nettype</li></ul></li></ul>
<p>Explicit interconnects are supported in the AMS CPF flow. For explicit interconnects, the following is supported:</p>
<ul><li>Power domain information on the interconnect net</li></ul><ul><li>Creation of boundary port information on the interconnect net</li></ul><ul><li>Power-smart IE (R2L/L2R/RL_Bidir, R2E/E2R/ER_Bidir) connections to the interconnect net</li></ul><ul><li>Power state propagation on mixed-signal boundary</li></ul><ul><li>Power domain voltage check on mixed signal boundary</li></ul>
<p>The following is not supported:</p>
<ul><li>Power corruption on interconnect net</li></ul><ul><li>Automatic power supply on interconnect nets</li></ul><ul><li>Interconnect nets in power event control condition</li></ul>
<p>Explicit interconnects can be connected to any port expression that adheres to the following port connection rules:</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>All port compatibility rules described below must still be followed once the type of interconnect is determined.</p>
</div>
</div>
<h2 id="SystemVerilogInterconnects-PortConnectionRules">Port Connection Rules</h2>

<p>A singular interconnect can connect to any of the following:</p>
<ul><li>Singular net of user-defined nettype</li></ul><ul><li>Scalar electrical net</li></ul><ul><li>Singular wreal</li></ul><ul><li>Singular built-in logic net</li></ul>
<p>Connection of a singular interconnect to an array port, or an array port to a singular interconnect is governed by the following rules:</p>
<ul><li>If an interconnect array is connected to an SV array net of user-defined nettype, both upper and lower port expressions must have the same number of elements. You can use the <code>xrun</code> option&#160;<code>-nettype_port_relax</code>&#160;to make the upper and lower port expressions have different number of elements.</li></ul><ul><li>If an interconnect array is connected to a wreal array, the upper and lower port expressions may have different numbers of elements.</li></ul><ul><li>If an interconnect array is connected to an electrical bus, the upper and lower port expressions may have different numbers of elements.</li></ul><ul><li>If an interconnect array is connected to a packed built-in logic net array or structure, the upper and lower port expressions may have different numbers of elements.</li></ul><ul><li>If an interconnect array is connected to an unpacked built-in logic net array, both upper and lower port expressions must have the same number of elements.</li></ul><ul><li>An interconnect array cannot be connected to an unpacked built-in logic net structure.</li></ul><ul><li>If an interconnect array is connected to a variable array, both upper and lower port expressions must have the same number of elements.</li></ul><ul><li>If an interconnect array is connected to a non-collapsible array expression, both upper and lower port expressions must have the same number of elements.</li></ul><h2 id="SystemVerilogInterconnects-1068892PortCollapsingRules"><span class="confluence-anchor-link" id="SystemVerilogInterconnects-1068892"></span>Port Collapsing Rules</h2>

<p>When a port connection contains an interconnect net, the following collapsing rules apply:</p>
<ul><li>If either the inner or outer net is an interconnect and the other is a net with a declared nettype (either user-defined or built-in), the dominating net is&#160;the net with a declared nettype.</li></ul><ul><li>If both inner and outer nets are interconnects, then the outer net is&#160;the dominating net.</li></ul>
<p>However, if you use the&#160;<code>-delay_wire_dominant</code>&#160;option, the port collapsing rules would be as follows:</p>
<ul><li>If either inner or outer net is an interconnect net, and the other is a net with a declared nettype, then:<ul><li>If both have a specified delay value, the dominating net is&#160;the net with a declared nettype.</li><li>If only one of them has a delay value, the dominating net is the one with the delay value.</li><li>If neither of them has a delay value, the dominating net is the net with a declared nettype.</li></ul></li></ul><ul><li>If both the inner and outer nets are interconnect:<ul><li>If both have a specified delay value, the dominating net is the outer net.</li><li>If only one of them has a delay value, the dominating net is the one with the delay value.</li><li>If neither of them has a delay value, the dominating net is the outer net.</li></ul></li></ul><h2 id="SystemVerilogInterconnects-InterconnectConnectionstoVHDLPorts">Interconnect Connections to VHDL Ports</h2>

<p>Explicit interconnects can be connected to VHDL real ports by coercing the interconnect to wreal. In addition, explicit interconnects can be connected to VHDL real ports by coercing the interconnect net to a built-in real nettype. The resolution for explicit interconnects is the same as implicit interconnects. That is, if an explicit interconnect is also connected to a wreal or a net of built-in nettype, it takes that type, otherwise, it gets the default type.</p>

<p>For nets that have a mix of wreal and VHDL real signals, the resolution may change depending on where the drivers of the mixed language net exist. If all the drivers are in VHDL, the resolution is also done in VHDL. If the net has any Verilog drivers, then the resolution is done in Verilog (wreal resolution). If the VHDL and wreal resolution functions do not match, the behavior may be different based on the design configuration.</p>

<p>Explicit interconnects connected to VHDL ports are coerced to electrical. In addition, an interconnect connected to a scalar or vector&#160;<code>STD_LOGIC</code>&#160;port is coerced to a packed array of logic equivalent to a Verilog logic wire.</p>
<h2 id="SystemVerilogInterconnects-DisciplineResolution">Discipline Resolution</h2>

<p>Explicit interconnects support default, detailed, and block-based discipline resolution.</p>
<h2 id="SystemVerilogInterconnects-NetDelaysonInterconnects">Net Delays on Interconnects</h2>

<p>The AMS Designer simulator supports a single value net delay on explicit interconnects. For implicit interconnects having multiple delay values, the following rules apply:</p>
<ul><li>If the interconnect is coerced to a non-logic wire type (like real or struct) the net delay is converted to a single net delay that is the largest of the delay values specified.</li></ul><ul><li>If the interconnect is coerced to a logic wire type, the multiple delay values are preserved.</li></ul>
<p>When ports are collapsed, only the delay on the dominating net is applied. Since the typed net is always the dominating net, net delays on interconnects may not be applied. For more information on how interconnect ports collapse, see<a href="#SystemVerilogInterconnects-1068892">&#160;Port Collapsing Rules</a>.</p>

<p>In addition, when an interconnect (explicit or implicit) is coerced to electrical, the net delay is ignored.</p>
<h5 id="SystemVerilogInterconnects-RelatedTopic">Related Topic</h5><ul><li><a href="Handling_Port_Connections_of_Nettypes.html">Handling Port Connections of Nettypes</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Wreal_Interaction_with_Nets_of_Built-In_Nettype.html" id="prev" title="Wreal_Interaction_with_Nets_of_Built-In_Nettype">Wreal_Interaction_with_Nets_of ...</a></em></b><b><em><a href="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html" id="nex" title="SystemVerilog_User_Defined_Nettype_and_Electrical_Connections">SystemVerilog_User_Defined_Net ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>