#OPTIONS:"|-layerid|0|-orig_srs|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\synthesis\\synwork\\prj_2_memory_sb_comp.srs|-top|prj_2_memory_sb|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl|-I|C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\synthesis\\|-I|C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib|-sysv|-devicelib|C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\generic\\smartfusion2.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-fsysv|-lib|work"
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\bin64\\c_ver.exe":1704385142
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\generic\\smartfusion2.v":1704384662
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\vlog\\hypermods.v":1704384280
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\vlog\\umr_capim.v":1704384514
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\vlog\\scemi_objects.v":1704384280
#CUR:"C:\\Microchip\\Libero_SoC_v2024.1\\SynplifyPro\\lib\\vlog\\scemi_pipes.svh":1704384280
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\design.sv":1729015756
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\ecc_design.sv":1728652518
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\TBEC_RSC_encoder.sv":1728652564
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\TBEC_RSC_decoder.sv":1728652584
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\MRSC_encoder.sv":1728652600
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\hdl\\MRSC_decoder.sv":1728652615
#CUR:"C:\\Users\\Lesc\\Documents\\LiberoProjects\\prj_FPGA_2memory\\FPGA2memory\\component\\work\\prj_2_memory_sb\\prj_2_memory_sb.v":1729023802
0			"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\design.sv" verilog
1		*	"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\ecc_design.sv" verilog
2		*	"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\TBEC_RSC_encoder.sv" verilog
3		*	"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\TBEC_RSC_decoder.sv" verilog
4		*	"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\MRSC_encoder.sv" verilog
5		*	"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\hdl\MRSC_decoder.sv" verilog
6			"C:\Users\Lesc\Documents\LiberoProjects\prj_FPGA_2memory\FPGA2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v" verilog
#Dependency Lists(Uses List)
0 5 4 3 2 1
1 5 4 3 2 0
2 5 4 3 1 0
3 5 4 2 1 0
4 5 3 2 1 0
5 4 3 2 1 0
6 5 4 3 2 1 0
#Dependency Lists(Users Of)
0 6 5 4 3 2 1
1 6 5 4 3 2 0
2 6 5 4 3 1 0
3 6 5 4 2 1 0
4 6 5 3 2 1 0
5 6 4 3 2 1 0
6 -1
#Design Unit to File Association
module work prj_2_memory_sb 6
module work fpga_top_design 0
module work ecc_design 1
module work MRSC_decoder 5
module work MRSC_encoder 4
module work TBEC_RSC_decoder 3
module work TBEC_RSC_encoder 2
