// Seed: 1494357724
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri  id_8;
  wire id_9 = {id_8, 1};
  assign id_2 = 1 | id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  genvar id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
  assign id_3 = (id_4);
  wire id_5;
endmodule
