{"Source Block": ["oh/eclock/hdl/eclock.v@77:87@HdlIdDef", "   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n       .BANDWIDTH(\"OPTIMIZED\"),     // OPTIMIZED, HIGH, LOW\n"], "Clone Blocks": [["oh/elink/hdl/eclock.v@79:89", "   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n"], ["oh/elink/hdl/eclock.v@78:88", "   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n"], ["oh/elink/hdl/eclock.v@80:90", "   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n       .BANDWIDTH(\"OPTIMIZED\"),     // OPTIMIZED, HIGH, LOW\n"], ["oh/eclock/hdl/eclock.v@76:86", "   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n     #(\n"], ["oh/eclock/hdl/eclock.v@75:85", "   wire         cclk_base;\n   wire         cclk_p_src;\n   wire         cclk_p;\n   wire         cclk;\n   wire         lclk_s_src;\n   wire         lclk_out_src;\n   wire         lclk_p_src;\n   wire         clkfb;\n   \n   // PLL Primitive\n   PLLE2_BASE\n"]], "Diff Content": {"Delete": [], "Add": [[82, "   wire \tpll_cclk;          //full speed cclk\n"], [82, "   wire \tpll_lclk;          //full speed lclk etx\n"], [82, "   wire \tpll_lclk_out;      //full speed lclk for pin for etx\n"], [82, "   wire \tpll_lclk_par;      //low speed lclk for etx\n"], [82, "   wire \tpll_cclk_div;      //low speed cclk\n"], [82, "   wire \tpll_cclk_standby;  //standby clock\n"]]}}