*********************************************************************************
Commit: 0509c4faf3e491220b530881fe03f37c0445c3df 
*********************************************************************************


  GNR HMAT entries will be shuffled based on UPI 2S toplogy
  
  [Feature Description]
  Current HMAT latency representation are same for all nodes. The new latency entries
  provides accurate entries for each numa node and it varies for each GNR sku
  and its upi topology(2S)
  
  Package/Module:
  ServerPlatformPkg/Library/AcpiPlatformTableLib
  
  [Impacted Platform]
  GNR AP/SP.
  
  Hsd-es-id: 14023049795
  
  Change-Id: I51608e139452fbe9da262957ed1b8d5c9df9d76b
  Original commit hash: e5a7ad093f2ac86e90a634a3a456760bdfd08935
  
  ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3e000c35d20a4ab6acb7983ca8649b25f5d5510d 
*********************************************************************************

[SiliconPkg]

  [GNRWS][ARL-S] Top swap bit can't be accessed from PEI phase
  
  [Issue Description]
  Top swap bit is mapping to above 4G MMIO on ARL-S/HX.
  It can't be accessed from PEI phase
  
  [Resolution]
  - Switch P2SB acccess type on P2SB device availability.
  
  Package/Module:
  OneSiliconPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 18039518015
  
  Change-Id: I444721bda38e367d4ce535d41dd88853302b9843
  Original commit hash: 47c6fe24375c40d9896ff94ac203f5d104f8df90
  
  OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: effa0d0ac7182e7260d21c5e832487c1f6a78143 
*********************************************************************************

[SiliconPkg], [ME]

  [GNR AP] External API to expose CXL hetero enabled status
  
  [Feature Description]
  Memory decode reference code should expose external API for CXL heterogeneous interleave
  enabling status for security RC to refine HII in DXE phase.
  
  Package/Module: ServerSiliconPkg/MemDecode
  
  [Impacted Platform]
  BHS-AP
  
  Hsd-es-id: 15016578099
  
  Change-Id: I1cb6827e45386bf4e5d6a129932554972ac6ec02
  Original commit hash: f5a2d83ace99de84e8598ae26130d5d430515aa3
  
  ServerSiliconPkg/Include/Library/MemDecodeLib.h
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 8a06b3ad4686da622deafe433fd131b3e8cc0458 
*********************************************************************************

[ASL]

  [GNRWS] Adding EcDxe support into GNRWS.
  
  Package/Module:
  GnrwsRpPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 16025025701
  Change-Id: Ib12819504fc2d8cabcfad575aeb0f10f49a99ce9
  Original commit hash: 133ace0f59ec986c81174a5326e545dbb5261929
  
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcAcpiTables.inf
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
  GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.inf
  GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
  GnrwsRpPkg/PlatformPkg.dsc
  GnrwsRpPkg/PlatformPkg.fdf
  OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
  ServerPlatformPkg/Include/Guid/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: fe37c5dd5460c4f42a032115d77952d650111a9a 
*********************************************************************************

[CPU]

  Set TPR_MSG_OFF=0 before any future APIC state changes
  
  [Feature Description]
  BIOS must follow Atom POR for sequencing TPR_MSG_OFF=0
  before any future APIC state changes
  
  Package/Module: ServerSiliconPkg\Cpu\Library\CpuPerThreadInitPreMpLib
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15016568861
  
  Change-Id: Ib75b3dae456faa9e0825b9244275c8aa80c316b5
  Original commit hash: b5016352dbd56f72754e672df5baf71856aca4da
  
  ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/AsmCpuPerThreadInitPreMp.nasm
  ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/CpuPerThreadInitPreMpLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: a9eb6fa3a47c932660a2d10a2366790449f36804 
*********************************************************************************

[SiliconPkg]

  [GNR-SP][HCC] Remove HCC SKU from Port ID change
  
  There was a code that change the port ID for HCC SKUs for PXP4/PXP5
  After that change, these ports are not training.
  
  Therefore, reverting this change for HCC SKU.
  
  ServerSiliconPkg/HsphyIpLib:
  
  [Impacted Platform]
  BHS-SP
  
  Hsd-es-id: 16025032199
  
  Change-Id: I9b868a8289332511370e27d0165b4d726a52d27c
  Original commit hash: 2163bda45e05867d7cb66c87bc795ee7db64979f
  
  ServerSiliconPkg/Library/HsphyIpLib/GnrSrf/HsphyIpLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f9e4959c1fe8132e8b21eb86cd11021c336c8120 
*********************************************************************************

[SiliconPkg]

  [GNRWS][ARL-S] Top swap bit can't be accessed from PEI phase
  
  [Issue Description]
  Top swap bit is mapping to above 4G MMIO on ARL-S/HX.
  It can't be accessed from PEI phase
  
  [Resolution]
  - Switch P2SB acccess type on P2SB device availability.
  
  Package/Module:
  OneSiliconPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 18039517849
  
  Change-Id: I444721bda38e367d4ce535d41dd88853301b9843
  Original commit hash: 15b3012fc107dc9f1d5d3748725c66be233597ef
  
  OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: 84017eb41b0aeef2bb5b97b2a20a66c191638559 
*********************************************************************************

[SiliconPkg]

  Revert "[GNRWS] SMI storm with IMC error handler getting control on S3 resume"
  to unblock the S3 function test.
  
  This reverts commit 4d0d45bddc8620e3069d2fcc4d067f0c9cad21ec.
  
  Hsd-es-id: 16024516773
  
  Change-Id: Ic12b1862556ea2872544b1303e72c184f278078b
  Original commit hash: 4e72273f07f01c7c2ee55c62d210802099f3f129
  
  OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblPmc.c
  OneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  OneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
  OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 47e1c20056447f03a8b29283fd2687a0bf54165a 
*********************************************************************************


  [BHS] Use a PCD build token to remove training steps to save NEM space
  
  [Feature Description]
  Use a PCD build token to remove below training steps from regular build
  1. CommandNormalization
  2. RoundTripLatencyOptimization
  3. RxJitterCancellationTraining
  4. TrainingForMlDataCollection
  5. RcdDcsDfeTraining
  6. RcdDcsVrefTraining
  This helps reduce FSP-M space, which impacts NEM size utilization
  
  Package/Module:
  CpRcPkg/Library/BaseDdr5CoreLib
  
  [Impacted Platform]
  bios.birchstream_graniterapids-ap
  bios.birchstream-sp_graniterapids-sp
  bios.birchstream_sierraforest-ap
  bios.birchstream-sp_sierraforest-fb
  bios.kaseyville_graniterapids-d
  
  Hsd-es-id: 14023061095
  
  Change-Id: I76797a1cd393866b90cc7060858b7e95dcabbe9f
  Original commit hash: b0bb7cb7ade0e2af73534ee30664ab6a3cad5d62
  
  CpRcPkg/CpRcPkg.dec
  CpRcPkg/Library/BaseDdr5CoreLib/BaseDdr5CoreLib.inf
  CpRcPkg/Library/BaseDdr5CoreLib/MemCmdNormalization.c
  CpRcPkg/Library/BaseDdr5CoreLib/MemDcsDcaDfeDdr5.c
  CpRcPkg/Library/BaseDdr5CoreLib/MemRxOptimization.c
  CpRcPkg/Library/BaseMemoryTrainingLib/MemRecEnable.c
  CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningSupportLib.inf
  CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningTrainingAlgorithm.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 015460db200c1825a8fd2f4a97e90d5a76e817e3 
*********************************************************************************

[SiliconPkg]

  Remove deprecated functions from Uncore domain code.
  
  [Feature Description]
  Remove deprecated BIOS-to-PCode mailbox commands.
  Remove SPR MBA Calibration data structure.
  Remove deprecated functions from UncoreLib.
  Remove Pi5Protocol from KTI_HOST_OUT data structure.
  Remove SetPi5ProtocolStatus and GetPi5ProtocolStatus APIs from KtiApiLib.
  
  Package/Module:
  CpRcPkg/Include/Guid
  CpRcPkg/Include/Upi
  ServerPlatformPkg/Test/StubLibrary/KtiApiLibMock
  ServerSiliconPkg/Include/Library
  ServerSiliconPkg/Library/KtiSimLib/Common
  ServerSiliconPkg/Library/PcuMailBoxLib/10nmWave4
  ServerSiliconPkg/Library/PcuMailBoxLib/Common
  ServerSiliconPkg/Library/WildHorse/KtiApiLib
  ServerSiliconPkg/Library/WildHorse/PcuMailBoxLib
  ServerSiliconPkg/Upi/Library/KtiApiLib
  ServerSiliconPkg/Upi/Library/MultiSocketLib/GnrSrf
  ServerSiliconPkg/Upi/Library/MultiSocketLib
  ServerSiliconPkg/Upi/Library/UncoreLib
  
  [Impacted Platform]
  BIRCHSTREAM GRANITERAPIDS-AP
  BIRCHSTREAM-SP GRANITERAPIDS-SP
  
  Hsd-es-id: 14023064284
  
  Change-Id: I28ba93d6957702992a034cfc80ca8f07f7697ee7
  Original commit hash: 591fd34e8f54f7685d7ec82684bafa619695b0e8
  
  CpRcPkg/Include/Guid/UboxIpInterface.h
  CpRcPkg/Include/Upi/KtiHost.h
  ServerPlatformPkg/Test/StubLibrary/KtiApiLibMock/KtiApiMock.c
  ServerSiliconPkg/Include/Library/PcuMailBoxLib.h
  ServerSiliconPkg/Library/PcuMailBoxLib/10nmWave4/PcuApiCmd.c
  ServerSiliconPkg/Library/PcuMailBoxLib/Common/PcuApiCmd.c
  ServerSiliconPkg/Library/PcuMailBoxLib/PcuMailBoxLibNull.c
  ServerSiliconPkg/Upi/Library/KtiApiLib/KtiApi.c
  ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiAdapt_GnrSrf.c
  ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiLinks.c
  ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/MultiSocketLib.c
  ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiAdapt.c
  ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiLibMultiSocket.c
  ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/KtiCoh.c
  ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
  ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c
  ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 73466065fb854fa37fab477a9706ecc2ddea975b 
*********************************************************************************

[SiliconPkg]

  GNR Memory access latencies from 0-1, 0-2 sub numa domains are not uniform
  
  Feature Description]
  Current HMAT latency representation are same for all nodes. The new latency entries
  provides accurate entries for each numa node and it varies for each GNR sku.
  
  Package/Module:
  ServerPlatformPkg/Library/AcpiPlatformTableLib
  
  [Impacted Platform]
  GNR AP/SP.
  
  Hsd-es-id: 22020325128
  
  Change-Id: Ic6e622fcbef17635d9a2b6cf0b71a8843fa4b208
  Original commit hash: 953cd1a0f45acf2ff01893fff8c441efef4f48b9
  
  ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c
  ServerSiliconPkg/Include/Library/NumaAcpiTableLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 97e0a93741c5f838c857bd07b95623e608297b2c 
*********************************************************************************

[ME]

  [GNR][MCR]DWL training step updates for deduction 0 to 1 edge
  
  [Feature Description]
  For DWL training step
  Both external/internal fine sweep:
  1. Implement the detecting the 0->1 transition
  2. If a 1 is deducted in very first offset, log non-fatal warning and continue
  3. If all 0 deducted in sweep range, log fatal warning as usual
  4. Add the additional 16ticks after seeing first1 in the sweep and show in verbose log
  5. Move back by 2 cycles before external and internal fine training
  6. Extend sweep range from 80 to 192 ticks
  
  Package/Module:
  
  [Impacted Platform]
  bios.birchstream-sp_graniterapids-sp
  bios.birchstream_clearwaterforest-ap
  bios.birchstream_graniterapids-ap
  
  Hsd-es-id: 14022630889
  
  Change-Id: Ie264e5d8ac191d79ad1cb099b3fa53b7dc8bc2b0
  Original commit hash: 8fc9c2c1edc91a85c356b78c987abedd97fb98c8
  
  CpRcPkg/Include/Library/Ddr5CoreLib.h
  CpRcPkg/Include/Library/EnhancedWarningLogLib.h
  CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
  CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
  CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c
  ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: aaa25848645bd10a17e35c3ecf60c2ae40aa228c 
*********************************************************************************

[SiliconPkg]

  set all mask bits in ktilingerrmask0 as part of IpUpiDisable
  
  [Feature Description]
  UPI SPEC Gap. When going through the credit reference initialization steps in the BIOS disable UPI flow, an uncorrectable error regarding credit overflows will appear.
  When viral is enabled, all errors will translate to a QACTIVE and hence we will lose PkgC residency on the die with the disabled UPI.
  The additional step to mask credit overflow errors which was missing from the other error masking in the original UPI disable spec. BIOS Feature implementation
  
  Package/Module:
  ServerSiliconPkg/Library
  
  [Impacted Platform]
  BHS-AP
  
  Hsd-es-id: 22020323190
  
  Change-Id: Ie3c8b6688ab39fa1b203c1445c9b314e932a358f
  Original commit hash: f6aa6dc848b2ae454742347158e66962e45e0941
  
  ServerSiliconPkg/Library/UpiIpBlock/Gen3/Ipfw/LibraryPrivate/IpUpiLib/IpUpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 185323363d8b66829d18d64b24e5b695ac6cb76f 
*********************************************************************************

[ME]

  Wrong lane-result mapping printed during CTLE offset correction
  
  [Issue]
  CTLE Offset Correction training results are stored and displayed in an order that does not align to the DDRIO bit swizzle.
  This makes it difficult to align CTLE Offset Correction training results with the package pin name.
  
  [Resolution]
  Store the training results in linear bit order. When displaying the results, apply DDRIO strobe and bit swizzle.
  Also add RcSim feedback captured from HW.
  
  [Impacted Platform]
  Birchstream AP
  Birchstream SP
  
  Hsd-es-id: 22020311857
  
  Change-Id: I7dafa6002f733bcac201d7721b1f22a5b706ffdd
  Original commit hash: 4c123739c03374a583339d2da1c121b7fe4e0e2e
  
  CpRcPkg/Include/ReferenceCodeFatalErrors.h
  ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemCtleOffsetCorrection.h
  ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemCtleOffsetCorrection.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: a56d4851a264b998379eabadd22fb58c369828f9 
*********************************************************************************


  [GNRWS] Capsule build script changes for Linux
  
  [Feature Description]
  Add Linux support to capsule script
  
  Package/Module:
  GnrwsRpPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016532257
  
  Change-Id: I4b2b2c4fea10d0eebe80fdabc9748334a0f0c57b
  Original commit hash: ad2d5a2893459cbdc1ca575442d79baea3fd683b
  
  GnrwsRpPkg/CapsuleBuildMonolithic.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
  ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4a92a4aae58cbfad20298dee22113fb7cd454735 
*********************************************************************************

[BoardPkg]

  [GNR][X3] Add new mechanism to force loading TDX binaries via knobs
  
  [Feature Description]
  1. Rename Bios knob: DfxSkipTdxSeamLoadFromEsp
  To: DfxSeamLdrSrc
  
  2. Add new DFX knob: DfxTdxModuleSrc
  3. Both knobs to have list of values:
  Value: 2 Name: Auto Meaning: Choose higher SVN value between ESP and IFWI source
  Value: 0 Name: Force ESP
  Value: 1 Name: Force IFWI
  
  Package/Module:
  ServerSiliconPkg/SecurityPolicy
  ServerSecurityPkg/TdxSeamldr
  ServerPlatformPkg
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 18039431912
  
  Change-Id: Ifdab5b9847809b7e6d6754602f5c7ac64d768724
  Original commit hash: e9863ed507d94602eb7d1b5b7036d8fd31c26ca7
  
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  BirchStreamFspPkg/Upd/FspUpd.yaml
  BirchStreamFspPkg/Upd/FspUpd64bit.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
  ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 78caf17d320e9cef21df111ced6a2cef77af7b9b 
*********************************************************************************

[ME]

  Add Back Missing Handling Error case
  [Issue Description]
  Missing Error Handling it will run into the cornor case, if CxlCdatPtr
  successfully get but the data got cut off during the DOE transaction,
  then we will run into GetCxlEndDevMemInfo which caused unexpected
  behavior.
  
  [Resolution]
  
  Package/Module:
  
  [Impacted Platform]
  ALL
  Hsd-es-id: 15016521596
  
  Change-Id: Iffe494d0d4282a9231e9cd83869dddb5137277e8
  Original commit hash: b8ead22dd394b7364d8bdb942350c0be253881c1
  
  ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlMemHwSoc.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: f7850f06f4ac6d450a46374f93df4de3138c10a6 
*********************************************************************************

[SiliconPkg]

  GNR-WS: PE#1 shouldn't be disabled via soft strap and BIOS menu
  
  [Feature Description]
  GNR-SP on Workstation Platform uses PE#1 (8L) for RCiL connection to PCH.
  
  Package/Module:
  ServerSiliconPkg/Upi/
  
  [Impacted Platform]
  GNR-WS
  
  Hsd-es-id: 22020317140
  
  Change-Id: Ie070b7d911f5ee3fac98238fb12e837857234796
  Original commit hash: 77f1b7a4ca59bd50977f024a0fc48070e8d329dd
  
  ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/B2Hot.c
  ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 47406675d190440fc525b269a408ad2253738c42 
*********************************************************************************


  Revert "HSTI errors seen in Boot Log"
  
  [Issue Description]
  This reverts commit 4e83733cb6b4da1099effab56efeae21be9940bd.
  
  [Resolution]
  Due to missed requirement HSTI BRWA test fix
  was not aligned with HAS
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 18039371332
  
  Change-Id: I02f1dfe5cf3cdfabc76c6909408cce94294f78b6
  Original commit hash: e09c55a2c25d30f8b74ea863df12a3e430747fbb
  
  ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ac1cbfa0481eb61fc9f2e386c2c387dd981792f1 
*********************************************************************************


  [SRF B0] Wrong UP info in IFWI name
  
  [Issue Description]
  The UP info in IFWI names are incorrect
  
  [Resolution]
  Use Alias in Microcode section for naming and correct the naming order
  
  Package/Module:
  ServerPlatformPkg
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 14022947380
  
  Change-Id: If848bb4214074f095602200ea4ed59be868e5df1
  Original commit hash: 847eb42e2825b530eeb57058b0f1a12fddde9fe4
  
  ServerPlatformPkg/BuildScript/Source/BuildStep/BiosIdGen.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 47735c421661081cd6ab2244b480ca7963dc4f28 
*********************************************************************************

[SiliconPkg]

  GNR-AP D2K Mesh Credit Threshold programming
  
  [Feature Description]
  Program B2CMI D2kMeshCreditThresh bitfield with recommended value for
  GNR-AP. There are different recommended values for SNC or UMA Based
  Clustering modes.
  
  Package/Module: ServerSiliconPkg/Mesh2MemIpLib
  
  [Impacted Platform]
  GNR-AP
  
  Hsd-es-id: 14022799566
  
  Change-Id: Idee0ecdad28c1de5169c5062e74fbe40009e1443
  Original commit hash: a4531bd0b3a3e04d1d54036f06619972896daf10
  
  CpRcPkg/Include/Library/Mesh2MemIpLib.h
  CpRcPkg/Include/Upi/KtiSi.h
  ServerSiliconPkg/Library/Mesh2MemIpLib/Common/Mesh2MemCommon.c
  ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
  ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6854ffaeb10a458e90ea6c02e295918166e8ca6f 
*********************************************************************************

[ME]

  [TME][IHV][Microchip] BIOS do not handle HDM Decoder Capability Header values for
  Non-Power of 2 interleaving
  
  [Issue Description]
  Valid CXL hdm decoder capability revision numbers are 1, 2, 3. Mark as invalid
  capability revision if it is 0.
  
  Package/Module:
  ServerSiliconPkg/Mem/Library/CxlMemLib
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib
  ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 14022944835
  
  Change-Id: Ie6b01b4620a9383a6aba2e164f85c9b400b12b56
  Original commit hash: 1e6f793d3460c9a97a884e3f7fb0cc6d85361606
  
  ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasCxl.c
  ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/CxlMemHwGen.c
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/HdmDecoderRegAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 0fe5ecea9f4b8872901bb351288fc3ec1dd8f041 
*********************************************************************************

[SiliconPkg]

  [OSXML] change "class" definition on IP OSXML definition
  
  [Issue Description]
  C++ "class" keyword is used as field name in RID_NPK_MAIN_REG definition.
  GoogleTest is written in cpp, so the keyword "class" used inside thid data structure
  causes the GoogleTest fail due to conflict with reserved keyword.
  
  [Resolution]
  Rename field name from class to class_
  
  [Package/Module]
  ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/
  
  [Impacted Platform]
  Gen3
  
  Hsd-es-id: 18039350159
  
  Change-Id: Ia3035d63aca2869ef9af7cefc676583c901d6ad9
  Original commit hash: a38dfd36352a8ccb6bcc5afadd17df2e3f4b165c
  
  ServerSiliconPkg/Include/Registers/GnrSrf/Cwf/NPK_MAIN.h
  ServerSiliconPkg/Include/Registers/GnrSrf/NPK_MAIN.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Google

*********************************************************************************
Commit: 2cef0444dd90599a4a0e1e1e61f57d7c3f8032f2 
*********************************************************************************

[BoardPkg]

  Revert "[GNR][X3]ESP method TDX module load not working when IFWI has higher SVN"
  
  This reverts commit 585d69f3b0b939f5b35dd35616b3957b5b88fb46.
  Hsd-es-id: 15016506567
  
  Change-Id: I647e8ee8ce22ebc7200e65cb94582f60c57e4ba1
  Original commit hash: 18abf7c9855a4d1808dc35c2bf225a5977c1ba37
  
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  BirchStreamFspPkg/Upd/FspUpd.yaml
  BirchStreamFspPkg/Upd/FspUpd64bit.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  ServerPlatformPkg/Include/NvVariableUpdateRule.h
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
  ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: fd883047fb92202f7015324e0313d1cae7d32d75 
*********************************************************************************


  Revert "Add Override in GnrwsRpPkg for PCD PcieResizableBar"
  
  [Feature Description]
  This reverts commit 6d620be388c2f15bb442ce5ba9c4769c448af2f9
  
  Package/Module:
  GnrwsRpPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 16024851259
  
  Change-Id: I0054deca61a2e8ac561a103e9d27ca4a8aeb74d8
  Original commit hash: ff6f1fc1bd14a4e73afa632c86a582839dc74873
  
  GnrwsRpPkg/PlatformBIOSBuild.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8918300630bd39c68a589efbd5c0b3f536c2002a 
*********************************************************************************

[BoardPkg]

  [GNR][X3]ESP method TDX module load not working when IFWI has higher SVN
  
  [Feature Description]
  1. Rename Bios knob: DfxSkipTdxSeamLoadFromEsp
  To: DfxSeamLdrSrc
  
  2. Add new DFX knob: DfxTdxModuleSrc
  3. Both knobs to have list of values:
  Value: 2 Name: Auto Meaning: Choose higher SVN value between ESP and IFWI source
  Value: 0 Name: Force ESP
  Value: 1 Name: Force IFWI
  
  Package/Module:
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 18039261673
  
  Change-Id: Iac9eb136ee6068ff4b7f41af75959b69a9b98c50
  Original commit hash: 585d69f3b0b939f5b35dd35616b3957b5b88fb46
  
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  BirchStreamFspPkg/Upd/FspUpd.yaml
  BirchStreamFspPkg/Upd/FspUpd64bit.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
  ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
  ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: a60cfc778633586acd36652f0245f5beac14a465 
*********************************************************************************


  MCRDIMMs with Renesas RCD fails with correctable errors (CE)
  
  Apply vendor workaround to avoid CE occurring after self-refresh entry/exit
  
  Package/Module:
  ServerSiliconPkg
  
  [Impacted Platform]
  birchstream-sp_graniterapids-sp
  birchstream_clearwaterforest-ap
  birchstream_clearwaterforest-sp
  birchstream_graniterapids-ap
  graniterapids_mainstream_workstation
  graniterapids_workstation
  kaseyville_graniterapids-d
  
  Hsd-es-id: 14022894733
  
  Change-Id: I5ad8180fe208195a148f0ec95917c2bd6fc05f5c
  Original commit hash: d09864ecf3c9a78ce3bffb02c2c64e3b10fe7e71
  
  CpRcPkg/Library/BaseMcrLib/McrSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 675513ebceb0117cb4067f7da5d9b075de448c0b 
*********************************************************************************

[SiliconPkg]

  Flat2lm Test Hang
  [Issue Description]
  Fixing missing logic
  
  [Resolution]
  If this commit is an issue/bug resolution, this field is required and
  should describe generally how was this fixed
  If this commit is a feature, this section should be removed
  
  Package/Module:
  
  [Impacted Platform]
  Default ALL, Y, U, S, H, etc.
  
  Hsd-es-id:15016492808
  
  Change-Id: I02e0e2d7b03d44df3ad6954587c4b022eb67ac0d
  Original commit hash: 329d7431688fbfc2ea3f756f2f7fe42219562a8c
  
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 614f2083290f024924236c4637ad1a11e1c85aac 
*********************************************************************************


  use zip.bin instead of zip to bypass CI buildPkg filter
  
  [Feature Description]
  CI has a filter to rule out .zip file during gathering buildPkg
  Use .zip.bin instead of .zip file to bypass the filter for WinCap
  
  Package/Module: GnrwsRpPkg/CapsuleUpdate
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016490696
  
  Change-Id: I8e3ffb0da7b651dcea473b32124585ae946a8fdd
  Original commit hash: 41c58ed1bd5c2f3bdfa1bf929e056221e970a547
  
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
  ServerPlatformPkg/BuildScript/Source/Common/BuildArgParser.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 60cd55e8982ee7add16f17e62c9ddc444f585edc 
*********************************************************************************


  Enable Windows Capsule generating during build
  
  [Feature Description]
  Windows capsule should also be generated during build
  
  Package/Module: GnrwsRpPkg/CapsuleUpdate
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016487671
  
  Change-Id: Iaadfc5889505bbe9a326b59ae4f382bb06828f3c
  Original commit hash: dfa0dcdf153f017977e188b06aaea7fecf38d42e
  
  GnrwsRpPkg/CapsuleBuildMonolithic.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
  ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
  ServerPlatformPkg/BuildScript/Source/Common/BuildArgParser.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 38bad04cacbcca0e37e1d72b544a5c6fadd4851a 
*********************************************************************************


  [GNR][MCR] Enabled Xtalk in final DCA timing and Vref centering steps
  
  [Issue Description] or [Feature Description]
  Observed low DCA timing margins in RMT due to asymmetry. This asymmetry
  has been attributed to final DCA centering steps using a NoXtalk pattern
  and RMT using an Xtalk pattern.
  
  [Resolution]
  Modified the training steps for final DCA timing and Vref to use the
  Xtalk pattern for MCR configs.
  
  Package/Module: CpRcPkg\BaseDdr5CoreLib
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 14022914043
  
  Change-Id: Ia707cb860584270de040cae44f4712e6e251eef6
  Original commit hash: a6568073423c4cc0840c8e567026fb6c1bf913e4
  
  CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a630449cec29f25eb535a7dea6688c09f7a5c312 
*********************************************************************************


  CXL RAS: Mefn handler should take care of buffer overflow during event handling
  
  [Issue Description] During MEFN event handling, when there is an internal buffer overflow need to clear the events on the device side from the host
  such that device can clear the "device status register" which would avoid the infinite loop.
  
  [Resolution]
  When there is a internal buffer overflow, make sure to clear the overflow events from the device before continuing the execution/handling.
  
  Package/Module: ServerRasPkg\CxlRasLib20
  
  [Impacted Platform] ALL
  
  Hsd-es-id: 14022730869
  
  Change-Id: I895366fc300b8a324078ca6b1158fcd49d821260
  Original commit hash: 3a14e14bca893fba4285a2cd82acdfd2531d1be8
  
  ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlMefnRouting.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0b89238471bfb6fb5edb86c5db5eb6e6bb94fd57 
*********************************************************************************

[SiliconPkg]

  [GNR-SP][LCC][LCC] Pcie ports pxp4 and pxp5 are not enabled in PO parts
  
  LLC-based SKU's(server, WS, R1s, etc.) use Port IDs for PE4/5 based on pc5_5u2.5 and pc5_5u2.6 ,
  instead of pc5_5.3/pc5_5.2
  
  ServerSiliconPkg/HsphyIpLib:
  
  [Impacted Platform]
  GNR LCC/HCC
  
  Hsd-es-id: 16024800807
  
  Change-Id: Ifadb64f70e5b0c7c57171aba69abf543852e1086
  Original commit hash: e1f05726b572f56f06c54767d479da9047741cf7
  
  ServerSiliconPkg/Library/HsphyIpLib/GnrSrf/HsphyIpLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2c0d8a424143a60d0caef3c60cfe0cf1eb60032b 
*********************************************************************************

[SiliconPkg], [ME]

  Extend PRMRR request API for non-security usages - Clean up
  
  [Feature Description]
  Clean-up remainings of old definition for PrmRequested API.
  No functional impact.
  
  Package/Module:
  ServerSiliconPkg/Library/ProcMemInit/Simulation/RcSim/RcSimini/MemDecode/Gnr
  ServerSiliconPkg/Library/SimulationServicesLib
  ServerSiliconPkg/Mem/Library/MemDecodeLib
  ServerSiliconPkg/Security/Cct
  
  [Impacted Platform]
  BIRCHSTREAM-AP GNR
  
  Hsd-es-id: 18039257019
  
  Change-Id: I3c13b9dba56dcdb05c405947e3f534bf4fa6f698
  Original commit hash: 03485add4e3ee99edf083742d9b0b9404d8d4aba
  
  ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityIdeConfigBlock4v0Lib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 203f069b7f3c177f302d4e2bd5b4758433599f04 
*********************************************************************************


  Add Override in GnrwsRpPkg/PlatformBIOSBuild.py for PCD PcieResizableBar.
  
  Edk2 change reference to below change:
  UefiPayloadPkg:Modify the PCD PcieResizableBar to dynamic PCD
  
  REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4808
  
  Synchronize the use of the PCD PcieResizableBar attribute state
  
  Hsd-es-id: 15016451761
  
  Change-Id: I969e7f6cdd372ff6c53cea2a85c920f04bc2a2a6
  Original commit hash: 6d620be388c2f15bb442ce5ba9c4769c448af2f9
  
  GnrwsRpPkg/PlatformBIOSBuild.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 689f3802f3f8dc4194624afda508d1be9bced88a 
*********************************************************************************

[BoardPkg]

  [GRR][OC] Resolve MemIoHealth regression in GRR
  
  [Feature Description]
  Isolate OC_SETUP by PCD to avoid other data structure offset mismatched
  
  Package/Module:
  BirchStreamFspPkg
  ServerPlatformPkg
  GnrwsRpPkg
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 14022806277
  
  Change-Id: I83addfcc29b6ba5ac561a758222bc0ce2c303c9f
  Original commit hash: 9123d61d6c91903f2fb61820e00b05064271fe5b
  
  BirchStreamFspPkg/GnrwsFspPkg.dsc
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
  BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
  ServerPlatformPkg/Include/SetupLibInternal.h
  ServerPlatformPkg/Include/SetupTable.h
  ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.inf
  ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7693816f9f72af30d7f85d915b2541ba1666e3ab 
*********************************************************************************


  Nv Variable Seamless Update - Add OcSetup
  
  [Feature Description]
  OcSetup Need to Add in to Support Seamless Update.
  
  Package/Module:
  GnrwsRpPkg/Platform/Dxe
  ServerPlatformPkg/BuildScript
  ServerPlatformPkg/Features
  ServerPlatformPkg/Include
  
  [Impacted Platform]
  DMR
  
  Hsd-es-id: 15016453960
  
  Change-Id: I22fba16cfa874685449a25ec22a86d863828f19f
  Original commit hash: d618037532f75779590210b5d09456c2bc070c3a
  
  GnrwsRpPkg/Platform/Dxe/NvVarUpdate/NvVarUpdate.c
  ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdate.py
  ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateGen.py
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
  ServerPlatformPkg/Include/NvVariableUpdateRule.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3dae876be2ad0d0f2e5c224ead955b46bf0893bb 
*********************************************************************************

[SiliconPkg]

  [GNR-AP][B0] SGX is getting deactivated after changing the SGX PRMRR size to 512G
  
  [Issue Description]
  SGX is getting deactivated after changing the SGX PRMRR size to 512 GB
  on GNR-AP B0 stepping.
  
  [Resolution]
  Fix-up PRMRR recovery mechanism broken by latest UPL changes by
  introducing new variable: FallbackPrmrrSize
  
  Package/Module:
  ServerSiliconPkg/Security/Cct
  
  [Impacted Platform]
  BIRCHSTREAM-AP
  
  Hsd-es-id: 16024639549
  
  Change-Id: Ie508e321768ce4b5fbc7eea17b838759cd142d68
  Original commit hash: e14bada5a2a6ff3d738a8a9ceb7067d66920fb3a
  
  ServerSecurityPkg/Cct/Feature/PrmLate/4v0/PrmLate.c
  ServerSiliconPkg/Security/Cct/Include/Guid/UserOutputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6ed9621ca9d5d4ddb4d42f6aa4536233dd233fb6 
*********************************************************************************


  Message correction Sense Amp Optimization Training
  
  [Feature Description]
  When EyeWidth variation is greater than 5 in Sense Amp training step, MRC now prints "Threshold Exceeded"
  
  Package/Module: CpRcPkg
  
  [Impacted Platform]
  bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.kaseyville_graniterapids-d,bios.loganville_grandridge
  
  Hsd-es-id: 14022826884
  
  Change-Id: Ia442bf2c314aa6ba7df642a2c47b20feb41fc57d
  Original commit hash: 9ec4d0af8636c05258aba5bf8f2061bbee910537
  
  CpRcPkg/Library/BaseDdr5CoreLib/MemSenseampOptimization.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 8cfb61ac07045b3eb0e206ce267a1d621ef86f1f 
*********************************************************************************

[ME]

  Full mirroring capabilities is not showed in SupportedRasModes even the DIMM Symmetrical and population check is passed
  
  [Issue Description]
  In current check mirror population flow, we would check if mirorr is enabled/disabled first. If miror is disabled from setup,
  then we return ras incapable immediately and do not check mirror config and then display mirror population is not met.
  This could confuse customers if they disable mirror and have por mirror config.
  
  [Resolution]
  If mirror is disabled, we can give a warning and let the population check happen.
  
  Package/Module:ServerSiliconPkg/MemDecodeLib
  
  [Impacted Platform]
  Default ALL, Y, U, S, H, etc.
  
  Hsd-es-id: 14022803232
  
  Change-Id: I4f78708a67d07372dd5c9d869779ce6cdff11b11
  Original commit hash: 1c421a0d0bfe6e0db9bc56dac3dcd75918545c67
  
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeRas.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 293b1254d505a415b24c576ad0a2fd3f19a4c547 
*********************************************************************************


  [GNRWS] Enable capsule generating in build script
  
  [Feature Description]
  Need to support generating capsule file during build on GNRWS
  
  Package/Module: GnrwsRpPkg/CapsuleUpdate
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016423692
  
  Change-Id: Ied8833fcb49bf652c828cf05270ff6f93fa34613
  Original commit hash: fd922b4d007c77ed45a70d67574a43fa32cdb6d9
  
  GnrwsRpPkg/CapsuleBuildMonolithic.py
  GnrwsRpPkg/CapsulePkgRes.fdf
  GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
  GnrwsRpPkg/PlatformBIOSBuild.py
  ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 44938469856c360ebc852ae417499bb095cba8d5 
*********************************************************************************

[SiliconPkg]

  Avoid printing on AP
  
  [Issue Description]
  customer seeing Hang PC54 due to raise TPL conflict.
  
  [Resolution]
  Remove Print in Mp fuction InternalRetieveTeeErrorCode
  
  Package/Module:
  ServerSiliconPkg/Security
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id:15016429498
  
  Change-Id: Iaf257f819ae452cd3f6745e38d376de832b948a8
  Original commit hash: 5fc5cf3b69bb80645a5f05d248a45e8eecb3c124
  
  ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib/4v0/Private/InternalCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: fa86286b48ac5599749743a237611e97f27cb8d5 
*********************************************************************************

[ME]

  Revert "Nbias based adjustment thresholds for RDIMM 2DPC"
  
  [Feature Description]
  This reverts commit 3e842ed365944d37f77b40fb272a1394f3b46164.
  
  [Resolution]
  Revert add RDIMM 2 DPC check and Small, Medium, Large Tresholds.
  Change will be merged back after regression from EV is run.
  
  Package/Module: Library/MemDdrioIpLib
  
  [Impacted Platform]
  bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.kaseyville_graniterapids-d
  
  Hsd-es-id: 14022811566
  
  Change-Id: Ie54204328d15e534cd3c7173a898c4e005cf2809
  Original commit hash: 1baa7a01af7927020d38585fe08e73108144cdcf
  
  ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e91cdbf7f1e1a51fc139b651a7db5847df43140b 
*********************************************************************************

[SiliconPkg]

  [CCT][BHS] Handle EFI_SECURITY_VIOLATION return status from MemDecode API
  
  [Feature Description]
  Security (CCT) must consume updated MemDecode API to handle
  EFI_SECURITY_VIOLATION return status and start supporting UPL fallback
  scenario
  
  Package/Module:
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib
  
  [Impacted Platform]
  OKS
  
  Hsd-es-id: 13012083706
  
  Change-Id: Ic84c35f719ab279bc199338bb55aa49b058fd002
  Original commit hash: 62c0e2ec1c5f3d0f7be3dffd26c8bcf275a2cf76
  
  ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeaturePrm4v0LibPreMem.h
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLibNull.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 4f4f43cbb1a8329b4be78b5ff980a29bf170087e 
*********************************************************************************

[SiliconPkg]

  [GNR][SGX] Security System Firmware to enable 1LM+2LM and stop using deprecated volMemMode \\FW: Deprecate redundant volMemMode knob in favor of Flat2lmSupport knob
  
  [Feature Description]
  Stop using direct access to volMemMode knob.
  Use MemDecode api to check memory preconditions for
  SGX and secured PRM. Remove not used security api
  and rename VolMemMode knob inside SecurityPolicy
  to ObsoleteVolMemMode
  
  Package/Module:
  ServerSiliconPkg/Security
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 18038927160
  
  Change-Id: Ied4996d83d238c63e59b3ed3610c6ba067d2e3f9
  Original commit hash: a1697f69dc24a15c0c328734ab5649d0f9c5395a
  
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  ServerPlatformPkg/Include/NvVariableUpdateRule.h
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
  ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityGeneral1v0_Inputs.h
  ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeaturePrm4v0LibPreMem.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLibNull.c
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 658e539b17f0f83720110d4d0bbfa656c754a8ad 
*********************************************************************************

[CPU]

  [SMM][SmmCpuFeaturesLib] Change to use the PcdCpuSmmApSyncTimeout2
  
  [Feature Description]
  For SmmCpuFeaturesLib, change to use the PcdCpuSmmApSyncTimeout2
  instead of using PcdCpuSmmApSyncTimeout. PcdCpuSmmApSyncTimeout
  will be used by platform for more flexible configuration in the
  following patch.
  
  PcdCpuSmmApSyncTimeout2 is set to the same value as
  PcdCpuSmmApSyncTimeout. So, no function impact.
  
  Package/Module:
  ServerSiliconPkg/Cpu
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id:15016400344
  
  Change-Id: I8908e4c28c122c527a0c92d176a8da7ecaf5673f
  Original commit hash: 253ddbcb4410626155f19145dd13bcae70cb49f1
  
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/InternalSyncTimer.c
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9dc9a15784e6687a8e7d8019e83fabdfe4d54bbe 
*********************************************************************************

[CPU]

  [SMM][SmmCpuFeaturesLib] Define Internal SyncTimer
  
  [Feature Description]
  Define an InternalSyncTimer within the SmmCpuFeaturesLib,
  rather than utilizing the internal function from PiSmmCpuDxeSmm.
  This change aims to decouple PiSmmCpuDxeSmm and
  SmmCpuFeaturesLib by eliminating the dependency created by
  the SyncTimer.
  
  Package/Module:
  ServerSiliconPkg/Cpu
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id:15016400340
  
  Change-Id: I9b5a313ba3f092ab66f4e60128c3abcc9c4439bc
  Original commit hash: 02e8720df9aa813929a578c9938f00cbfbac4e2a
  
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/InternalSyncTimer.c
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7a1b61840a7a30b59c048f0493d6d3ccd62f6870 
*********************************************************************************


  BIOS should set TxVref for both subchannels for ML step
  
  [Feature Description]
  BIOS should set TxVref for both subchannels
  
  Package/Module: CpRcPkg/MrcMachineLearningSupportLib
  
  [Impacted Platform]
  SRF, GNR, CWF
  
  Hsd-es-id: 15016343970
  
  Change-Id: I0ef94b0b1e28faf1661e4989444cd5ad0e6fa9cc
  Original commit hash: 06cb2812c4f1cb882c138b8c1e21ba967d3390e8
  
  CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: e41deb6414ebb80aca3478c4e9cbd621024d27f8 
*********************************************************************************

[BoardPkg]

  [GnrWs] Added Platform Erase feature
  
  [Feature Description]
  Intel Remote Platform Erase includes the following functionality:
  - TPM Clear: Deleting all created keys associated with the TPM, and data protected by those keys, such as a virtual smart card or a login PIN.
  - Restoring BIOS Settings to EOM (End of Manufacture) state: Restoring the BIOS to a golden configuration specified by the system designer.
  - Unconfiguring Intel CSME Firmware: Full unprovisioning of Intel AMT and returning it to the default state. This disables the Intel AMT features.
  - Enabling OEM Custom Actions: Allows for OEM custom actions as defined by the OEM or IBV.
  - Clearing BIOS variables: Ensures clearing of BIOS NV variables.
  
  Package/Module:
  BirchStreamFspPkg
  GnrwsRpPkg/Features/Me/PlatformErase
  OneSiliconPkg
  ServerPlatformPkg
  
  [Impacted Platform]
  GnrWs
  
  Hsd-es-id: 18038991746
  
  Change-Id: If9fcf47292e5f19524d2719b4ba4ae48ae122082
  Original commit hash: 2c58573204ad3223d329edc59ae003c293e70919
  
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLibPcd.inf
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  GnrwsRpPkg/Features/Me/PlatformErase/Include/Library/RpeOemCustomLib.h
  GnrwsRpPkg/Features/Me/PlatformErase/Include/RemotePlatformErase.h
  GnrwsRpPkg/Features/Me/PlatformErase/Include/RpeParameter.h
  GnrwsRpPkg/Features/Me/PlatformErase/Library/RpeOemCustomLib/RpeOemCustomLib.c
  GnrwsRpPkg/Features/Me/PlatformErase/Library/RpeOemCustomLib/RpeOemCustomLib.inf
  GnrwsRpPkg/Features/Me/PlatformErase/LocalPlatformErase.c
  GnrwsRpPkg/Features/Me/PlatformErase/LocalPlatformErase.h
  GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.c
  GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.inf
  GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.c
  GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.h
  GnrwsRpPkg/Features/Me/PlatformErase/RpeEraseActions.c
  GnrwsRpPkg/Features/Me/PlatformErase/RpeEraseActions.h
  GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
  GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
  GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
  GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
  GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
  GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.uni
  GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
  GnrwsRpPkg/PlatformPkg.dec
  GnrwsRpPkg/PlatformPkg.dsc
  GnrwsRpPkg/PlatformPkg.fdf
  OneSiliconPkg/Include/AsfMsgs.h
  OneSiliconPkg/Include/Library/DxeAsfLib.h
  OneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
  OneSiliconPkg/Product/GnrWs/Include/MeSetupVariable.h
  ServerPlatformPkg/Include/Configuration.h
  ServerPlatformPkg/Include/Guid/SetupVariable.h
  ServerPlatformPkg/Include/SetupLibInternal.h
  ServerPlatformPkg/Include/SetupTable.h
  ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
  ServerPlatformPkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 22baa2d355f7d3f5f827948407b2e544b5a2eab2 
*********************************************************************************

[SiliconPkg], [ME]

  Fix SNC cluster remap logic in memory interleaving.
  
  [Issue Description]
  System with UPI port twisted topology 05_14_23_32_41_50 kernel panics
  with UPI Affinity enabled in SNC. The failure happens during forward
  address decode because of cross-SNC cluster MC access.
  
  [Resolution]
  Setup the 1LM/2LM address map interleaved in clusters based on which cluster
  the UPI link gets connected to for SNC.
  When there is a Socket1 cluster remap in SNC, memory interleaving shall
  follow the remap sequence to map SNC clustered ranges based on their remap
  cluster ID. For instance, if Socket1 remap in SNC3 is {1,0,2} the system
  address map shall be arranged as Socket1 SNC1 having the lowest range followed
  by Socket1 Cluster 0.
  Program Socket1 SNC and XPT prefetch ranges following the remap
  sequence where cluster 0 is the range from cluster 1 in SAD table.
  Change covers below areas:
  1. SAD/TAD setup in memory address decoder
  2. Security encrypted ranges for MKTME
  3. Memory proximity domains in NUMA ACPI table
  4. Cluster range, prefetch ranges and Mini SAD MC map.
  
  Package/Module: ServerSiliconPkg/MemDecodeLib
  
  [Impacted Platform]
  BHS AP UCC SP XCC
  
  Hsd-es-id: 14022629840
  
  [Testing Completed] RcSim Test BIOS verification
  
  Change-Id: I3c9707e90c4011ed39938cbaa220f15069bda4b2
  Original commit hash: da76b792377238875c7836af3c3d6fd2e693aa2a
  
  ServerSiliconPkg/Library/NumaAcpiTableLib/NumaAcpiTable.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeSncXptNode.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecode.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeSncXpt.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b14fc311d9f4c9bb84a2b70ded8040582ebb8205 
*********************************************************************************


  [GNRWS] inject key hash for TXT feature validation support
  
  [Feature Description]
  Inject the key hash for TXT related feature validation support
  
  Package/Module: ServerPlatformPkg/BuildStep
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016386384
  
  Change-Id: Ic35033f33b941f55fb70d4bdda26ef94bc0bbe4f
  Original commit hash: c51e747fd4cba4916c395cbd5a7d2ddf19e46c5f
  
  ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: b260964cc775f91ebd65b232de2dc1623c948f88 
*********************************************************************************

[BoardPkg]

  [GNRWS] Add Overclocking Support for GNRWS
  
  [Feature Description]
  1. Add Overclocking support
  2. Expand 16 KB size for FSP-M FV
  
  Package/Module:
  BirchStreamFspPkg
  BirchStreamOpenBoardPkg
  GnrwsRpPkg
  ServerPlatformPkg
  ServerSiliconPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 14022403609
  
  Change-Id: I4b1aefe9f101c272987167347d1bb9fdccadb262
  Original commit hash: 338287215c5584769520580b98d2829ac7059863
  
  BirchStreamFspPkg/BuildConfigGnrWs.ini
  BirchStreamFspPkg/GnrwsFspPkg.fdf
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLibPcd.inf
  BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
  BirchStreamOpenBoardPkg/Library/SetupLib/DxeSetupLib.inf
  BirchStreamOpenBoardPkg/Library/SetupLib/PeiSetupLib.inf
  BirchStreamOpenBoardPkg/PlatformPkg.dec
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
  GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
  GnrwsRpPkg/Include/Dsc/PlatformPkgPeiLib.dsc
  GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
  GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/Overclocking.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/Overclocking.uni
  GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
  GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
  GnrwsRpPkg/Platform/Dxe/Setup/SetupPreProcTools.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
  GnrwsRpPkg/Platform/Dxe/Setup/UnitTest/DxePlatformTest.inf
  GnrwsRpPkg/PlatformPkg.fdf
  GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PcdData.c
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitLib.inf
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PcdData.c
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.inf
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PcdData.c
  GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.inf
  ServerPlatformPkg/Features/Overclocking/Pei/PlatformOcPolicyPei/PlatformOcPolicyPei.c
  ServerPlatformPkg/Features/Overclocking/Pei/PlatformOcPolicyPei/PlatformOcPolicyPei.inf
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.inf
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/DefaultNvVarInfoGnrSrf.h
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
  ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.inf
  ServerPlatformPkg/Include/Guid/OcSetupVariable.h
  ServerPlatformPkg/Include/Guid/SetupVariable.h
  ServerPlatformPkg/Include/Library/OcPolicyUpdateCommonLib.h
  ServerPlatformPkg/Include/Library/PeiOcPolicyUpdateLib.h
  ServerPlatformPkg/Include/NvVariableUpdateRule.h
  ServerPlatformPkg/Include/SetupLibInternal.h
  ServerPlatformPkg/Include/SetupTable.h
  ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
  ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.inf
  ServerPlatformPkg/Library/PeiOcPolicyUpdateLib/PeiOcPolicyUpdateLib.c
  ServerPlatformPkg/Library/PeiOcPolicyUpdateLib/PeiOcPolicyUpdateLib.inf
  ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c
  ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
  ServerPlatformPkg/Platform/Pei/SetupDefaultDummy/SetupDefaultValue.inf
  ServerPlatformPkg/PlatformPkg.dec
  ServerSiliconPkg/Include/Cpu/Msr/Gnr/GenerationMsr.h
  ServerSiliconPkg/Include/Cpu/Msr/MiscMsr.h
  ServerSiliconPkg/Overclocking/Include/Library/PeiOcPolicyLib.h
  ServerSiliconPkg/Overclocking/Include/OcLimits.h
  ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
  ServerSiliconPkg/Overclocking/Include/Ppi/OcPolicyPpi.h
  ServerSiliconPkg/Overclocking/Library/PeiOcPolicyLib/PeiOcPolicyLib.c
  ServerSiliconPkg/Overclocking/Library/PeiOcPolicyLib/PeiOcPolicyLib.inf
  ServerSiliconPkg/Overclocking/OcInit.c
  ServerSiliconPkg/Overclocking/OcInit.h
  ServerSiliconPkg/Overclocking/OcInit.inf
  ServerSiliconPkg/Overclocking/OcInitPostMem.c
  ServerSiliconPkg/Overclocking/OcInitPostMem.inf
  ServerSiliconPkg/Overclocking/OcSupport.c
  ServerSiliconPkg/Overclocking/OcSupport.h
  ServerSiliconPkg/Product/BirchStream/PostMemorySiliconFv.fdf
  ServerSiliconPkg/Product/BirchStream/PreMemorySilliconFv.fdf
  ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc
  ServerSiliconPkg/Product/BirchStream/SiPkgPei.dsc
  ServerSiliconPkg/SiliconPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dc77274fd9588a0625a507bc69eecac7a0850f65 
*********************************************************************************


  [GNRWS]GNR WS IFWIGen.py generating wrong size ifwi
  
  [Issue Description]
  GNR WS IFWIGen.py generating wrong size ifwi
  
  [Resolution]
  
  Package/Module:ServerPlatformPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016154200
  
  Change-Id: I4fc7ee223294d6f9f8db160a3d63118b4234d34b
  Original commit hash: c24da6fabf167da61805e73fe5cb4632bb1aad7e
  
  ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f2ec457fe78bf11a277cc9c765f78dd022648233 
*********************************************************************************


  Enable the Package-C State with C6 in Auto Mode for GNRD B0 and HCC
  
  [Feature Description]
  Enable PC6 by default for GNR-D(B0 Stepping and HCC Chop)
  
  Package/Module:ServerPlatformPkg/PpmPolicyUpdateCommonLib
  
  [Impacted Platform]
  GNR-D B0 and HCC.
  
  Hsd-es-id: 15016368326
  
  Change-Id: I5ddbbf03343121d9d0224415c97779aa2287cb17
  Original commit hash: 9bc766e7f3c18df9a853e861daeb47ef98f45426
  
  ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: f0156ba34b6d92b4bab4dff34d981942d7ff4c44 
*********************************************************************************


  Porting BGUP generate and update delta from MTL
  
  [Feature Description]
  According to BIOS Guard module implementation on GNRWS, it shuold follow
  MTL using version 2.
  
  Porting BGUP generate flow and BIOS Guard update flow delta from MTL.
  
  Package/Module: GnrwsRpPkg/BiosGuard
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016356824
  
  Change-Id: I231a9e473b46bc2af5788b5629ac0c4fdf3b5e3f
  Original commit hash: 0ab21edc64847b80ac4084e8bc375809bbac95ab
  
  GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/BgupImageSupport.c
  GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/BgupImageSupport.h
  GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
  GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
  ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 502b34fc09c9af3f42174dd64693d9bc5b012c6c 
*********************************************************************************


  Supporting MiniDpe hashing for firmware file system boot
  
  [Resolution]
  Boot hashes would be sent to S3M on following cases.
  Case1: If input dev path is not NULL and it is hardware device path
  then send the hash by reading the file in file system.
  Case2: If input dev path is not NULL and it is firmware volume device path
  then parse the dev path, find the ffs detail,
  read the buffer from ffs if input buffer is NULL or use input buffer,
  hash it and send to S3M.
  Case3: Use input FileBuffer to send the hash.
  
  Hsd-es-id: 14022743503
  
  Change-Id: Ifd0f69d2540c849e1198bd6d1916a3621449e485
  Original commit hash: ef6bcf9042a26fab46bf3ca2d90df6194212875d
  
  ServerSecurityPkg/MiniDpe/BootFileDpe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 9e2641b6f337d9d8569ba706f1b6d4733fa1e204 
*********************************************************************************


  Revert "Fix SMM code access freed PEI memory"
  
  This reverts commit 01e1f5ca9716b434666b89300ac2cf8d8d643fcb.
  
  [Issue Description]
  There is DXE assert issue when enabling SGX knob
  
  [Resolution]
  Revert culprit commit as quick fix
  
  Package/Module:
  
  [Impacted Platform]
  Default ALL
  
  Hsd-es-id: 16024619222
  
  Change-Id: I25bb0f24c4d3e14db94a33be78506ab7bf1ab2b6
  Original commit hash: e680203cf397fbbb690be585cdab69bb6b88bd2e
  
  CpRcPkg/Library/SysHostPointerLib/SysHostPointerLibGlobalVariable.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d2950eca94f0c5fce203ceae568177493cdbb5d3 
*********************************************************************************

[BoardPkg]

  [GnrWs] Fixed AmtMacPassThrough setup variable
  
  [Issue Description]
  AmtMacPassThrough setup variable does not exist on the
  first boot and it fails to save configuration after any change in
  AMT configuration.
  
  [Resolution]
  Added AmtMacPassThrough setup variable to the platform setup
  implementation.
  
  Package/Module:
  BirchStreamFspPkg
  BirchStreamOpenBoardPkg
  Features/Manageability/AmtMacPassThroughFeaturePkg
  GnrwsRpPkg
  OneSiliconPkg
  ServerPlatformPkg
  
  [Impacted Platform]
  GnrWs
  
  Hsd-es-id: 18039040476
  
  Change-Id: I929f957c8c448af02809babfcb8e3ed4edaa9990
  Original commit hash: e37f951cf15ce7e8417b9244022b5ea6f2a19e55
  
  BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
  BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
  Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dec
  Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dsc
  Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughFeature.dsc
  GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
  GnrwsRpPkg/PlatformPkg.dec
  OneSiliconPkg/Product/GnrSrf/Include/AmtMacPassThroughConfigVariable.h
  OneSiliconPkg/Product/GnrWs/Include/AmtMacPassThroughConfigVariable.h
  ServerPlatformPkg/Include/SetupLibInternal.h
  ServerPlatformPkg/Include/SetupTable.h
  ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
  ServerPlatformPkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2e8c35d584c3029de4240623d006de773c731103 
*********************************************************************************

[ME]

  BIOS should enable AdvMemTestResetList by default and add BaseBits into ROW_FAIL_RANGE
  
  [Feature Description]
  BIOS should enable AdvMemTestResetList by default and add BaseBits into ROW_FAIL_RANGE
  
  Package/Module: CpRcPkg/AdvMemTestLib
  
  [Impacted Platform]
  GNR, SRF, CWF
  
  Hsd-es-id: 15016319934
  
  Change-Id: I445f12ba6aadd238be461764cf813f136cecba92
  Original commit hash: 35f751fda096d51b98dddb0bf2cc693f8c29004c
  
  CpRcPkg/Include/Library/AdvMemTestLib.h
  CpRcPkg/Include/Memory/MemDefaults.h
  CpRcPkg/Library/AdvMemTestLib/MemTestAlg.c
  CpRcPkg/Library/AdvMemTestLib/MemTestErrInj.c
  CpRcPkg/Library/AdvMemTestLib/MemTestFunc.h
  CpRcPkg/Library/AdvMemTestLib/MemTestSeq.c
  CpRcPkg/Library/AdvMemTestLib/RowFailList.c
  CpRcPkg/Library/BaseHbmMemTestLib/HbmMemTestFunc.h
  CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHost.h
  ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/MuRMW_AMT.c
  ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/STB_AMT.c
  ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/skhynixSmartTest_AMT.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG
  --Commit Message Contains Memory Vendor: SKHynix

*********************************************************************************
Commit: ee04447ba3edb0901edd8e1c2b7d63cfc1cb5e05 
*********************************************************************************


  [Gen3] Add vendor specific workaround to fix correctable errors
  
  [Feature Description]
  Add vendor specific workaround to fix correctable errors.
  This issue is caused by divider metastability issue due to abnormal CLK in DRAM
  
  Package/Module:
  
  [Impacted Platform]
  bios.birchstream-sp_sierraforest-fb
  bios.birchstream_clearwaterforest-ap
  bios.birchstream_clearwaterforest-sp
  bios.birchstream_graniterapids-ap
  bios.birchstream_sierraforest-ap
  
  Hsd-es-id: 14022696138
  
  Change-Id: I1b5c586b56337885d3ae525d41b70b038a71c819
  Original commit hash: c5a60029d3e5e2ebdf110e7c6ff038fde45ae722
  
  CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 26ea20bf2f21e1acdb04d801fb4810f30105e520 
*********************************************************************************


  Fix MCR DIMM intermittent MRD Training failures seen when using MRC Reset Loop test
  
  Backside read delay (MRD) training failures are seen on MCR DIMMs after a warm
  reset. MRC must reset data buffer sticky control words for backside per-bit read and
  write delay after warm reset to avoid backside read and write training failures.
  
  Hsd-es-id: 14022558304
  
  Change-Id: I003515463247295fd42746ed038c3c043ff3b460
  Original commit hash: 1911aa079ceeff3323fc33f0938c8d3e59e7c829
  
  CpRcPkg/Include/ReferenceCodeFatalErrors.h
  CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
  CpRcPkg/Library/BaseDdr5CoreLib/MemBcom.c
  CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
  CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
  CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dd1b554d0584f8797e09acc303540d6b60b609c9 
*********************************************************************************

[SiliconPkg]

  [SysDebug FWD][GNR][DM_RAS] MCA_ADDRESS mismatch in Socket 1 with - UPI Affinity Enabled and SNC=0
  
  [Issue Description]
  With UPI Affinity and twisted topolgy, BIOS address translation code is not calculating the MC Id correctly
  
  [Resolution]
  CLUSTER_REMAP_TABLE_MS2IDI_MAIN_REG contains the remapped cluster information. BIOS should use the Remap table
  to get the remapped cluster to get to the route tables.
  
  Package/Module:
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib
  
  [Impacted Platform]
  BIRCHSTREAM-AP
  
  Hsd-es-id: 22020208708
  
  Change-Id: If0dbff75007be593b6e9b2f6d97b8e7674496b75
  Original commit hash: 2bd8141fcf075e9c57910c11f4f1c3fb9c81446e
  
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecode.c
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecodeInternal.h
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/ChaDecode.c
  ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/ChaDecodeInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5173f14685e8ccbd0f30b36ad54081a80bc011a4 
*********************************************************************************

[ME]

  Assign correct value to PorSocketConfig according to the number of sockets detected
  
  [Issue Description]
  GNRWS only has 1 socket SKU but the current code resolves
  both SP 1S or 2S configs to 2S config.
  
  [Resolution]
  Assign correct value to PorSocketConfig according to the
  number of sockets detected.
  
  Package/Module:ServerSiliconPkg
  
  [Impacted Platform]
  All.
  
  Hsd-es-id: 15016302249
  
  Change-Id: Icc5f4e6d4ebbcef633f207ad35e80d67b59585df
  Original commit hash: 358afb7ef9f75c500b0d6c8ddcaf3453ae2bf252
  
  ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorSocSp.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e7adc509a4d4b7e2ddb3de94d6f7560549ec3f18 
*********************************************************************************

[SiliconPkg], [ME]

  [GNR] Extend memdecode-security API for non-secured PRMRR allocation
  
  [Feature Description]
  Memory decode SGX API needs to extend to support non-secured PRMRR allocation
  in case secure PRMRR allocation fails. If non-secured PRMRR is allocated, we
  will return a special status EFI_SECURITY_VIOLATION for security RC to
  distinguish secured PRMRR allocation.
  
  Package/Module: ServerSiliconPkg/MemDecode
  
  [Impacted Platform]
  Gen3 platforms
  
  Hsd-es-id: 15016325536
  
  Change-Id: I521cdbf27b547d79baccccfd2294c5784fcb0ca6
  Original commit hash: e619dafdc293928af8fa1726988907e39748f076
  
  CpRcPkg/Include/MemDecodeCommonIncludes.h
  ServerSiliconPkg/Include/Library/MemDecodeLib.h
  ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
  ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c
  ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 7989c6801d8423dab7668ef6e70599b8120e8abc 
*********************************************************************************

[BoardPkg]

  [BHS] Introduce EnableTdxConnect knob
  
  [Feature Description]
  Add `EnableTdxConnect` BIOS knob to control TDX Connect, disabled by default.
  Rename TDX-IO to TDX Connect, to match an actual product name.
  
  Package/Module:
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib
  ServerPlatformPkg/Platform/Dxe/SocketSetup
  ServerPlatformPkg/Platform/Dxe/SocketSetup
  ServerSiliconPkg/Security/Cct/Library/SecurityApi
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib
  
  [Impacted Platform]
  BHS
  
  Hsd-es-id: 18038918355
  
  Change-Id: I565e00deba12d4e3d0fb53c1a1148b343e3ce9d8
  Original commit hash: 1a352edf552dc2bc0ee752a466c3c2a41bc76155
  
  BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  BirchStreamFspPkg/Upd/FspUpd.yaml
  BirchStreamFspPkg/Upd/FspUpd64bit.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
  BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
  BirchStreamOpenBoardPkg/Library/PeiSecurityPolicyUpdateFspLib/PeiSecurityPolicyUpdateFspLib.c
  ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecuritySetupGnrSrf.hfr
  ServerPlatformPkg/Platform/Dxe/SocketSetup/SecuritySetupStrings.uni
  ServerPlatformPkg/Platform/Dxe/SocketSetup/TdxPcieConfiguration.hfr
  ServerPlatformPkg/Platform/Dxe/SocketSetup/TdxPcieSocketConfiguration.hfr
  ServerSecurityPkg/Cct/Dxe/SecurityIdeLate/4v0/SecurityIdeLateInitialize.c
  ServerSecurityPkg/Cct/Feature/TdxLate/4v0/TdxLate.c
  ServerSecurityPkg/Cct/Feature/TdxLate/4v0/TdxLateCallbackPreMcheck.c
  ServerSecurityPkg/Cct/Feature/TdxLate/4v1/TdxLate.c
  ServerSecurityPkg/Cct/Feature/TdxLate/4v1/TdxLateCallbackPreMcheck.c
  ServerSecurityPkg/Cct/Feature/TmeLate/4v0/TmeLate.c
  ServerSecurityPkg/Cct/Feature/Ucode/4v0/Mcheck/ParamInfoData.c
  ServerSecurityPkg/Cct/Feature/Ucode/4v0/UcodeLaunch/SecondUcodeLaunchCallback.c
  ServerSecurityPkg/Cct/Feature/Ucode/4v1/Mcheck/ParamInfoData.c
  ServerSecurityPkg/Cct/IncludePrivate/Feature/Ucode/Mcheck/ParamInfoData4v0.h
  ServerSecurityPkg/Cct/Pei/SecurityIdeLatePei/4v1/SecurityIdeLateInitialize.c
  ServerSiliconPkg/Iio/Include/Library/IioApiLib.h
  ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
  ServerSiliconPkg/Include/Guid/SecurityIdeLateCallback4v0.h
  ServerSiliconPkg/Include/SocketConfiguration.h
  ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityIpTdx2v0_Inputs.h
  ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityIpTdx2v0_Outputs.h
  ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Guid/UserOutputs2v0_Flat.h
  ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeatureUcode4v0Lib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
  ServerSiliconPkg/Security/Cct/Include/Library/SecurityIdeConfigBlock4v0Lib.h
  ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureUcodeLib/4v0/Mcheck/ParamInfo.c
  ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdeConfigBlockLib/4v0/SecurityIdeConfigBlock.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/TdxPreMemInit.c
  ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 76c84f938cb5025e60b232f024a16d4d44d6aae1 
*********************************************************************************

[SiliconPkg], [ME]

  [GNR-SP][4S] Out of MMIO resource may occur when enumerating CXL in PEI
  
  Feature Description]
  On 4S/8S GNR platforms, CXL device requested MMIO resources were not mapped on the
  MMIO address space due to out of resources on host side.
  
  [Resolution]
  CxlMemLib uses IIO APIs Cxl2p0EpBarResourceProgram() and IsCxlBarSkipInPeiCxlEnum () to
  allocate and release MMIO resources for each CXL device. This allocation and release of MMIO resource
  happends whenever host tries to access CXL device MMIO location.(Only on 4S/8S platforms)
  
  Package/Module:ServerSiliconPkg
  
  [Impacted Platform]
  GNR 4S/8S.
  
  Hsd-es-id: 22019759374
  
  Change-Id: I01a10cd2d1646af123e60bd086b5f01699589264
  Original commit hash: 9bcec2f11aec514010a0a498418b5c6be2af6872
  
  ServerSiliconPkg/Library/CxlIpLib/CxlIpLibNull.c
  ServerSiliconPkg/Mem/Library/CxlMemLib/CxlMemInternal.h
  ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/CxlMemHwGen.c
  ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlConfig.c
  ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlMemHwTopology.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 1f71434d9f170bef649e55bba359f337675ffb0e 
*********************************************************************************


  [Seamless Update][OOB BIOS update] Update build script for unblock TDX Connect
  
  [Feature Description]
  Create special handle for SOCKET_SECURITY_CONFIGURATION in offset compare
  since it have 2 reserved region (input/output)
  
  Package/Module:
  ServerPlatformPkg/BuildScript
  
  [Impacted Platform]
  GNR
  
  Hsd-es-id: 15016324389
  
  Change-Id: I7b9638ee76596cd19ecb573d31dbf42be2d027e3
  Original commit hash: c9bf94ea428806de92876e293f15d119fae38499
  
  ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateCmp.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f5fac1dfb369ad864beba007637afa41eb7e6714 
*********************************************************************************


  [GNR-WS][Sync] Sync Gnrws with Birchstream codebase to WW25 2024
  
  [Feature Description]
  Porting latest Birchstream changes to Gnrws.
  
  Check-in details:
  1.Add Beyond SMM support.
  2.Support seamless setup check with internal IP clean target
  3.Adjust the location of SmBusLib Instance in dsc file
  
  Package/Module: GnrwsRpPkg
  
  [Impacted Platform]
  GNRWS
  
  Hsd-es-id: 15016315049
  
  Change-Id: I6d72dc8c3ef6960da05a77cea75f86cd64c6e719
  Original commit hash: 503cbef7ddeed8f90f472d304a3a09fef1b09a51
  
  GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
  GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLog.hfr
  GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLogStrings.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 68 suspect commits for review 

Warnings Found:
  Commit: 0509c4f    --Commit Message Contains Key Word: sku
  Commit: 3e000c3    --Commit Message Contains Key Word: ARL
  Commit: effa0d0    --Commit Message Contains Key Word: security
  Commit: 8a06b3a    --Commit Message Contains Oem: ecs
  Commit: fe37c5d    --Commit Message Contains Key Word: future
  Commit: a9eb6fa    --Commit Message Contains Key Word: sku
  Commit: a9eb6fa    --Commit Message Contains Key Word: revert
  Commit: f9e4959    --Commit Message Contains Key Word: ARL
  Commit: 84017eb    --Commit Message Contains Key Word: revert
  Commit: 47e1c20    --Commit Message Contains Key Word: step
  Commit: 015460d    --Commit Message Contains Key Word: internal
  Commit: 7346606    --Commit Message Contains Key Word: sku
  Commit: 97e0a93    --Commit Message Contains Key Word: step
  Commit: 97e0a93    --Commit Message Contains Key Word: internal
  Commit: aaa2584    --Commit Message Contains Key Word: step
  Commit: 1853233    --Commit Message Contains Key Word: HW
  Commit: a56d485    --Commit Message Contains Key Word: step
  Commit: 4a92a4a    --Commit Message Contains Key Word: security
  Commit: 78caf17    --Commit Message Contains Key Word: HW
  Commit: f7850f0    --Commit Message Contains Key Word: strap
  Commit: 4740667    --Commit Message Contains Key Word: revert
  Commit: ac1cbfa    --Commit Message Contains Key Word: step
  Commit: 47735c4    --Commit Message Contains Key Word: internal
  Commit: 6854ffa    --Commit Message Contains Key Word: HW
  Commit: 0fe5ece    --Commit Message Contains Oem: Google
  Commit: 2cef044    --Commit Message Contains Key Word: revert
  Commit: 2cef044    --Commit Message Contains Key Word: security
  Commit: fd88304    --Commit Message Contains Key Word: revert
  Commit: 8918300    --Commit Message Contains Key Word: security
  Commit: a60cfc7    --Commit Message Contains Key Word: Workaround
  Commit: 675513e    --Commit Message Contains Key Word: security
  Commit: 614f208    --Commit Message Contains Key Word: bypass
  Commit: 60cd55e    --Commit Message Contains Key Word: step
  Commit: 38bad04    --Commit Message Contains Key Word: step
  Commit: a630449    --Commit Message Contains Key Word: internal
  Commit: 0b89238    --Commit Message Contains Key Word: sku
  Commit: 2c0d8a4    --Commit Message Contains Key Word: security
  Commit: 203f069    --Commit Message Contains Key Word: http
  Commit: 689f380    --Commit Message Contains Key Word: internal
  Commit: 7693816    --Commit Message Contains Key Word: step
  Commit: 3dae876    --Commit Message Contains Key Word: step
  Commit: 3dae876    --Commit Message Contains Key Word: stepping
  Commit: 3dae876    --Commit Message Contains Key Word: security
  Commit: 6ed9621    --Commit Message Contains Key Word: step
  Commit: 8cfb61a    --Commit Message Contains Key Word: fuse
  Commit: 293b125    --Commit Message Contains Key Word: step
  Commit: 4493846    --Commit Message Contains Key Word: internal
  Commit: 4493846    --Commit Message Contains Key Word: security
  Commit: fa86286    --Commit Message Contains Key Word: revert
  Commit: e91cdbf    --Commit Message Contains Key Word: security
  Commit: 4f4f43c    --Commit Message Contains Key Word: security
  Commit: 658e539    --Commit Message Contains Key Word: internal
  Commit: 9dc9a15    --Commit Message Contains Key Word: internal
  Commit: 7a1b618    --Commit Message Contains Key Word: step
  Commit: e41deb6    --Commit Message Contains Key Word: internal
  Commit: 22baa2d    --Commit Message Contains Key Word: security
  Commit: b14fc31    --Commit Message Contains Key Word: step
  Commit: b260964    --Commit Message Contains Key Word: internal
  Commit: dc77274    --Commit Message Contains Key Word: step
  Commit: f2ec457    --Commit Message Contains Key Word: step
  Commit: f2ec457    --Commit Message Contains Key Word: stepping
  Commit: f0156ba    --Commit Message Contains Key Word: internal
  Commit: 502b34f    --Commit Message Contains Key Word: hardware
  Commit: 9e2641b    --Commit Message Contains Key Word: revert
  Commit: d2950ec    --Commit Message Contains Key Word: internal
  Commit: 2e8c35d    --Commit Message Contains Oem: LG
  Commit: 2e8c35d    --Commit Message Contains Memory Vendor: SKHynix
  Commit: ee04447    --Commit Message Contains Key Word: Workaround
  Commit: 26ea20b    --Commit Message Contains Key Word: internal
  Commit: dd1b554    --Commit Message Contains Key Word: internal
  Commit: 5173f14    --Commit Message Contains Key Word: sku
  Commit: e7adc50    --Commit Message Contains Key Word: security
  Commit: 7989c68    --Commit Message Contains Key Word: security
  Commit: 76c84f9    --Commit Message Contains Key Word: internal
  Commit: 76c84f9    --Commit Message Contains Key Word: HW
  Commit: 1f71434    --Commit Message Contains Key Word: step
  Commit: f5fac1d    --Commit Message Contains Key Word: internal
