
           Lattice Mapping Report File for Design Module 'Streamer'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial
     Counter_impl1.ngd -o Counter_impl1_map.ncd -pr Counter_impl1.prf -mp
     Counter_impl1.mrp -lpf C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Cou
     nter/impl1/Counter_impl1_synplify.lpf -lpf
     C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.lpf -gui
     -msgset
     C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  07/04/22  16:42:28

Design Summary
--------------

   Number of registers:    260 out of  3864 (7%)
      PFU registers:          258 out of  3564 (7%)
      PIO registers:            2 out of   300 (1%)
   Number of SLICEs:       208 out of  2376 (9%)
      SLICEs as Logic/ROM:    208 out of  2376 (9%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         32 out of  2376 (1%)
   Number of LUT4s:        279 out of  4752 (6%)
      Number used as logic LUTs:        215
      Number used as distributed RAM:     0
      Number used as ripple logic:       64
      Number used as shift registers:     0
   Number of PIO sites used: 16 out of 100 (16%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0

                                    Page 1




Design:  Streamer                                      Date:  07/04/22  16:42:28

Design Summary (cont)
---------------------
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net ipClk_c: 140 loads, 140 rising, 0 falling (Driver: PIO ipClk )
   Number of Clock Enables:  21
     Net UART_Packets_Inst.UART_Inst.txClkCount_1_sqmuxa_i: 1 loads, 0 LSLICEs
     Net Registers_Inst/LEDs11_i: 4 loads, 4 LSLICEs
     Net ipnReset_c: 8 loads, 8 LSLICEs
     Net RegistersControl_Inst/un1_ipReset_i: 16 loads, 16 LSLICEs
     Net RegistersControl_Inst/opWrData_2_sqmuxa: 8 loads, 8 LSLICEs
     Net RegistersControl_Inst/opWrData_3_sqmuxa: 4 loads, 4 LSLICEs
     Net RegistersControl_Inst/opAddress_0_sqmuxa: 4 loads, 4 LSLICEs
     Net RegistersControl_Inst/un1_ipReset_2_i: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/rxState_RNINO0J[4]: 5 loads, 5 LSLICEs
     Net UART_Packets_Inst/un1_UART_TxSend_0_sqmuxa_1_0_0_0: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/un1_ipReset_1_0_0: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/UART_Inst/opRxValid_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/UART_Inst/txData_0_sqmuxa_1_i: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/UART_Inst/opTxBusy_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/UART_Inst/rxState_3_sqmuxa: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/N_122_i: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/Source_0_sqmuxa_1_0: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/N_21: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/Length_0_sqmuxa_1_0_0: 4 loads, 4 LSLICEs
     Net UART_Packets_Inst/Destination_0_sqmuxa_1_0: 4 loads, 4 LSLICEs
   Number of LSRs:  8
     Net UART_Packets_Inst.UART_Inst.opTx_0_sqmuxa: 1 loads, 0 LSLICEs
     Net Registers_Inst/Reset: 4 loads, 4 LSLICEs
     Net Registers_Inst/un1_ipAddress_inv_i: 12 loads, 12 LSLICEs
     Net ipnReset_c: 40 loads, 39 LSLICEs
     Net UART_Packets_Inst/UART_Inst/opRxValid_0_sqmuxa: 1 loads, 1 LSLICEs
     Net UART_Packets_Inst/UART_Inst/un1_ipReset: 2 loads, 2 LSLICEs
     Net UART_Packets_Inst/UART_Inst/un1_ipReset_1: 2 loads, 2 LSLICEs
     Net UART_Packets_Inst/Valid_0_sqmuxa: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ipnReset_c: 136 loads
     Net RegistersControl_Inst/State[0]: 42 loads
     Net RegistersControl_Inst/tState[0]: 38 loads
     Net VCC: 32 loads
     Net UART_Packets_Inst/UART_Inst/VCC: 21 loads
     Net UART_Packets_Inst/UART_Inst/txClkBaud: 19 loads
     Net RegistersControl_Inst/un1_ipReset_i: 16 loads
     Net UART_Packets_Inst/UART_Inst/rxState[0]: 16 loads
     Net UART_Packets_Inst/UART_Inst/txState[0]: 16 loads
     Net UART_Packets_Inst.UART_Inst.Rx: 15 loads




   Number of warnings:  1
   Number of errors:    0
     



                                    Page 2




Design:  Streamer                                      Date:  07/04/22  16:42:28

Design Errors/Warnings
----------------------

WARNING - map:
     C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/Counter.lpf(22):
     Semantic error in "LOCATE COMP "ipReset" SITE "19" ;": COMP "ipReset"
     cannot be found in design. This preference has been disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| opUART_Tx           | OUTPUT    | LVCMOS25  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| ipClk               | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[7]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[6]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[5]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[4]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[3]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[2]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[1]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[0]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[3]        | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[2]        | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[1]        | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[0]        | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipUART_Rx           | INPUT     | LVCMOS25  | IN         |            |
+---------------------+-----------+-----------+------------+------------+
| ipnReset            | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block RegistersControl_Inst/GND undriven or does not drive anything - clipped.
Block RegistersControl_Inst/VCC undriven or does not drive anything - clipped.
Block Registers_Inst/GND undriven or does not drive anything - clipped.
Block Registers_Inst/VCC undriven or does not drive anything - clipped.
Signal un3_RdRegisters.ClockTicks_s_31_0_S1 undriven or does not drive anything
     - clipped.

                                    Page 3




Design:  Streamer                                      Date:  07/04/22  16:42:28

Removed logic (cont)
--------------------
Signal un3_RdRegisters.ClockTicks_s_31_0_COUT undriven or does not drive
     anything - clipped.
Signal UART_Packets_Inst/EoP10_0_I_1_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/EoP10_0_I_1_0_S0 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/N_3 undriven or does not drive anything - clipped.
Signal UART_Packets_Inst/EoP10_0_I_21_0_S1 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/EoP10_0_I_21_0_S0 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/EoP10_0_I_9_0_S0 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/EoP10_0_I_9_0_COUT undriven or does not drive anything
     - clipped.
Signal UART_Packets_Inst/UART_Inst/txClkCount_4_cry_0_0_S0 undriven or does not
     drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/N_1 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/UART_Inst/txClkCount_4_s_9_0_S1 undriven or does not
     drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/txClkCount_4_s_9_0_COUT undriven or does not
     drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/un4_rxClkCount_cry_0_0_S1 undriven or does
     not drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/un4_rxClkCount_cry_0_0_S0 undriven or does
     not drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/N_2 undriven or does not drive anything -
     clipped.
Signal UART_Packets_Inst/UART_Inst/un4_rxClkCount_s_9_0_S1 undriven or does not
     drive anything - clipped.
Signal UART_Packets_Inst/UART_Inst/un4_rxClkCount_s_9_0_COUT undriven or does
     not drive anything - clipped.
Signal un3_RdRegisters.ClockTicks_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal un3_RdRegisters.ClockTicks_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal N_1 undriven or does not drive anything - clipped.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 62 MB
        











                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
