[14:30:06.405] <TB0>     INFO: *** Welcome to pxar ***
[14:30:06.405] <TB0>     INFO: *** Today: 2016/05/20
[14:30:06.412] <TB0>     INFO: *** Version: b2a7-dirty
[14:30:06.412] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:30:06.412] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:30:06.412] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//defaultMaskFile.dat
[14:30:06.412] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C15.dat
[14:30:06.487] <TB0>     INFO:         clk: 4
[14:30:06.487] <TB0>     INFO:         ctr: 4
[14:30:06.487] <TB0>     INFO:         sda: 19
[14:30:06.487] <TB0>     INFO:         tin: 9
[14:30:06.488] <TB0>     INFO:         level: 15
[14:30:06.488] <TB0>     INFO:         triggerdelay: 0
[14:30:06.488] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:30:06.488] <TB0>     INFO: Log level: DEBUG
[14:30:06.498] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:30:06.510] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:30:06.513] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:30:06.516] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:30:08.068] <TB0>     INFO: DUT info: 
[14:30:08.068] <TB0>     INFO: The DUT currently contains the following objects:
[14:30:08.068] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:30:08.068] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:30:08.068] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:30:08.068] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:30:08.068] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.068] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:30:08.069] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:30:08.070] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:08.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31985664
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2476f90
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x23eb770
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6ea1d94010
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6ea7fff510
[14:30:08.074] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32051200 fPxarMemory = 0x7f6ea1d94010
[14:30:08.075] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:30:08.076] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[14:30:08.076] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[14:30:08.076] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:30:08.476] <TB0>     INFO: enter 'restricted' command line mode
[14:30:08.476] <TB0>     INFO: enter test to run
[14:30:08.477] <TB0>     INFO:   test: FPIXTest no parameter change
[14:30:08.477] <TB0>     INFO:   running: fpixtest
[14:30:08.477] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:30:08.479] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:30:08.480] <TB0>     INFO: ######################################################################
[14:30:08.480] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:30:08.480] <TB0>     INFO: ######################################################################
[14:30:08.483] <TB0>     INFO: ######################################################################
[14:30:08.483] <TB0>     INFO: PixTestPretest::doTest()
[14:30:08.483] <TB0>     INFO: ######################################################################
[14:30:08.486] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:08.486] <TB0>     INFO:    PixTestPretest::programROC() 
[14:30:08.486] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:26.126] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:30:26.126] <TB0>     INFO: IA differences per ROC:  16.1 16.1 17.7 19.3 18.5 16.1 17.7 17.7 17.7 16.1 17.7 16.9 18.5 19.3 18.5 17.7
[14:30:26.197] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:26.197] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:30:26.197] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:26.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[14:30:26.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 20.5687 mA
[14:30:26.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  99 Ia 25.3687 mA
[14:30:26.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  92 Ia 23.7688 mA
[14:30:26.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  93 Ia 24.5687 mA
[14:30:26.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 23.7688 mA
[14:30:26.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  92 Ia 23.7688 mA
[14:30:27.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  93 Ia 23.7688 mA
[14:30:27.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  94 Ia 24.5687 mA
[14:30:27.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  92 Ia 23.7688 mA
[14:30:27.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  93 Ia 24.5687 mA
[14:30:27.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  91 Ia 23.7688 mA
[14:30:27.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  92 Ia 23.7688 mA
[14:30:27.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.5687 mA
[14:30:27.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  99 Ia 25.3687 mA
[14:30:27.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 23.7688 mA
[14:30:27.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  93 Ia 23.7688 mA
[14:30:28.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  94 Ia 23.7688 mA
[14:30:28.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  95 Ia 24.5687 mA
[14:30:28.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  93 Ia 24.5687 mA
[14:30:28.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  91 Ia 23.7688 mA
[14:30:28.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 23.7688 mA
[14:30:28.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  93 Ia 23.7688 mA
[14:30:28.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  94 Ia 24.5687 mA
[14:30:28.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  92 Ia 23.7688 mA
[14:30:28.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[14:30:28.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[14:30:29.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[14:30:29.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 24.5687 mA
[14:30:29.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 23.7688 mA
[14:30:29.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 23.7688 mA
[14:30:29.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 24.5687 mA
[14:30:29.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 23.7688 mA
[14:30:29.637] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.7688 mA
[14:30:29.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 24.5687 mA
[14:30:29.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 23.7688 mA
[14:30:29.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 23.7688 mA
[14:30:30.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7688 mA
[14:30:30.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 24.5687 mA
[14:30:30.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  77 Ia 23.7688 mA
[14:30:30.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 23.7688 mA
[14:30:30.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  79 Ia 24.5687 mA
[14:30:30.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  77 Ia 23.7688 mA
[14:30:30.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 23.7688 mA
[14:30:30.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  79 Ia 23.7688 mA
[14:30:30.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  80 Ia 24.5687 mA
[14:30:30.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  78 Ia 23.7688 mA
[14:30:31.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  79 Ia 23.7688 mA
[14:30:31.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 24.5687 mA
[14:30:31.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[14:30:31.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[14:30:31.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[14:30:31.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[14:30:31.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  81 Ia 24.5687 mA
[14:30:31.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.7688 mA
[14:30:31.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 23.7688 mA
[14:30:31.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  81 Ia 24.5687 mA
[14:30:32.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.7688 mA
[14:30:32.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 24.5687 mA
[14:30:32.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 22.9688 mA
[14:30:32.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 25.3687 mA
[14:30:32.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.3688 mA
[14:30:32.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 24.5687 mA
[14:30:32.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  92 Ia 23.7688 mA
[14:30:32.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  93 Ia 23.7688 mA
[14:30:32.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  94 Ia 24.5687 mA
[14:30:32.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  92 Ia 23.7688 mA
[14:30:33.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  93 Ia 24.5687 mA
[14:30:33.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  91 Ia 23.7688 mA
[14:30:33.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  92 Ia 23.7688 mA
[14:30:33.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  93 Ia 23.7688 mA
[14:30:33.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  94 Ia 23.7688 mA
[14:30:33.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  95 Ia 24.5687 mA
[14:30:33.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[14:30:33.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[14:30:33.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[14:30:33.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[14:30:34.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.7688 mA
[14:30:34.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.5687 mA
[14:30:34.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7688 mA
[14:30:34.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.7688 mA
[14:30:34.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 24.5687 mA
[14:30:34.578] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  82 Ia 23.7688 mA
[14:30:34.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 24.5687 mA
[14:30:34.779] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  81 Ia 23.7688 mA
[14:30:34.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[14:30:34.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[14:30:35.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[14:30:35.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5687 mA
[14:30:35.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.7688 mA
[14:30:35.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 23.7688 mA
[14:30:35.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 24.5687 mA
[14:30:35.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 23.7688 mA
[14:30:35.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.7688 mA
[14:30:35.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 24.5687 mA
[14:30:35.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 23.7688 mA
[14:30:35.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[14:30:36.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[14:30:36.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[14:30:36.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[14:30:36.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.5687 mA
[14:30:36.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.7688 mA
[14:30:36.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[14:30:36.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[14:30:36.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 23.7688 mA
[14:30:36.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.7688 mA
[14:30:36.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 24.5687 mA
[14:30:37.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.7688 mA
[14:30:37.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 24.5687 mA
[14:30:37.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 20.5687 mA
[14:30:37.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  99 Ia 25.3687 mA
[14:30:37.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  92 Ia 23.7688 mA
[14:30:37.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  93 Ia 23.7688 mA
[14:30:37.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  94 Ia 24.5687 mA
[14:30:37.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  92 Ia 23.7688 mA
[14:30:37.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  93 Ia 23.7688 mA
[14:30:38.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  94 Ia 24.5687 mA
[14:30:38.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 23.7688 mA
[14:30:38.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  93 Ia 23.7688 mA
[14:30:38.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  94 Ia 24.5687 mA
[14:30:38.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  92 Ia 23.7688 mA
[14:30:38.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.3688 mA
[14:30:38.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 25.3687 mA
[14:30:38.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 23.7688 mA
[14:30:38.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  88 Ia 23.7688 mA
[14:30:38.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  89 Ia 24.5687 mA
[14:30:39.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  87 Ia 24.5687 mA
[14:30:39.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 23.7688 mA
[14:30:39.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  86 Ia 24.5687 mA
[14:30:39.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.7688 mA
[14:30:39.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 23.7688 mA
[14:30:39.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  86 Ia 23.7688 mA
[14:30:39.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  87 Ia 24.5687 mA
[14:30:39.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[14:30:39.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 25.3687 mA
[14:30:39.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7688 mA
[14:30:40.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  88 Ia 23.7688 mA
[14:30:40.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  89 Ia 24.5687 mA
[14:30:40.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  87 Ia 24.5687 mA
[14:30:40.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 23.7688 mA
[14:30:40.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  86 Ia 23.7688 mA
[14:30:40.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  87 Ia 24.5687 mA
[14:30:40.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 22.9688 mA
[14:30:40.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 24.5687 mA
[14:30:40.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 24.5687 mA
[14:30:40.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[14:30:41.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[14:30:41.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 24.5687 mA
[14:30:41.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 22.9688 mA
[14:30:41.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  86 Ia 24.5687 mA
[14:30:41.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 24.5687 mA
[14:30:41.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  82 Ia 24.5687 mA
[14:30:41.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 23.7688 mA
[14:30:41.738] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  81 Ia 23.7688 mA
[14:30:41.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  82 Ia 23.7688 mA
[14:30:41.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 24.5687 mA
[14:30:42.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  81 Ia 23.7688 mA
[14:30:42.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[14:30:42.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.7688 mA
[14:30:42.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.5687 mA
[14:30:42.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 23.7688 mA
[14:30:42.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  79 Ia 23.7688 mA
[14:30:42.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  80 Ia 24.5687 mA
[14:30:42.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.7688 mA
[14:30:42.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  79 Ia 23.7688 mA
[14:30:42.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  80 Ia 24.5687 mA
[14:30:43.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 23.7688 mA
[14:30:43.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  79 Ia 23.7688 mA
[14:30:43.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.5687 mA
[14:30:43.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[14:30:43.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 23.7688 mA
[14:30:43.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  85 Ia 24.5687 mA
[14:30:43.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  83 Ia 23.7688 mA
[14:30:43.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 24.5687 mA
[14:30:43.856] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  82 Ia 23.7688 mA
[14:30:43.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 23.7688 mA
[14:30:44.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 24.5687 mA
[14:30:44.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  82 Ia 23.7688 mA
[14:30:44.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  83 Ia 23.7688 mA
[14:30:44.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  84 Ia 24.5687 mA
[14:30:44.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  82 Ia 23.7688 mA
[14:30:44.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[14:30:44.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 23.7688 mA
[14:30:44.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  85 Ia 24.5687 mA
[14:30:44.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  83 Ia 23.7688 mA
[14:30:44.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 24.5687 mA
[14:30:45.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[14:30:45.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.7688 mA
[14:30:45.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  84 Ia 24.5687 mA
[14:30:45.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  82 Ia 23.7688 mA
[14:30:45.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  83 Ia 23.7688 mA
[14:30:45.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  84 Ia 24.5687 mA
[14:30:45.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.7688 mA
[14:30:45.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  92
[14:30:45.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  92
[14:30:45.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[14:30:45.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[14:30:45.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  95
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  81
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  92
[14:30:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  87
[14:30:45.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[14:30:45.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[14:30:45.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[14:30:45.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  82
[14:30:45.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[14:30:47.530] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 395.5 mA = 24.7188 mA/ROC
[14:30:47.530] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.9  20.9  20.9  20.9  19.3  20.1  20.9  20.1  20.9  20.9  20.1  20.1  19.3  19.3
[14:30:47.567] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:47.567] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:30:47.567] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:47.705] <TB0>     INFO: Expecting 231680 events.
[14:30:55.819] <TB0>     INFO: 231680 events read in total (7395ms).
[14:30:55.976] <TB0>     INFO: Test took 8406ms.
[14:30:56.179] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:30:56.183] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 61
[14:30:56.186] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:30:56.190] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:30:56.194] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:30:56.197] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 110 and Delta(CalDel) = 59
[14:30:56.201] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 63
[14:30:56.204] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 58
[14:30:56.208] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 107 and Delta(CalDel) = 59
[14:30:56.211] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 63
[14:30:56.215] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 64
[14:30:56.218] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 58
[14:30:56.222] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 101 and Delta(CalDel) = 65
[14:30:56.225] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 114 and Delta(CalDel) = 69
[14:30:56.229] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 58
[14:30:56.232] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:30:56.275] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:30:56.314] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:56.314] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:30:56.314] <TB0>     INFO:    ----------------------------------------------------------------------
[14:30:56.451] <TB0>     INFO: Expecting 231680 events.
[14:31:04.568] <TB0>     INFO: 231680 events read in total (7402ms).
[14:31:04.573] <TB0>     INFO: Test took 8255ms.
[14:31:04.595] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:31:04.912] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:31:04.916] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[14:31:04.920] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 31
[14:31:04.924] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[14:31:04.928] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[14:31:04.932] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[14:31:04.936] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:31:04.941] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:31:04.944] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 30.5
[14:31:04.948] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[14:31:04.951] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 28.5
[14:31:04.957] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[14:31:04.961] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 172 +/- 33.5
[14:31:04.965] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[14:31:04.969] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[14:31:05.009] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:31:05.009] <TB0>     INFO: CalDel:      139   135   120   151   145   142   144   128   129   150   137   124   153   172   130   133
[14:31:05.009] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:31:05.014] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat
[14:31:05.014] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C1.dat
[14:31:05.014] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C2.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C3.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C4.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C5.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C6.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C7.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C8.dat
[14:31:05.015] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C9.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C10.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C11.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C12.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C13.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C14.dat
[14:31:05.016] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:31:05.016] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:31:05.016] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:31:05.017] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[14:31:05.017] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:31:05.105] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:31:05.105] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:31:05.105] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:31:05.105] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:31:05.108] <TB0>     INFO: ######################################################################
[14:31:05.108] <TB0>     INFO: PixTestTiming::doTest()
[14:31:05.109] <TB0>     INFO: ######################################################################
[14:31:05.109] <TB0>     INFO:    ----------------------------------------------------------------------
[14:31:05.109] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:31:05.109] <TB0>     INFO:    ----------------------------------------------------------------------
[14:31:05.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:31:07.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:31:09.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:31:11.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:31:13.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:31:16.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:31:18.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:31:20.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:31:37.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:31:39.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:31:41.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:31:43.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:31:46.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:31:48.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:31:50.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:31:52.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:31:55.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:31:56.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:31:58.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:31:59.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:32:01.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:32:03.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:32:05.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:32:06.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:32:08.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:32:09.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:32:11.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:32:12.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:32:14.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:32:15.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:32:17.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:32:18.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:32:20.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:32:21.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:32:23.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:32:24.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:32:26.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:32:27.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:32:29.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:32:30.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:32:32.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:32:34.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:32:37.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:32:39.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:32:41.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:32:43.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:32:46.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:32:48.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:32:50.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:32:52.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:32:55.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:32:57.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:32:59.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:33:02.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:33:04.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:33:09.040] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:33:11.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:33:13.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:33:15.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:33:18.132] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:33:20.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:33:22.678] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:33:24.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:33:27.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:33:29.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:33:31.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:33:34.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:33:36.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:33:38.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:33:40.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:33:43.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:33:45.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:33:48.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:33:50.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:33:52.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:33:54.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:33:57.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:33:59.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:34:01.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:34:03.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:34:06.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:34:07.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:34:09.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:34:10.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:34:12.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:34:13.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:34:15.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:34:16.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:34:18.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:34:20.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:34:24.273] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:34:44.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:34:48.326] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:34:52.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:34:55.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:34:59.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:35:03.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:35:04.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:35:06.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:35:07.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:35:09.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:35:11.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:35:12.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:35:14.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:35:15.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:35:17.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:35:19.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:35:20.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:35:22.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:35:23.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:35:26.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:35:28.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:35:30.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:35:32.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:35:34.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:35:36.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:35:39.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:35:41.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:35:43.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:35:47.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:35:49.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:35:51.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:35:54.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:35:56.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:35:58.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:36:00.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:36:03.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:36:05.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:36:08.037] <TB0>     INFO: TBM Phase Settings: 236
[14:36:08.037] <TB0>     INFO: 400MHz Phase: 3
[14:36:08.038] <TB0>     INFO: 160MHz Phase: 7
[14:36:08.038] <TB0>     INFO: Functional Phase Area: 4
[14:36:08.041] <TB0>     INFO: Test took 302932 ms.
[14:36:08.042] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:36:08.042] <TB0>     INFO:    ----------------------------------------------------------------------
[14:36:08.042] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:36:08.042] <TB0>     INFO:    ----------------------------------------------------------------------
[14:36:08.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:36:11.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:36:13.353] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:36:15.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:36:17.149] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:36:19.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:36:20.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:36:22.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:36:26.240] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:36:27.761] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:36:29.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:36:30.805] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:36:32.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:36:33.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:36:35.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:36:36.884] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:36:38.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:36:39.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:36:41.445] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:36:43.721] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:36:45.992] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:36:48.266] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:36:50.540] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:36:52.813] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:36:54.333] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:36:55.854] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:36:57.374] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:36:59.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:37:01.921] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:37:04.194] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:37:06.468] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:37:08.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:37:10.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:37:11.781] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:37:13.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:37:15.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:37:17.850] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:37:20.123] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:37:22.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:37:24.670] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:37:26.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:37:27.710] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:37:29.230] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:37:31.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:37:33.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:37:36.051] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:37:38.325] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:37:40.598] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:37:42.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:37:43.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:37:45.158] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:37:47.432] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:37:49.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:37:51.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:37:54.251] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:37:56.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:37:58.046] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:37:59.566] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:38:01.085] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:38:02.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:38:04.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:38:05.644] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:38:07.163] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:38:08.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:38:10.585] <TB0>     INFO: ROC Delay Settings: 228
[14:38:10.586] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:38:10.586] <TB0>     INFO: ROC Port 0 Delay: 4
[14:38:10.586] <TB0>     INFO: ROC Port 1 Delay: 4
[14:38:10.586] <TB0>     INFO: Functional ROC Area: 5
[14:38:10.588] <TB0>     INFO: Test took 122546 ms.
[14:38:10.588] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:38:10.589] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:10.589] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:38:10.589] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:11.728] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e062 c000 a101 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[14:38:11.728] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 a102 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:38:11.728] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4068 4069 4068 4069 4068 4069 4068 4069 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:38:11.728] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:38:25.793] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:25.793] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:38:39.872] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:39.872] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:38:53.904] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:53.904] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:39:07.964] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:07.964] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:39:22.016] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:22.016] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:39:36.044] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:36.045] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:39:50.085] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:50.085] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:40:04.112] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:04.112] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:40:18.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:18.245] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:40:32.473] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:32.855] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:32.868] <TB0>     INFO: Decoding statistics:
[14:40:32.868] <TB0>     INFO:   General information:
[14:40:32.868] <TB0>     INFO: 	 16bit words read:         240000000
[14:40:32.868] <TB0>     INFO: 	 valid events total:       20000000
[14:40:32.868] <TB0>     INFO: 	 empty events:             20000000
[14:40:32.868] <TB0>     INFO: 	 valid events with pixels: 0
[14:40:32.868] <TB0>     INFO: 	 valid pixel hits:         0
[14:40:32.868] <TB0>     INFO:   Event errors: 	           0
[14:40:32.868] <TB0>     INFO: 	 start marker:             0
[14:40:32.868] <TB0>     INFO: 	 stop marker:              0
[14:40:32.868] <TB0>     INFO: 	 overflow:                 0
[14:40:32.868] <TB0>     INFO: 	 invalid 5bit words:       0
[14:40:32.868] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:40:32.868] <TB0>     INFO:   TBM errors: 		           0
[14:40:32.868] <TB0>     INFO: 	 flawed TBM headers:       0
[14:40:32.868] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:40:32.868] <TB0>     INFO: 	 event ID mismatches:      0
[14:40:32.868] <TB0>     INFO:   ROC errors: 		           0
[14:40:32.868] <TB0>     INFO: 	 missing ROC header(s):    0
[14:40:32.868] <TB0>     INFO: 	 misplaced readback start: 0
[14:40:32.868] <TB0>     INFO:   Pixel decoding errors:	   0
[14:40:32.868] <TB0>     INFO: 	 pixel data incomplete:    0
[14:40:32.868] <TB0>     INFO: 	 pixel address:            0
[14:40:32.868] <TB0>     INFO: 	 pulse height fill bit:    0
[14:40:32.868] <TB0>     INFO: 	 buffer corruption:        0
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO:    Read back bit status: 1
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO:    Timings are good!
[14:40:32.868] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:32.868] <TB0>     INFO: Test took 142279 ms.
[14:40:32.868] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:40:32.868] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:40:32.868] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:40:32.869] <TB0>     INFO: PixTestTiming::doTest took 567764 ms.
[14:40:32.869] <TB0>     INFO: PixTestTiming::doTest() done
[14:40:32.869] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:40:32.869] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:40:32.869] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:40:32.869] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:40:32.869] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:40:32.870] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:40:32.870] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:40:33.221] <TB0>     INFO: ######################################################################
[14:40:33.221] <TB0>     INFO: PixTestAlive::doTest()
[14:40:33.221] <TB0>     INFO: ######################################################################
[14:40:33.224] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:33.224] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:33.224] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:33.225] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:33.568] <TB0>     INFO: Expecting 41600 events.
[14:40:37.639] <TB0>     INFO: 41600 events read in total (3355ms).
[14:40:37.640] <TB0>     INFO: Test took 4415ms.
[14:40:37.650] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:37.650] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:37.650] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:38.025] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:40:38.025] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:38.025] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:38.028] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:38.028] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:38.028] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:38.030] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:38.374] <TB0>     INFO: Expecting 41600 events.
[14:40:41.346] <TB0>     INFO: 41600 events read in total (2257ms).
[14:40:41.346] <TB0>     INFO: Test took 3316ms.
[14:40:41.346] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:41.346] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:40:41.346] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:40:41.347] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:40:41.749] <TB0>     INFO: PixTestAlive::maskTest() done
[14:40:41.750] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:41.754] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:41.754] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:41.754] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:41.755] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:42.099] <TB0>     INFO: Expecting 41600 events.
[14:40:46.185] <TB0>     INFO: 41600 events read in total (3371ms).
[14:40:46.185] <TB0>     INFO: Test took 4430ms.
[14:40:46.193] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:46.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:46.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:40:46.571] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:40:46.571] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:46.571] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:40:46.571] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:40:46.579] <TB0>     INFO: ######################################################################
[14:40:46.579] <TB0>     INFO: PixTestTrim::doTest()
[14:40:46.579] <TB0>     INFO: ######################################################################
[14:40:46.584] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:46.584] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:40:46.584] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:46.660] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:40:46.660] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:46.673] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:46.673] <TB0>     INFO:     run 1 of 1
[14:40:46.674] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:47.016] <TB0>     INFO: Expecting 5025280 events.
[14:41:31.382] <TB0>     INFO: 1364160 events read in total (43651ms).
[14:42:14.817] <TB0>     INFO: 2710096 events read in total (87087ms).
[14:42:58.248] <TB0>     INFO: 4065664 events read in total (130518ms).
[14:43:29.430] <TB0>     INFO: 5025280 events read in total (161699ms).
[14:43:29.477] <TB0>     INFO: Test took 162803ms.
[14:43:29.543] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:29.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:31.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:32.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:33.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:35.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:36.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:37.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:39.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:40.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:42.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:43.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:44.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:46.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:47.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:49.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:50.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:52.160] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236306432
[14:43:52.164] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5925 minThrLimit = 83.5662 minThrNLimit = 110.964 -> result = 83.5925 -> 83
[14:43:52.165] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1839 minThrLimit = 87.148 minThrNLimit = 111.951 -> result = 87.1839 -> 87
[14:43:52.165] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.141 minThrLimit = 100.135 minThrNLimit = 125.88 -> result = 100.141 -> 100
[14:43:52.166] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7288 minThrLimit = 99.717 minThrNLimit = 126.325 -> result = 99.7288 -> 99
[14:43:52.166] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8881 minThrLimit = 92.884 minThrNLimit = 123.261 -> result = 92.8881 -> 92
[14:43:52.167] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7775 minThrLimit = 90.7701 minThrNLimit = 120.28 -> result = 90.7775 -> 90
[14:43:52.167] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7204 minThrLimit = 94.7006 minThrNLimit = 124.991 -> result = 94.7204 -> 94
[14:43:52.167] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7835 minThrLimit = 96.7772 minThrNLimit = 122.363 -> result = 96.7835 -> 96
[14:43:52.168] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4381 minThrLimit = 98.4373 minThrNLimit = 125.223 -> result = 98.4381 -> 98
[14:43:52.168] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1121 minThrLimit = 88.0709 minThrNLimit = 114.855 -> result = 88.1121 -> 88
[14:43:52.169] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0618 minThrLimit = 95.9591 minThrNLimit = 121.183 -> result = 96.0618 -> 96
[14:43:52.169] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5696 minThrLimit = 87.5435 minThrNLimit = 114.353 -> result = 87.5696 -> 87
[14:43:52.169] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0093 minThrLimit = 88.9886 minThrNLimit = 117.461 -> result = 89.0093 -> 89
[14:43:52.170] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3944 minThrLimit = 94.3766 minThrNLimit = 118.984 -> result = 94.3944 -> 94
[14:43:52.170] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3266 minThrLimit = 99.317 minThrNLimit = 127.606 -> result = 99.3266 -> 99
[14:43:52.171] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4087 minThrLimit = 87.4087 minThrNLimit = 112.933 -> result = 87.4087 -> 87
[14:43:52.171] <TB0>     INFO: ROC 0 VthrComp = 83
[14:43:52.171] <TB0>     INFO: ROC 1 VthrComp = 87
[14:43:52.171] <TB0>     INFO: ROC 2 VthrComp = 100
[14:43:52.171] <TB0>     INFO: ROC 3 VthrComp = 99
[14:43:52.171] <TB0>     INFO: ROC 4 VthrComp = 92
[14:43:52.171] <TB0>     INFO: ROC 5 VthrComp = 90
[14:43:52.171] <TB0>     INFO: ROC 6 VthrComp = 94
[14:43:52.171] <TB0>     INFO: ROC 7 VthrComp = 96
[14:43:52.171] <TB0>     INFO: ROC 8 VthrComp = 98
[14:43:52.172] <TB0>     INFO: ROC 9 VthrComp = 88
[14:43:52.172] <TB0>     INFO: ROC 10 VthrComp = 96
[14:43:52.172] <TB0>     INFO: ROC 11 VthrComp = 87
[14:43:52.172] <TB0>     INFO: ROC 12 VthrComp = 89
[14:43:52.172] <TB0>     INFO: ROC 13 VthrComp = 94
[14:43:52.173] <TB0>     INFO: ROC 14 VthrComp = 99
[14:43:52.173] <TB0>     INFO: ROC 15 VthrComp = 87
[14:43:52.173] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:43:52.173] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:43:52.186] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:52.186] <TB0>     INFO:     run 1 of 1
[14:43:52.186] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:52.528] <TB0>     INFO: Expecting 5025280 events.
[14:44:28.375] <TB0>     INFO: 881752 events read in total (35132ms).
[14:45:03.626] <TB0>     INFO: 1762048 events read in total (70383ms).
[14:45:38.880] <TB0>     INFO: 2641288 events read in total (105637ms).
[14:46:13.959] <TB0>     INFO: 3512336 events read in total (140716ms).
[14:46:49.719] <TB0>     INFO: 4379560 events read in total (176477ms).
[14:47:17.193] <TB0>     INFO: 5025280 events read in total (203950ms).
[14:47:17.261] <TB0>     INFO: Test took 205076ms.
[14:47:17.438] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:17.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:19.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:20.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:22.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:24.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:25.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:27.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:28.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:30.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:31.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:33.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:35.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:36.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:38.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:39.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:41.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:42.973] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292978688
[14:47:42.977] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.2474 for pixel 12/49 mean/min/max = 42.7708/32.1767/53.3648
[14:47:42.977] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.13 for pixel 5/72 mean/min/max = 43.8117/31.9679/55.6556
[14:47:42.978] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1234 for pixel 49/20 mean/min/max = 44.3384/31.5525/57.1244
[14:47:42.978] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.7962 for pixel 0/6 mean/min/max = 43.4581/32.0692/54.8469
[14:47:42.979] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.3104 for pixel 0/17 mean/min/max = 44.7585/34.1197/55.3974
[14:47:42.979] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.7333 for pixel 0/78 mean/min/max = 44.7128/34.3505/55.075
[14:47:42.979] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.4911 for pixel 18/12 mean/min/max = 44.0648/33.4422/54.6874
[14:47:42.980] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4649 for pixel 0/12 mean/min/max = 44.2109/32.5563/55.8655
[14:47:42.980] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.5321 for pixel 25/64 mean/min/max = 43.0466/31.9728/54.1205
[14:47:42.980] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.879 for pixel 4/69 mean/min/max = 45.0108/33.7316/56.2901
[14:47:42.981] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.8834 for pixel 21/0 mean/min/max = 46.8145/30.7025/62.9265
[14:47:42.981] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.2244 for pixel 25/4 mean/min/max = 43.5347/32.6333/54.4361
[14:47:42.982] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.7124 for pixel 9/21 mean/min/max = 44.106/33.4117/54.8004
[14:47:42.982] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 62.0635 for pixel 39/3 mean/min/max = 46.777/31.4422/62.1118
[14:47:42.982] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8614 for pixel 9/62 mean/min/max = 43.2628/31.599/54.9266
[14:47:42.983] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.9924 for pixel 8/3 mean/min/max = 43.2579/32.1321/54.3836
[14:47:42.983] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:43.115] <TB0>     INFO: Expecting 411648 events.
[14:47:50.827] <TB0>     INFO: 411648 events read in total (6991ms).
[14:47:50.835] <TB0>     INFO: Expecting 411648 events.
[14:47:58.444] <TB0>     INFO: 411648 events read in total (6948ms).
[14:47:58.453] <TB0>     INFO: Expecting 411648 events.
[14:48:06.116] <TB0>     INFO: 411648 events read in total (6997ms).
[14:48:06.129] <TB0>     INFO: Expecting 411648 events.
[14:48:13.755] <TB0>     INFO: 411648 events read in total (6970ms).
[14:48:13.769] <TB0>     INFO: Expecting 411648 events.
[14:48:21.407] <TB0>     INFO: 411648 events read in total (6977ms).
[14:48:21.424] <TB0>     INFO: Expecting 411648 events.
[14:48:28.002] <TB0>     INFO: 411648 events read in total (6922ms).
[14:48:29.021] <TB0>     INFO: Expecting 411648 events.
[14:48:36.698] <TB0>     INFO: 411648 events read in total (7021ms).
[14:48:36.720] <TB0>     INFO: Expecting 411648 events.
[14:48:44.319] <TB0>     INFO: 411648 events read in total (6955ms).
[14:48:44.344] <TB0>     INFO: Expecting 411648 events.
[14:48:52.042] <TB0>     INFO: 411648 events read in total (7047ms).
[14:48:52.071] <TB0>     INFO: Expecting 411648 events.
[14:48:59.723] <TB0>     INFO: 411648 events read in total (7016ms).
[14:48:59.754] <TB0>     INFO: Expecting 411648 events.
[14:49:07.346] <TB0>     INFO: 411648 events read in total (6952ms).
[14:49:07.381] <TB0>     INFO: Expecting 411648 events.
[14:49:15.088] <TB0>     INFO: 411648 events read in total (7068ms).
[14:49:15.125] <TB0>     INFO: Expecting 411648 events.
[14:49:22.880] <TB0>     INFO: 411648 events read in total (7121ms).
[14:49:22.919] <TB0>     INFO: Expecting 411648 events.
[14:49:30.519] <TB0>     INFO: 411648 events read in total (6974ms).
[14:49:30.558] <TB0>     INFO: Expecting 411648 events.
[14:49:38.183] <TB0>     INFO: 411648 events read in total (6990ms).
[14:49:38.229] <TB0>     INFO: Expecting 411648 events.
[14:49:45.817] <TB0>     INFO: 411648 events read in total (6966ms).
[14:49:45.864] <TB0>     INFO: Test took 122881ms.
[14:49:46.382] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0025 < 35 for itrim = 100; old thr = 34.7782 ... break
[14:49:46.420] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1262 < 35 for itrim+1 = 95; old thr = 34.8768 ... break
[14:49:46.463] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0213 < 35 for itrim = 106; old thr = 34.234 ... break
[14:49:46.502] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3366 < 35 for itrim+1 = 98; old thr = 34.3745 ... break
[14:49:46.539] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1832 < 35 for itrim = 100; old thr = 34.2253 ... break
[14:49:46.579] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2435 < 35 for itrim = 93; old thr = 34.4813 ... break
[14:49:46.633] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0618 < 35 for itrim = 108; old thr = 34.6172 ... break
[14:49:46.669] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2955 < 35 for itrim = 100; old thr = 34.2143 ... break
[14:49:46.723] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1892 < 35 for itrim = 115; old thr = 34.0031 ... break
[14:49:46.762] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.045 < 35 for itrim = 107; old thr = 33.5269 ... break
[14:49:46.793] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6809 < 35 for itrim = 102; old thr = 34.1471 ... break
[14:49:46.839] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1223 < 35 for itrim = 97; old thr = 34.0604 ... break
[14:49:46.885] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1869 < 35 for itrim = 109; old thr = 34.323 ... break
[14:49:46.922] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6745 < 35 for itrim+1 = 111; old thr = 34.8102 ... break
[14:49:46.963] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4102 < 35 for itrim = 106; old thr = 33.8207 ... break
[14:49:47.011] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2076 < 35 for itrim = 111; old thr = 34.4817 ... break
[14:49:47.087] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:49:47.098] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:47.098] <TB0>     INFO:     run 1 of 1
[14:49:47.098] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:47.441] <TB0>     INFO: Expecting 5025280 events.
[14:50:23.239] <TB0>     INFO: 868000 events read in total (35083ms).
[14:50:58.341] <TB0>     INFO: 1735296 events read in total (70185ms).
[14:51:33.500] <TB0>     INFO: 2602336 events read in total (105344ms).
[14:52:08.545] <TB0>     INFO: 3460048 events read in total (140389ms).
[14:52:43.892] <TB0>     INFO: 4313448 events read in total (175736ms).
[14:53:13.800] <TB0>     INFO: 5025280 events read in total (205644ms).
[14:53:13.882] <TB0>     INFO: Test took 206784ms.
[14:53:14.066] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:14.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:15.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:17.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:19.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:20.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:22.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:23.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:25.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:27.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:28.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:30.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:31.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:33.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:35.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:36.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:38.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:39.881] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277843968
[14:53:39.882] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.466460 .. 50.003136
[14:53:39.957] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:53:39.968] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:39.968] <TB0>     INFO:     run 1 of 1
[14:53:39.968] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:40.312] <TB0>     INFO: Expecting 1996800 events.
[14:54:22.075] <TB0>     INFO: 1154208 events read in total (41048ms).
[14:54:50.692] <TB0>     INFO: 1996800 events read in total (69665ms).
[14:54:50.712] <TB0>     INFO: Test took 70744ms.
[14:54:50.758] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:50.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:51.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:52.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:53.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:54.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:55.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:56.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:57.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:58.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:00.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:01.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:02.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:03.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:04.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:05.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:06.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:07.068] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222056448
[14:55:07.149] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.106880 .. 43.842676
[14:55:07.227] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:55:07.238] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:07.238] <TB0>     INFO:     run 1 of 1
[14:55:07.238] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:07.587] <TB0>     INFO: Expecting 1564160 events.
[14:55:50.140] <TB0>     INFO: 1174128 events read in total (41839ms).
[14:56:03.670] <TB0>     INFO: 1564160 events read in total (55369ms).
[14:56:03.690] <TB0>     INFO: Test took 56453ms.
[14:56:03.730] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:03.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:04.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:05.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:06.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:07.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:08.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:09.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:10.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:11.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:12.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:13.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:14.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:15.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:16.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:17.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:17.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:18.940] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299491328
[14:56:19.024] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.201929 .. 41.999862
[14:56:19.098] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:56:19.109] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:19.109] <TB0>     INFO:     run 1 of 1
[14:56:19.109] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:19.452] <TB0>     INFO: Expecting 1397760 events.
[14:57:01.017] <TB0>     INFO: 1177728 events read in total (40849ms).
[14:57:08.972] <TB0>     INFO: 1397760 events read in total (48804ms).
[14:57:08.993] <TB0>     INFO: Test took 49885ms.
[14:57:09.029] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:09.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:10.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:10.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:11.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:12.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:13.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:14.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:15.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:16.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:17.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:18.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:19.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:20.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:21.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:22.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:23.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:24.211] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226381824
[14:57:24.295] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.747383 .. 41.999862
[14:57:24.372] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:57:24.383] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:24.383] <TB0>     INFO:     run 1 of 1
[14:57:24.383] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:24.732] <TB0>     INFO: Expecting 1331200 events.
[14:58:06.160] <TB0>     INFO: 1159656 events read in total (40713ms).
[14:58:12.689] <TB0>     INFO: 1331200 events read in total (47242ms).
[14:58:12.703] <TB0>     INFO: Test took 48321ms.
[14:58:12.733] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:12.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:13.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:14.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:15.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:16.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:17.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:18.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:19.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:20.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:21.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:22.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:23.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:24.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:25.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:26.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:27.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:28.518] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303796224
[14:58:28.601] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:58:28.601] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:58:28.612] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:28.612] <TB0>     INFO:     run 1 of 1
[14:58:28.612] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:28.963] <TB0>     INFO: Expecting 1364480 events.
[14:59:08.933] <TB0>     INFO: 1075672 events read in total (39255ms).
[14:59:19.606] <TB0>     INFO: 1364480 events read in total (49928ms).
[14:59:19.622] <TB0>     INFO: Test took 51010ms.
[14:59:19.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:19.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:20.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:21.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:22.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:23.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:24.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:25.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:26.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:27.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:28.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:29.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:30.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:31.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:32.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:33.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:34.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:35.394] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226668544
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:35.432] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:35.433] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:35.434] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:35.434] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C0.dat
[14:59:35.441] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C1.dat
[14:59:35.449] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C2.dat
[14:59:35.457] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C3.dat
[14:59:35.464] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C4.dat
[14:59:35.472] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C5.dat
[14:59:35.479] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C6.dat
[14:59:35.486] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C7.dat
[14:59:35.494] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C8.dat
[14:59:35.501] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C9.dat
[14:59:35.508] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C10.dat
[14:59:35.516] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C11.dat
[14:59:35.523] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C12.dat
[14:59:35.531] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C13.dat
[14:59:35.538] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C14.dat
[14:59:35.545] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C15.dat
[14:59:35.552] <TB0>     INFO: PixTestTrim::trimTest() done
[14:59:35.552] <TB0>     INFO: vtrim:     100  95 106  98 100  93 108 100 115 107 102  97 109 111 106 111 
[14:59:35.552] <TB0>     INFO: vthrcomp:   83  87 100  99  92  90  94  96  98  88  96  87  89  94  99  87 
[14:59:35.553] <TB0>     INFO: vcal mean:  34.98  34.99  34.98  34.96  34.99  35.00  34.97  35.01  34.97  35.04  34.98  34.95  34.96  34.95  34.96  34.96 
[14:59:35.553] <TB0>     INFO: vcal RMS:    0.77   0.83   0.86   0.80   0.78   0.71   0.79   0.77   0.83   0.79   0.85   0.79   0.77   0.84   0.84   0.82 
[14:59:35.553] <TB0>     INFO: bits mean:  10.74  10.07   9.99   9.85   8.84   8.90  10.01   9.70  10.60   9.59   9.39  10.17   9.95   9.33  10.48  10.25 
[14:59:35.553] <TB0>     INFO: bits RMS:    2.22   2.59   2.64   2.67   2.73   2.72   2.34   2.63   2.36   2.46   2.76   2.43   2.42   2.75   2.43   2.45 
[14:59:35.564] <TB0>     INFO:    ----------------------------------------------------------------------
[14:59:35.564] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:59:35.564] <TB0>     INFO:    ----------------------------------------------------------------------
[14:59:35.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:59:35.568] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:59:35.579] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:35.579] <TB0>     INFO:     run 1 of 1
[14:59:35.579] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:35.921] <TB0>     INFO: Expecting 4160000 events.
[15:00:22.168] <TB0>     INFO: 1103525 events read in total (45532ms).
[15:01:07.444] <TB0>     INFO: 2196795 events read in total (90808ms).
[15:01:52.722] <TB0>     INFO: 3278850 events read in total (136086ms).
[15:02:28.734] <TB0>     INFO: 4160000 events read in total (172098ms).
[15:02:28.800] <TB0>     INFO: Test took 173221ms.
[15:02:28.937] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:29.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:31.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:33.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:34.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:36.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:38.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:40.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:42.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:44.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:46.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:48.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:50.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:51.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:53.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:55.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:57.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:59.488] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264069120
[15:02:59.489] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:02:59.562] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:02:59.563] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[15:02:59.574] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:59.574] <TB0>     INFO:     run 1 of 1
[15:02:59.574] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:59.917] <TB0>     INFO: Expecting 3411200 events.
[15:03:47.512] <TB0>     INFO: 1167520 events read in total (46880ms).
[15:04:33.755] <TB0>     INFO: 2315790 events read in total (93123ms).
[15:05:17.407] <TB0>     INFO: 3411200 events read in total (136776ms).
[15:05:17.461] <TB0>     INFO: Test took 137887ms.
[15:05:17.566] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:17.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:19.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:21.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:22.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:24.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:26.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:27.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:29.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:31.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:33.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:34.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:36.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:38.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:39.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:41.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:43.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:45.055] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279945216
[15:05:45.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:05:45.129] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:05:45.129] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[15:05:45.140] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:45.140] <TB0>     INFO:     run 1 of 1
[15:05:45.140] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:45.485] <TB0>     INFO: Expecting 3182400 events.
[15:06:34.284] <TB0>     INFO: 1213165 events read in total (48084ms).
[15:07:22.194] <TB0>     INFO: 2401910 events read in total (95994ms).
[15:07:53.277] <TB0>     INFO: 3182400 events read in total (127077ms).
[15:07:53.319] <TB0>     INFO: Test took 128180ms.
[15:07:53.404] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:53.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:55.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:56.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:58.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:00.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:01.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:03.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:04.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:06.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:08.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:09.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:11.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:13.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:14.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:16.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:17.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:19.619] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235634688
[15:08:19.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:08:19.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:08:19.694] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[15:08:19.704] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:08:19.704] <TB0>     INFO:     run 1 of 1
[15:08:19.704] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:20.048] <TB0>     INFO: Expecting 3161600 events.
[15:09:08.753] <TB0>     INFO: 1217015 events read in total (47991ms).
[15:09:56.140] <TB0>     INFO: 2408950 events read in total (95378ms).
[15:10:26.802] <TB0>     INFO: 3161600 events read in total (126040ms).
[15:10:26.845] <TB0>     INFO: Test took 127142ms.
[15:10:26.932] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:27.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:28.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:30.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:31.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:33.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:35.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:36.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:38.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:40.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:41.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:43.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:45.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:46.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:48.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:50.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:51.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:53.504] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362262528
[15:10:53.505] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:10:53.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:10:53.580] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[15:10:53.591] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:53.591] <TB0>     INFO:     run 1 of 1
[15:10:53.591] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:53.934] <TB0>     INFO: Expecting 3161600 events.
[15:11:42.673] <TB0>     INFO: 1216165 events read in total (48024ms).
[15:12:29.342] <TB0>     INFO: 2407515 events read in total (94693ms).
[15:13:01.992] <TB0>     INFO: 3161600 events read in total (127343ms).
[15:13:02.068] <TB0>     INFO: Test took 128477ms.
[15:13:02.201] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:02.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:04.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:06.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:07.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:09.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:11.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:12.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:14.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:16.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:18.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:19.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:21.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:23.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:24.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:26.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:28.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:30.039] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368713728
[15:13:30.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.57482, thr difference RMS: 1.19774
[15:13:30.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.49764, thr difference RMS: 1.35502
[15:13:30.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41214, thr difference RMS: 1.69367
[15:13:30.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.96344, thr difference RMS: 1.55126
[15:13:30.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.69022, thr difference RMS: 1.21366
[15:13:30.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.48792, thr difference RMS: 1.23665
[15:13:30.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.76133, thr difference RMS: 1.35197
[15:13:30.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.72671, thr difference RMS: 1.47006
[15:13:30.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.76751, thr difference RMS: 1.4736
[15:13:30.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.78975, thr difference RMS: 1.25205
[15:13:30.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.2257, thr difference RMS: 1.69247
[15:13:30.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.03162, thr difference RMS: 1.24597
[15:13:30.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.09843, thr difference RMS: 1.21782
[15:13:30.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.95034, thr difference RMS: 1.48973
[15:13:30.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.391, thr difference RMS: 1.61021
[15:13:30.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.52023, thr difference RMS: 1.14665
[15:13:30.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.55938, thr difference RMS: 1.20726
[15:13:30.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.59891, thr difference RMS: 1.36264
[15:13:30.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.45921, thr difference RMS: 1.69315
[15:13:30.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.90859, thr difference RMS: 1.53538
[15:13:30.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.58733, thr difference RMS: 1.22787
[15:13:30.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.45846, thr difference RMS: 1.23899
[15:13:30.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.77189, thr difference RMS: 1.33375
[15:13:30.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.79152, thr difference RMS: 1.46843
[15:13:30.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.70314, thr difference RMS: 1.47847
[15:13:30.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.85651, thr difference RMS: 1.23238
[15:13:30.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3349, thr difference RMS: 1.71735
[15:13:30.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.00233, thr difference RMS: 1.24972
[15:13:30.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.97308, thr difference RMS: 1.17513
[15:13:30.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.91569, thr difference RMS: 1.50127
[15:13:30.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.3763, thr difference RMS: 1.5618
[15:13:30.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.44842, thr difference RMS: 1.12592
[15:13:30.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.54114, thr difference RMS: 1.20643
[15:13:30.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.6593, thr difference RMS: 1.3544
[15:13:30.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.62459, thr difference RMS: 1.69375
[15:13:30.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.99222, thr difference RMS: 1.51742
[15:13:30.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.68524, thr difference RMS: 1.2077
[15:13:30.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.58337, thr difference RMS: 1.23259
[15:13:30.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.9526, thr difference RMS: 1.33248
[15:13:30.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.97265, thr difference RMS: 1.43558
[15:13:30.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.74023, thr difference RMS: 1.47148
[15:13:30.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.95248, thr difference RMS: 1.22833
[15:13:30.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5613, thr difference RMS: 1.69569
[15:13:30.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.10083, thr difference RMS: 1.25297
[15:13:30.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.99955, thr difference RMS: 1.18143
[15:13:30.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.07732, thr difference RMS: 1.50222
[15:13:30.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.4825, thr difference RMS: 1.57255
[15:13:30.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.47722, thr difference RMS: 1.13605
[15:13:30.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.73073, thr difference RMS: 1.19347
[15:13:30.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.77911, thr difference RMS: 1.33043
[15:13:30.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.78509, thr difference RMS: 1.70165
[15:13:30.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.01021, thr difference RMS: 1.52473
[15:13:30.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.69367, thr difference RMS: 1.21828
[15:13:30.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.67825, thr difference RMS: 1.22471
[15:13:30.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.00448, thr difference RMS: 1.35443
[15:13:30.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.11306, thr difference RMS: 1.41608
[15:13:30.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.6754, thr difference RMS: 1.47965
[15:13:30.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.01549, thr difference RMS: 1.22258
[15:13:30.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.7245, thr difference RMS: 1.74497
[15:13:30.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.23025, thr difference RMS: 1.24109
[15:13:30.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.05006, thr difference RMS: 1.15757
[15:13:30.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.24426, thr difference RMS: 1.49492
[15:13:30.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.52063, thr difference RMS: 1.56272
[15:13:30.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.50926, thr difference RMS: 1.11918
[15:13:30.165] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:13:30.169] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1963 seconds
[15:13:30.169] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:13:30.872] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:13:30.872] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:13:30.876] <TB0>     INFO: ######################################################################
[15:13:30.876] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:13:30.876] <TB0>     INFO: ######################################################################
[15:13:30.876] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:30.876] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:13:30.876] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:30.876] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:13:30.888] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:13:30.888] <TB0>     INFO:     run 1 of 1
[15:13:30.888] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:31.232] <TB0>     INFO: Expecting 59072000 events.
[15:14:00.757] <TB0>     INFO: 1072800 events read in total (28810ms).
[15:14:30.311] <TB0>     INFO: 2141400 events read in total (58364ms).
[15:14:59.117] <TB0>     INFO: 3211400 events read in total (87170ms).
[15:15:28.691] <TB0>     INFO: 4283000 events read in total (116744ms).
[15:15:57.602] <TB0>     INFO: 5351400 events read in total (145655ms).
[15:16:26.833] <TB0>     INFO: 6421800 events read in total (174886ms).
[15:16:55.853] <TB0>     INFO: 7492400 events read in total (203906ms).
[15:17:25.145] <TB0>     INFO: 8561000 events read in total (233198ms).
[15:17:53.959] <TB0>     INFO: 9631600 events read in total (262012ms).
[15:18:22.880] <TB0>     INFO: 10701600 events read in total (290933ms).
[15:18:51.796] <TB0>     INFO: 11770000 events read in total (319849ms).
[15:19:21.061] <TB0>     INFO: 12840400 events read in total (349114ms).
[15:19:50.376] <TB0>     INFO: 13911000 events read in total (378429ms).
[15:20:19.244] <TB0>     INFO: 14979600 events read in total (407297ms).
[15:20:48.025] <TB0>     INFO: 16050200 events read in total (436078ms).
[15:21:16.994] <TB0>     INFO: 17120400 events read in total (465047ms).
[15:21:45.725] <TB0>     INFO: 18188800 events read in total (493778ms).
[15:22:14.544] <TB0>     INFO: 19259600 events read in total (522597ms).
[15:22:43.249] <TB0>     INFO: 20329400 events read in total (551302ms).
[15:23:11.910] <TB0>     INFO: 21397800 events read in total (579963ms).
[15:23:40.485] <TB0>     INFO: 22468600 events read in total (608538ms).
[15:24:09.239] <TB0>     INFO: 23538400 events read in total (637292ms).
[15:24:38.377] <TB0>     INFO: 24607000 events read in total (666430ms).
[15:25:07.535] <TB0>     INFO: 25677800 events read in total (695588ms).
[15:25:36.634] <TB0>     INFO: 26747800 events read in total (724687ms).
[15:26:05.379] <TB0>     INFO: 27816400 events read in total (753432ms).
[15:26:34.426] <TB0>     INFO: 28887000 events read in total (782479ms).
[15:27:03.038] <TB0>     INFO: 29956800 events read in total (811091ms).
[15:27:31.644] <TB0>     INFO: 31024800 events read in total (839697ms).
[15:28:00.374] <TB0>     INFO: 32094600 events read in total (868427ms).
[15:28:29.408] <TB0>     INFO: 33165600 events read in total (897461ms).
[15:28:58.132] <TB0>     INFO: 34233800 events read in total (926185ms).
[15:29:26.830] <TB0>     INFO: 35303400 events read in total (954883ms).
[15:29:55.636] <TB0>     INFO: 36374400 events read in total (983689ms).
[15:30:24.465] <TB0>     INFO: 37442800 events read in total (1012518ms).
[15:30:53.429] <TB0>     INFO: 38512200 events read in total (1041482ms).
[15:31:22.075] <TB0>     INFO: 39583200 events read in total (1070128ms).
[15:31:50.770] <TB0>     INFO: 40651200 events read in total (1098823ms).
[15:32:19.666] <TB0>     INFO: 41719000 events read in total (1127719ms).
[15:32:48.250] <TB0>     INFO: 42790200 events read in total (1156303ms).
[15:33:17.232] <TB0>     INFO: 43858800 events read in total (1185285ms).
[15:33:46.073] <TB0>     INFO: 44926600 events read in total (1214126ms).
[15:34:14.964] <TB0>     INFO: 45995400 events read in total (1243017ms).
[15:34:44.211] <TB0>     INFO: 47066600 events read in total (1272264ms).
[15:35:13.319] <TB0>     INFO: 48134600 events read in total (1301372ms).
[15:35:41.959] <TB0>     INFO: 49202800 events read in total (1330012ms).
[15:36:10.559] <TB0>     INFO: 50273200 events read in total (1358612ms).
[15:36:39.142] <TB0>     INFO: 51342000 events read in total (1387195ms).
[15:37:07.778] <TB0>     INFO: 52410000 events read in total (1415831ms).
[15:37:36.241] <TB0>     INFO: 53477600 events read in total (1444294ms).
[15:38:04.671] <TB0>     INFO: 54549200 events read in total (1472724ms).
[15:38:33.187] <TB0>     INFO: 55616400 events read in total (1501240ms).
[15:39:02.041] <TB0>     INFO: 56684600 events read in total (1530094ms).
[15:39:30.815] <TB0>     INFO: 57752200 events read in total (1558868ms).
[15:39:59.359] <TB0>     INFO: 58824200 events read in total (1587412ms).
[15:40:06.710] <TB0>     INFO: 59072000 events read in total (1594763ms).
[15:40:06.729] <TB0>     INFO: Test took 1595841ms.
[15:40:06.792] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:06.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:06.915] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:08.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:08.089] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:09.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:09.278] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:10.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:10.474] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:11.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:11.654] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:12.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:12.810] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:13.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:13.971] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:15.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:15.117] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:16.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:16.289] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:17.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:17.452] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:18.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:18.621] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:19.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:19.778] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:20.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:20.919] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:22.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:22.080] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:23.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:23.245] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:24.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:24.414] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:25.588] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435224576
[15:40:25.616] <TB0>     INFO: PixTestScurves::scurves() done 
[15:40:25.616] <TB0>     INFO: Vcal mean:  35.11  35.07  35.05  35.06  35.05  35.09  35.07  35.03  35.08  35.08  35.11  35.07  35.06  35.13  35.08  35.03 
[15:40:25.616] <TB0>     INFO: Vcal RMS:    0.65   0.72   0.74   0.66   0.63   0.60   0.64   0.66   0.70   0.66   0.73   0.65   0.64   0.72   0.73   0.69 
[15:40:25.616] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:40:25.690] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:40:25.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:40:25.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:40:25.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:40:25.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:40:25.690] <TB0>     INFO: ######################################################################
[15:40:25.690] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:40:25.690] <TB0>     INFO: ######################################################################
[15:40:25.693] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:40:26.039] <TB0>     INFO: Expecting 41600 events.
[15:40:30.124] <TB0>     INFO: 41600 events read in total (3370ms).
[15:40:30.125] <TB0>     INFO: Test took 4432ms.
[15:40:30.133] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:30.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:40:30.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:40:30.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:40:30.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:40:30.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:40:30.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:40:30.481] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:30.824] <TB0>     INFO: Expecting 41600 events.
[15:40:34.957] <TB0>     INFO: 41600 events read in total (3418ms).
[15:40:34.958] <TB0>     INFO: Test took 4477ms.
[15:40:34.966] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:34.966] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:40:34.966] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.41
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.241
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.224
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.208
[15:40:34.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.987
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 191
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.509
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.966
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.593
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.655
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 175
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.973
[15:40:34.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.858
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.212
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.362
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.607
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.559
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 200
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.035
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:40:34.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:40:34.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:40:35.064] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:35.413] <TB0>     INFO: Expecting 41600 events.
[15:40:39.569] <TB0>     INFO: 41600 events read in total (3441ms).
[15:40:39.570] <TB0>     INFO: Test took 4506ms.
[15:40:39.578] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:39.578] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:40:39.578] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:40:39.582] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:40:39.582] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 41minph_roc = 10
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3779
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,7] phvalue 63
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9782
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 86
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7881
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 79
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6354
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0083
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 87
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.935
[15:40:39.583] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 77
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0574
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 82
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1206
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 89
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3005
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3594
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.3971
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 45
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8478
[15:40:39.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,62] phvalue 89
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0444
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 90
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8057
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.814
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 96
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3953
[15:40:39.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 73
[15:40:39.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 7, 0 0
[15:40:39.997] <TB0>     INFO: Expecting 2560 events.
[15:40:40.957] <TB0>     INFO: 2560 events read in total (245ms).
[15:40:40.957] <TB0>     INFO: Test took 1371ms.
[15:40:40.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:40.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[15:40:41.465] <TB0>     INFO: Expecting 2560 events.
[15:40:42.421] <TB0>     INFO: 2560 events read in total (241ms).
[15:40:42.421] <TB0>     INFO: Test took 1463ms.
[15:40:42.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:42.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[15:40:42.929] <TB0>     INFO: Expecting 2560 events.
[15:40:43.887] <TB0>     INFO: 2560 events read in total (243ms).
[15:40:43.888] <TB0>     INFO: Test took 1466ms.
[15:40:43.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:43.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[15:40:44.395] <TB0>     INFO: Expecting 2560 events.
[15:40:45.354] <TB0>     INFO: 2560 events read in total (244ms).
[15:40:45.355] <TB0>     INFO: Test took 1467ms.
[15:40:45.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:45.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 4 4
[15:40:45.862] <TB0>     INFO: Expecting 2560 events.
[15:40:46.818] <TB0>     INFO: 2560 events read in total (241ms).
[15:40:46.818] <TB0>     INFO: Test took 1461ms.
[15:40:46.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:46.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[15:40:47.327] <TB0>     INFO: Expecting 2560 events.
[15:40:48.283] <TB0>     INFO: 2560 events read in total (241ms).
[15:40:48.283] <TB0>     INFO: Test took 1464ms.
[15:40:48.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:48.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 6 6
[15:40:48.791] <TB0>     INFO: Expecting 2560 events.
[15:40:49.750] <TB0>     INFO: 2560 events read in total (244ms).
[15:40:49.750] <TB0>     INFO: Test took 1467ms.
[15:40:49.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:49.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 7 7
[15:40:50.258] <TB0>     INFO: Expecting 2560 events.
[15:40:51.216] <TB0>     INFO: 2560 events read in total (243ms).
[15:40:51.217] <TB0>     INFO: Test took 1466ms.
[15:40:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:51.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:40:51.725] <TB0>     INFO: Expecting 2560 events.
[15:40:52.682] <TB0>     INFO: 2560 events read in total (242ms).
[15:40:52.682] <TB0>     INFO: Test took 1465ms.
[15:40:52.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:52.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:40:53.191] <TB0>     INFO: Expecting 2560 events.
[15:40:54.150] <TB0>     INFO: 2560 events read in total (244ms).
[15:40:54.150] <TB0>     INFO: Test took 1467ms.
[15:40:54.150] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:54.151] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:40:54.658] <TB0>     INFO: Expecting 2560 events.
[15:40:55.617] <TB0>     INFO: 2560 events read in total (244ms).
[15:40:55.617] <TB0>     INFO: Test took 1466ms.
[15:40:55.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:55.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 62, 11 11
[15:40:56.125] <TB0>     INFO: Expecting 2560 events.
[15:40:57.083] <TB0>     INFO: 2560 events read in total (243ms).
[15:40:57.084] <TB0>     INFO: Test took 1466ms.
[15:40:57.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:57.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 12 12
[15:40:57.592] <TB0>     INFO: Expecting 2560 events.
[15:40:58.551] <TB0>     INFO: 2560 events read in total (244ms).
[15:40:58.551] <TB0>     INFO: Test took 1466ms.
[15:40:58.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:58.551] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:40:59.060] <TB0>     INFO: Expecting 2560 events.
[15:41:00.018] <TB0>     INFO: 2560 events read in total (243ms).
[15:41:00.018] <TB0>     INFO: Test took 1467ms.
[15:41:00.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:41:00.018] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[15:41:00.526] <TB0>     INFO: Expecting 2560 events.
[15:41:01.482] <TB0>     INFO: 2560 events read in total (242ms).
[15:41:01.483] <TB0>     INFO: Test took 1465ms.
[15:41:01.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:41:01.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 15 15
[15:41:01.990] <TB0>     INFO: Expecting 2560 events.
[15:41:02.947] <TB0>     INFO: 2560 events read in total (242ms).
[15:41:02.948] <TB0>     INFO: Test took 1465ms.
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:41:02.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:41:02.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:41:02.952] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:03.457] <TB0>     INFO: Expecting 655360 events.
[15:41:15.163] <TB0>     INFO: 655360 events read in total (10991ms).
[15:41:15.175] <TB0>     INFO: Expecting 655360 events.
[15:41:26.768] <TB0>     INFO: 655360 events read in total (11034ms).
[15:41:26.784] <TB0>     INFO: Expecting 655360 events.
[15:41:38.361] <TB0>     INFO: 655360 events read in total (11012ms).
[15:41:38.381] <TB0>     INFO: Expecting 655360 events.
[15:41:49.955] <TB0>     INFO: 655360 events read in total (11013ms).
[15:41:49.980] <TB0>     INFO: Expecting 655360 events.
[15:42:01.547] <TB0>     INFO: 655360 events read in total (11011ms).
[15:42:01.576] <TB0>     INFO: Expecting 655360 events.
[15:42:13.182] <TB0>     INFO: 655360 events read in total (11054ms).
[15:42:13.218] <TB0>     INFO: Expecting 655360 events.
[15:42:24.737] <TB0>     INFO: 655360 events read in total (10975ms).
[15:42:24.779] <TB0>     INFO: Expecting 655360 events.
[15:42:36.353] <TB0>     INFO: 655360 events read in total (11036ms).
[15:42:36.397] <TB0>     INFO: Expecting 655360 events.
[15:42:47.004] <TB0>     INFO: 655360 events read in total (11069ms).
[15:42:48.054] <TB0>     INFO: Expecting 655360 events.
[15:42:59.716] <TB0>     INFO: 655360 events read in total (11132ms).
[15:42:59.774] <TB0>     INFO: Expecting 655360 events.
[15:43:11.342] <TB0>     INFO: 655360 events read in total (11041ms).
[15:43:11.402] <TB0>     INFO: Expecting 655360 events.
[15:43:23.039] <TB0>     INFO: 655360 events read in total (11110ms).
[15:43:23.102] <TB0>     INFO: Expecting 655360 events.
[15:43:34.787] <TB0>     INFO: 655360 events read in total (11158ms).
[15:43:34.863] <TB0>     INFO: Expecting 655360 events.
[15:43:46.474] <TB0>     INFO: 655360 events read in total (11085ms).
[15:43:46.551] <TB0>     INFO: Expecting 655360 events.
[15:43:58.180] <TB0>     INFO: 655360 events read in total (11102ms).
[15:43:58.256] <TB0>     INFO: Expecting 655360 events.
[15:44:09.953] <TB0>     INFO: 655360 events read in total (11171ms).
[15:44:10.036] <TB0>     INFO: Test took 187084ms.
[15:44:10.133] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:10.440] <TB0>     INFO: Expecting 655360 events.
[15:44:22.369] <TB0>     INFO: 655360 events read in total (11214ms).
[15:44:22.380] <TB0>     INFO: Expecting 655360 events.
[15:44:34.009] <TB0>     INFO: 655360 events read in total (11066ms).
[15:44:34.024] <TB0>     INFO: Expecting 655360 events.
[15:44:45.676] <TB0>     INFO: 655360 events read in total (11086ms).
[15:44:45.697] <TB0>     INFO: Expecting 655360 events.
[15:44:57.321] <TB0>     INFO: 655360 events read in total (11069ms).
[15:44:57.347] <TB0>     INFO: Expecting 655360 events.
[15:45:08.992] <TB0>     INFO: 655360 events read in total (11095ms).
[15:45:09.023] <TB0>     INFO: Expecting 655360 events.
[15:45:20.657] <TB0>     INFO: 655360 events read in total (11083ms).
[15:45:20.695] <TB0>     INFO: Expecting 655360 events.
[15:45:32.383] <TB0>     INFO: 655360 events read in total (11142ms).
[15:45:32.423] <TB0>     INFO: Expecting 655360 events.
[15:45:43.951] <TB0>     INFO: 655360 events read in total (10984ms).
[15:45:43.997] <TB0>     INFO: Expecting 655360 events.
[15:45:55.603] <TB0>     INFO: 655360 events read in total (11068ms).
[15:45:55.652] <TB0>     INFO: Expecting 655360 events.
[15:46:07.321] <TB0>     INFO: 655360 events read in total (11136ms).
[15:46:07.376] <TB0>     INFO: Expecting 655360 events.
[15:46:18.939] <TB0>     INFO: 655360 events read in total (11034ms).
[15:46:18.000] <TB0>     INFO: Expecting 655360 events.
[15:46:30.703] <TB0>     INFO: 655360 events read in total (11176ms).
[15:46:30.770] <TB0>     INFO: Expecting 655360 events.
[15:46:42.466] <TB0>     INFO: 655360 events read in total (11170ms).
[15:46:42.537] <TB0>     INFO: Expecting 655360 events.
[15:46:54.182] <TB0>     INFO: 655360 events read in total (11118ms).
[15:46:54.255] <TB0>     INFO: Expecting 655360 events.
[15:47:05.911] <TB0>     INFO: 655360 events read in total (11130ms).
[15:47:05.989] <TB0>     INFO: Expecting 655360 events.
[15:47:17.714] <TB0>     INFO: 655360 events read in total (11199ms).
[15:47:17.796] <TB0>     INFO: Test took 187663ms.
[15:47:17.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:47:17.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:47:17.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:47:17.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:47:17.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:47:17.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:47:17.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:47:17.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:47:17.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:47:17.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:47:17.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:47:17.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:17.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:47:17.977] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:17.984] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:17.991] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:17.000] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.007] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.015] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.022] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.030] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.038] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.045] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.053] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.060] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.068] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.075] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.083] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.090] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:18.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[15:47:18.131] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[15:47:18.132] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[15:47:18.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[15:47:18.133] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[15:47:18.478] <TB0>     INFO: Expecting 41600 events.
[15:47:22.311] <TB0>     INFO: 41600 events read in total (3119ms).
[15:47:22.312] <TB0>     INFO: Test took 4177ms.
[15:47:22.969] <TB0>     INFO: Expecting 41600 events.
[15:47:26.825] <TB0>     INFO: 41600 events read in total (3141ms).
[15:47:26.826] <TB0>     INFO: Test took 4207ms.
[15:47:27.480] <TB0>     INFO: Expecting 41600 events.
[15:47:31.313] <TB0>     INFO: 41600 events read in total (3118ms).
[15:47:31.313] <TB0>     INFO: Test took 4181ms.
[15:47:31.621] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:31.753] <TB0>     INFO: Expecting 2560 events.
[15:47:32.712] <TB0>     INFO: 2560 events read in total (245ms).
[15:47:32.713] <TB0>     INFO: Test took 1092ms.
[15:47:32.715] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:33.221] <TB0>     INFO: Expecting 2560 events.
[15:47:34.183] <TB0>     INFO: 2560 events read in total (247ms).
[15:47:34.184] <TB0>     INFO: Test took 1469ms.
[15:47:34.186] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:34.693] <TB0>     INFO: Expecting 2560 events.
[15:47:35.653] <TB0>     INFO: 2560 events read in total (245ms).
[15:47:35.654] <TB0>     INFO: Test took 1468ms.
[15:47:35.656] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:36.162] <TB0>     INFO: Expecting 2560 events.
[15:47:37.121] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:37.121] <TB0>     INFO: Test took 1465ms.
[15:47:37.123] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:37.630] <TB0>     INFO: Expecting 2560 events.
[15:47:38.588] <TB0>     INFO: 2560 events read in total (243ms).
[15:47:38.588] <TB0>     INFO: Test took 1465ms.
[15:47:38.590] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:39.097] <TB0>     INFO: Expecting 2560 events.
[15:47:40.055] <TB0>     INFO: 2560 events read in total (243ms).
[15:47:40.056] <TB0>     INFO: Test took 1466ms.
[15:47:40.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:40.565] <TB0>     INFO: Expecting 2560 events.
[15:47:41.524] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:41.524] <TB0>     INFO: Test took 1466ms.
[15:47:41.526] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:42.033] <TB0>     INFO: Expecting 2560 events.
[15:47:42.992] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:42.993] <TB0>     INFO: Test took 1467ms.
[15:47:42.994] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:43.503] <TB0>     INFO: Expecting 2560 events.
[15:47:44.462] <TB0>     INFO: 2560 events read in total (245ms).
[15:47:44.462] <TB0>     INFO: Test took 1468ms.
[15:47:44.464] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:44.970] <TB0>     INFO: Expecting 2560 events.
[15:47:45.930] <TB0>     INFO: 2560 events read in total (245ms).
[15:47:45.930] <TB0>     INFO: Test took 1466ms.
[15:47:45.932] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:46.440] <TB0>     INFO: Expecting 2560 events.
[15:47:47.397] <TB0>     INFO: 2560 events read in total (242ms).
[15:47:47.398] <TB0>     INFO: Test took 1466ms.
[15:47:47.399] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:47.907] <TB0>     INFO: Expecting 2560 events.
[15:47:48.864] <TB0>     INFO: 2560 events read in total (242ms).
[15:47:48.865] <TB0>     INFO: Test took 1466ms.
[15:47:48.866] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:49.374] <TB0>     INFO: Expecting 2560 events.
[15:47:50.333] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:50.334] <TB0>     INFO: Test took 1468ms.
[15:47:50.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:50.843] <TB0>     INFO: Expecting 2560 events.
[15:47:51.802] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:51.802] <TB0>     INFO: Test took 1466ms.
[15:47:51.804] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:52.311] <TB0>     INFO: Expecting 2560 events.
[15:47:53.269] <TB0>     INFO: 2560 events read in total (243ms).
[15:47:53.270] <TB0>     INFO: Test took 1466ms.
[15:47:53.273] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:53.779] <TB0>     INFO: Expecting 2560 events.
[15:47:54.737] <TB0>     INFO: 2560 events read in total (243ms).
[15:47:54.738] <TB0>     INFO: Test took 1465ms.
[15:47:54.741] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:55.247] <TB0>     INFO: Expecting 2560 events.
[15:47:56.205] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:56.206] <TB0>     INFO: Test took 1466ms.
[15:47:56.208] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:56.714] <TB0>     INFO: Expecting 2560 events.
[15:47:57.674] <TB0>     INFO: 2560 events read in total (244ms).
[15:47:57.675] <TB0>     INFO: Test took 1467ms.
[15:47:57.677] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:58.183] <TB0>     INFO: Expecting 2560 events.
[15:47:59.143] <TB0>     INFO: 2560 events read in total (245ms).
[15:47:59.143] <TB0>     INFO: Test took 1466ms.
[15:47:59.146] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:59.652] <TB0>     INFO: Expecting 2560 events.
[15:48:00.612] <TB0>     INFO: 2560 events read in total (245ms).
[15:48:00.613] <TB0>     INFO: Test took 1467ms.
[15:48:00.615] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:01.121] <TB0>     INFO: Expecting 2560 events.
[15:48:02.081] <TB0>     INFO: 2560 events read in total (246ms).
[15:48:02.081] <TB0>     INFO: Test took 1466ms.
[15:48:02.083] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:02.589] <TB0>     INFO: Expecting 2560 events.
[15:48:03.549] <TB0>     INFO: 2560 events read in total (245ms).
[15:48:03.549] <TB0>     INFO: Test took 1466ms.
[15:48:03.552] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:04.058] <TB0>     INFO: Expecting 2560 events.
[15:48:05.016] <TB0>     INFO: 2560 events read in total (243ms).
[15:48:05.017] <TB0>     INFO: Test took 1466ms.
[15:48:05.019] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:05.525] <TB0>     INFO: Expecting 2560 events.
[15:48:06.481] <TB0>     INFO: 2560 events read in total (241ms).
[15:48:06.482] <TB0>     INFO: Test took 1463ms.
[15:48:06.484] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:06.992] <TB0>     INFO: Expecting 2560 events.
[15:48:07.950] <TB0>     INFO: 2560 events read in total (243ms).
[15:48:07.950] <TB0>     INFO: Test took 1467ms.
[15:48:07.955] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:08.461] <TB0>     INFO: Expecting 2560 events.
[15:48:09.421] <TB0>     INFO: 2560 events read in total (245ms).
[15:48:09.421] <TB0>     INFO: Test took 1467ms.
[15:48:09.425] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:09.930] <TB0>     INFO: Expecting 2560 events.
[15:48:10.888] <TB0>     INFO: 2560 events read in total (242ms).
[15:48:10.888] <TB0>     INFO: Test took 1463ms.
[15:48:10.890] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:11.397] <TB0>     INFO: Expecting 2560 events.
[15:48:12.355] <TB0>     INFO: 2560 events read in total (243ms).
[15:48:12.355] <TB0>     INFO: Test took 1465ms.
[15:48:12.358] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:12.864] <TB0>     INFO: Expecting 2560 events.
[15:48:13.823] <TB0>     INFO: 2560 events read in total (244ms).
[15:48:13.824] <TB0>     INFO: Test took 1466ms.
[15:48:13.826] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:14.332] <TB0>     INFO: Expecting 2560 events.
[15:48:15.290] <TB0>     INFO: 2560 events read in total (243ms).
[15:48:15.291] <TB0>     INFO: Test took 1465ms.
[15:48:15.293] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:15.800] <TB0>     INFO: Expecting 2560 events.
[15:48:16.759] <TB0>     INFO: 2560 events read in total (244ms).
[15:48:16.759] <TB0>     INFO: Test took 1466ms.
[15:48:16.762] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:17.268] <TB0>     INFO: Expecting 2560 events.
[15:48:18.227] <TB0>     INFO: 2560 events read in total (244ms).
[15:48:18.228] <TB0>     INFO: Test took 1466ms.
[15:48:19.248] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:48:19.248] <TB0>     INFO: PH scale (per ROC):    85  90  80  78  85  85  86  82  81  86  69  80  84  69  86  88
[15:48:19.248] <TB0>     INFO: PH offset (per ROC):  176 159 170 176 159 164 161 159 176 160 206 160 158 173 150 167
[15:48:19.429] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:48:19.432] <TB0>     INFO: ######################################################################
[15:48:19.432] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:48:19.432] <TB0>     INFO: ######################################################################
[15:48:19.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:48:19.443] <TB0>     INFO: scanning low vcal = 10
[15:48:19.788] <TB0>     INFO: Expecting 41600 events.
[15:48:23.525] <TB0>     INFO: 41600 events read in total (3022ms).
[15:48:23.525] <TB0>     INFO: Test took 4082ms.
[15:48:23.527] <TB0>     INFO: scanning low vcal = 20
[15:48:24.032] <TB0>     INFO: Expecting 41600 events.
[15:48:27.765] <TB0>     INFO: 41600 events read in total (3017ms).
[15:48:27.765] <TB0>     INFO: Test took 4238ms.
[15:48:27.767] <TB0>     INFO: scanning low vcal = 30
[15:48:28.273] <TB0>     INFO: Expecting 41600 events.
[15:48:31.998] <TB0>     INFO: 41600 events read in total (3010ms).
[15:48:31.999] <TB0>     INFO: Test took 4232ms.
[15:48:31.001] <TB0>     INFO: scanning low vcal = 40
[15:48:32.503] <TB0>     INFO: Expecting 41600 events.
[15:48:36.766] <TB0>     INFO: 41600 events read in total (3548ms).
[15:48:36.767] <TB0>     INFO: Test took 4766ms.
[15:48:36.770] <TB0>     INFO: scanning low vcal = 50
[15:48:37.188] <TB0>     INFO: Expecting 41600 events.
[15:48:41.458] <TB0>     INFO: 41600 events read in total (3555ms).
[15:48:41.459] <TB0>     INFO: Test took 4688ms.
[15:48:41.462] <TB0>     INFO: scanning low vcal = 60
[15:48:41.883] <TB0>     INFO: Expecting 41600 events.
[15:48:46.169] <TB0>     INFO: 41600 events read in total (3571ms).
[15:48:46.170] <TB0>     INFO: Test took 4708ms.
[15:48:46.173] <TB0>     INFO: scanning low vcal = 70
[15:48:46.595] <TB0>     INFO: Expecting 41600 events.
[15:48:50.849] <TB0>     INFO: 41600 events read in total (3539ms).
[15:48:50.850] <TB0>     INFO: Test took 4677ms.
[15:48:50.853] <TB0>     INFO: scanning low vcal = 80
[15:48:51.275] <TB0>     INFO: Expecting 41600 events.
[15:48:55.545] <TB0>     INFO: 41600 events read in total (3555ms).
[15:48:55.546] <TB0>     INFO: Test took 4693ms.
[15:48:55.549] <TB0>     INFO: scanning low vcal = 90
[15:48:55.970] <TB0>     INFO: Expecting 41600 events.
[15:49:00.255] <TB0>     INFO: 41600 events read in total (3570ms).
[15:49:00.255] <TB0>     INFO: Test took 4706ms.
[15:49:00.259] <TB0>     INFO: scanning low vcal = 100
[15:49:00.678] <TB0>     INFO: Expecting 41600 events.
[15:49:05.078] <TB0>     INFO: 41600 events read in total (3685ms).
[15:49:05.078] <TB0>     INFO: Test took 4819ms.
[15:49:05.081] <TB0>     INFO: scanning low vcal = 110
[15:49:05.505] <TB0>     INFO: Expecting 41600 events.
[15:49:09.794] <TB0>     INFO: 41600 events read in total (3574ms).
[15:49:09.795] <TB0>     INFO: Test took 4714ms.
[15:49:09.798] <TB0>     INFO: scanning low vcal = 120
[15:49:10.220] <TB0>     INFO: Expecting 41600 events.
[15:49:14.485] <TB0>     INFO: 41600 events read in total (3551ms).
[15:49:14.486] <TB0>     INFO: Test took 4688ms.
[15:49:14.491] <TB0>     INFO: scanning low vcal = 130
[15:49:14.911] <TB0>     INFO: Expecting 41600 events.
[15:49:19.172] <TB0>     INFO: 41600 events read in total (3545ms).
[15:49:19.173] <TB0>     INFO: Test took 4682ms.
[15:49:19.176] <TB0>     INFO: scanning low vcal = 140
[15:49:19.597] <TB0>     INFO: Expecting 41600 events.
[15:49:23.878] <TB0>     INFO: 41600 events read in total (3566ms).
[15:49:23.879] <TB0>     INFO: Test took 4703ms.
[15:49:23.882] <TB0>     INFO: scanning low vcal = 150
[15:49:24.303] <TB0>     INFO: Expecting 41600 events.
[15:49:28.568] <TB0>     INFO: 41600 events read in total (3550ms).
[15:49:28.569] <TB0>     INFO: Test took 4687ms.
[15:49:28.572] <TB0>     INFO: scanning low vcal = 160
[15:49:28.993] <TB0>     INFO: Expecting 41600 events.
[15:49:33.279] <TB0>     INFO: 41600 events read in total (3571ms).
[15:49:33.279] <TB0>     INFO: Test took 4707ms.
[15:49:33.282] <TB0>     INFO: scanning low vcal = 170
[15:49:33.705] <TB0>     INFO: Expecting 41600 events.
[15:49:37.966] <TB0>     INFO: 41600 events read in total (3546ms).
[15:49:37.966] <TB0>     INFO: Test took 4684ms.
[15:49:37.971] <TB0>     INFO: scanning low vcal = 180
[15:49:38.392] <TB0>     INFO: Expecting 41600 events.
[15:49:42.657] <TB0>     INFO: 41600 events read in total (3550ms).
[15:49:42.657] <TB0>     INFO: Test took 4686ms.
[15:49:42.660] <TB0>     INFO: scanning low vcal = 190
[15:49:43.082] <TB0>     INFO: Expecting 41600 events.
[15:49:47.367] <TB0>     INFO: 41600 events read in total (3570ms).
[15:49:47.367] <TB0>     INFO: Test took 4707ms.
[15:49:47.370] <TB0>     INFO: scanning low vcal = 200
[15:49:47.792] <TB0>     INFO: Expecting 41600 events.
[15:49:52.042] <TB0>     INFO: 41600 events read in total (3536ms).
[15:49:52.043] <TB0>     INFO: Test took 4673ms.
[15:49:52.046] <TB0>     INFO: scanning low vcal = 210
[15:49:52.471] <TB0>     INFO: Expecting 41600 events.
[15:49:56.690] <TB0>     INFO: 41600 events read in total (3504ms).
[15:49:56.691] <TB0>     INFO: Test took 4645ms.
[15:49:56.694] <TB0>     INFO: scanning low vcal = 220
[15:49:57.118] <TB0>     INFO: Expecting 41600 events.
[15:50:01.343] <TB0>     INFO: 41600 events read in total (3509ms).
[15:50:01.344] <TB0>     INFO: Test took 4650ms.
[15:50:01.347] <TB0>     INFO: scanning low vcal = 230
[15:50:01.772] <TB0>     INFO: Expecting 41600 events.
[15:50:05.996] <TB0>     INFO: 41600 events read in total (3510ms).
[15:50:05.997] <TB0>     INFO: Test took 4650ms.
[15:50:05.000] <TB0>     INFO: scanning low vcal = 240
[15:50:06.425] <TB0>     INFO: Expecting 41600 events.
[15:50:10.641] <TB0>     INFO: 41600 events read in total (3501ms).
[15:50:10.641] <TB0>     INFO: Test took 4641ms.
[15:50:10.645] <TB0>     INFO: scanning low vcal = 250
[15:50:11.069] <TB0>     INFO: Expecting 41600 events.
[15:50:15.292] <TB0>     INFO: 41600 events read in total (3508ms).
[15:50:15.293] <TB0>     INFO: Test took 4648ms.
[15:50:15.297] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:50:15.722] <TB0>     INFO: Expecting 41600 events.
[15:50:19.994] <TB0>     INFO: 41600 events read in total (3557ms).
[15:50:19.994] <TB0>     INFO: Test took 4697ms.
[15:50:19.998] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:50:20.418] <TB0>     INFO: Expecting 41600 events.
[15:50:24.650] <TB0>     INFO: 41600 events read in total (3517ms).
[15:50:24.651] <TB0>     INFO: Test took 4653ms.
[15:50:24.654] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:50:25.079] <TB0>     INFO: Expecting 41600 events.
[15:50:29.383] <TB0>     INFO: 41600 events read in total (3589ms).
[15:50:29.384] <TB0>     INFO: Test took 4729ms.
[15:50:29.388] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:50:29.817] <TB0>     INFO: Expecting 41600 events.
[15:50:34.042] <TB0>     INFO: 41600 events read in total (3510ms).
[15:50:34.043] <TB0>     INFO: Test took 4655ms.
[15:50:34.049] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:50:34.472] <TB0>     INFO: Expecting 41600 events.
[15:50:38.692] <TB0>     INFO: 41600 events read in total (3506ms).
[15:50:38.692] <TB0>     INFO: Test took 4642ms.
[15:50:39.238] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:50:39.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:50:39.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:50:39.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:50:39.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:50:39.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:50:39.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:50:39.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:50:39.243] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:50:39.243] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:50:39.243] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:50:39.244] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:51:17.437] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:51:17.437] <TB0>     INFO: non-linearity mean:  0.959 0.958 0.954 0.959 0.953 0.954 0.952 0.962 0.954 0.957 0.953 0.960 0.952 0.960 0.959 0.954
[15:51:17.437] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.006 0.006 0.006 0.006 0.006 0.006 0.008 0.005 0.006 0.006 0.006 0.007
[15:51:17.437] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:51:17.460] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:51:17.482] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:51:17.504] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:51:17.527] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:51:17.549] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:51:17.572] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:51:17.594] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:51:17.617] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:51:17.639] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:51:17.662] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:51:17.684] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:51:17.706] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:51:17.729] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:51:17.751] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:51:17.774] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-04_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:51:17.796] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:51:17.796] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:51:17.803] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:51:17.803] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:51:17.806] <TB0>     INFO: ######################################################################
[15:51:17.806] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:51:17.806] <TB0>     INFO: ######################################################################
[15:51:17.808] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:51:17.818] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:51:17.818] <TB0>     INFO:     run 1 of 1
[15:51:17.819] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:18.161] <TB0>     INFO: Expecting 3120000 events.
[15:52:07.855] <TB0>     INFO: 1242540 events read in total (48979ms).
[15:52:55.807] <TB0>     INFO: 2480020 events read in total (96931ms).
[15:53:20.785] <TB0>     INFO: 3120000 events read in total (121909ms).
[15:53:20.829] <TB0>     INFO: Test took 123010ms.
[15:53:20.915] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:21.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:22.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:24.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:26.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:28.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:30.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:31.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:33.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:35.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:37.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:38.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:40.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:53:41.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:53:43.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:44.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:53:46.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:53:47.552] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436273152
[15:53:47.591] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:53:47.591] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8844, RMS = 2.33247
[15:53:47.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:53:47.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:53:47.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2491, RMS = 2.11388
[15:53:47.592] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3287, RMS = 2.09759
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1285, RMS = 2.48445
[15:53:47.593] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1518, RMS = 2.05011
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3449, RMS = 1.95705
[15:53:47.594] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.157, RMS = 1.77471
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9651, RMS = 1.1946
[15:53:47.595] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7211, RMS = 1.34749
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8932, RMS = 1.3515
[15:53:47.596] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4918, RMS = 1.2797
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0981, RMS = 1.65985
[15:53:47.598] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3584, RMS = 1.12816
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3688, RMS = 1.31174
[15:53:47.599] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9312, RMS = 1.3476
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.402, RMS = 1.43456
[15:53:47.600] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7309, RMS = 1.25148
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9054, RMS = 1.23848
[15:53:47.601] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:53:47.602] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:53:47.602] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0284, RMS = 2.34109
[15:53:47.602] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:47.603] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:53:47.603] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.884, RMS = 2.13899
[15:53:47.603] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.709, RMS = 2.3256
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6196, RMS = 3.44723
[15:53:47.604] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3938, RMS = 1.49179
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6112, RMS = 1.50964
[15:53:47.605] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8188, RMS = 1.19392
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7247, RMS = 1.51073
[15:53:47.606] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.982, RMS = 2.99094
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.7693, RMS = 3.75545
[15:53:47.607] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:53:47.608] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:53:47.609] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6349, RMS = 1.60002
[15:53:47.609] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:53:47.609] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:53:47.609] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2721, RMS = 1.82742
[15:53:47.609] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5639, RMS = 1.74108
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7767, RMS = 2.40543
[15:53:47.610] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:53:47.614] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 149 seconds
[15:53:47.614] <TB0>     INFO: number of dead bumps (per ROC):     0    0   17    0    0    0    0    1    0    0    0    0    0    0    0    1
[15:53:47.614] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:53:47.710] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:53:47.710] <TB0>     INFO: enter test to run
[15:53:47.710] <TB0>     INFO:   test:  no parameter change
[15:53:47.711] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.1mA
[15:53:47.712] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:53:47.712] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:53:47.712] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:53:48.221] <TB0>    QUIET: Connection to board 133 closed.
[15:53:48.224] <TB0>     INFO: pXar: this is the end, my friend
[15:53:48.224] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
