//! COMP2 initialization for BEMF zero-cross detection on STM32L431.
//!
//! L431 uses COMP2 (Vimdrones L4_B / Neutron L4_N):
//!   INP: PB4 (IO1)
//!   INM: switched per step — PB7 (IO2), PA5 (IO5), PA4 (IO4)
//!   EXTI line 22
//!
//! Initial INMSEL value comes from board YAML via BoardConfig.bemf_pins.

use crate::pac::{COMP, EXTI, GPIOA, GPIOB, RCC};

/// Initialize COMP2 for BEMF sensing on L431.
///
/// `initial_phase` is the packed INMSEL value for the initial comparator
/// input (typically phase_a). Encoding: `(inmesel << 8) | inmsel_3bit`.
pub fn init_comp2(initial_phase: u32) {
    let rcc = unsafe { &*RCC::ptr() };
    let gpioa = unsafe { &*GPIOA::ptr() };
    let gpiob = unsafe { &*GPIOB::ptr() };
    let comp = unsafe { &*COMP::ptr() };
    let exti = unsafe { &*EXTI::ptr() };

    let inmsel = (initial_phase & 0x7) as u8;
    let inmesel = ((initial_phase >> 8) & 0x3) as u8;

    unsafe {
        // Enable GPIOA, GPIOB clocks (AHB2ENR bits 0, 1)
        rcc.ahb2enr
            .modify(|_, w| w.gpioaen().set_bit().gpioben().set_bit());

        // L4: COMP shares its register clock with SYSCFG. Without SYSCFGEN,
        // writes to COMP_CSR are silently dropped (readback = 0).
        rcc.apb2enr.modify(|_, w| w.syscfgen().set_bit());

        // PA4, PA5 as analog (INM inputs)
        gpioa
            .moder
            .modify(|_, w| w.moder4().bits(0b11).moder5().bits(0b11));
        // PB4 as analog (INP), PB7 as analog (INM)
        gpiob
            .moder
            .modify(|_, w| w.moder4().bits(0b11).moder7().bits(0b11));

        // Configure COMP2: INMSEL + INMESEL from board config, INP=IO1(PB4)
        // PAC write() resets all bits, so we must set INMESEL via raw bits.
        let csr_val = (inmsel as u32) << 4    // INMSEL[2:0] at bits 6:4
            | (0b00u32) << 7                   // INPSEL=IO1(PB4) at bit 7
            | (0b00u32) << 2                   // PWRMODE=high-speed at bits 3:2
            | (1u32) << 0                      // EN
            | (inmesel as u32) << 25; // INMESEL[1:0] at bits 26:25
        rtt_target::rprintln!(
            "[comp_init] writing COMP2_CSR={:#010x} (inmsel={} inmesel={})",
            csr_val, inmsel, inmesel
        );
        comp.comp2_csr.write(|w| w.bits(csr_val));
        let readback = comp.comp2_csr.read().bits();
        rtt_target::rprintln!("[comp_init] readback COMP2_CSR={:#010x}", readback);

        // Wait for startup (~5us at 80MHz)
        cortex_m::asm::delay(400);

        // EXTI line 22 via PAC
        exti.imr1.modify(|r, w| w.bits(r.bits() & !(1 << 22)));
        exti.rtsr1.modify(|r, w| w.bits(r.bits() | (1 << 22)));
        exti.ftsr1.modify(|r, w| w.bits(r.bits() | (1 << 22)));
    }
}
