

================================================================
== Vivado HLS Report for 'Block_ZN8ap_fixedIL'
================================================================
* Date:           Thu Oct 23 00:40:10 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_conv1
* Solution:       xcvu9p-flga2577-2-e
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.628 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|       22|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|       32|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       32|       49|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln124_fu_26_p2  |     *    |      2|  0|  20|          32|           7|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      2|  0|  22|          33|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |ap_return      |   9|          2|   30|         60|
    |numReps_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  27|          6|   32|         64|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  30|   0|   32|          2|
    +----------------+----+----+-----+-----------+
    |Total           |  32|   0|   34|          2|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_done          | out |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|ap_return        | out |   32| ap_ctrl_hs | Block__ZN8ap_fixedIL | return value |
|numReps_dout     |  in |   32|   ap_fifo  |        numReps       |    pointer   |
|numReps_empty_n  |  in |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_read     | out |    1|   ap_fifo  |        numReps       |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

